
ESP8266.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009da4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08009f2c  08009f2c  00019f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009fbc  08009fbc  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08009fbc  08009fbc  00019fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009fc4  08009fc4  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009fc4  08009fc4  00019fc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009fc8  08009fc8  00019fc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08009fcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009cc  20000090  0800a05c  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a5c  0800a05c  00020a5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001efa5  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004705  00000000  00000000  0003f065  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001530  00000000  00000000  00043770  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001330  00000000  00000000  00044ca0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00026589  00000000  00000000  00045fd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00018ad4  00000000  00000000  0006c559  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ce3fb  00000000  00000000  0008502d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00153428  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bbc  00000000  00000000  001534a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009f14 	.word	0x08009f14

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	08009f14 	.word	0x08009f14

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b082      	sub	sp, #8
 80004cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004ce:	2300      	movs	r3, #0
 80004d0:	607b      	str	r3, [r7, #4]
 80004d2:	4b10      	ldr	r3, [pc, #64]	; (8000514 <MX_DMA_Init+0x4c>)
 80004d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004d6:	4a0f      	ldr	r2, [pc, #60]	; (8000514 <MX_DMA_Init+0x4c>)
 80004d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80004dc:	6313      	str	r3, [r2, #48]	; 0x30
 80004de:	4b0d      	ldr	r3, [pc, #52]	; (8000514 <MX_DMA_Init+0x4c>)
 80004e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80004e6:	607b      	str	r3, [r7, #4]
 80004e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80004ea:	2200      	movs	r2, #0
 80004ec:	2100      	movs	r1, #0
 80004ee:	2010      	movs	r0, #16
 80004f0:	f000 ff3d 	bl	800136e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80004f4:	2010      	movs	r0, #16
 80004f6:	f000 ff56 	bl	80013a6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80004fa:	2200      	movs	r2, #0
 80004fc:	2100      	movs	r1, #0
 80004fe:	2011      	movs	r0, #17
 8000500:	f000 ff35 	bl	800136e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000504:	2011      	movs	r0, #17
 8000506:	f000 ff4e 	bl	80013a6 <HAL_NVIC_EnableIRQ>

}
 800050a:	bf00      	nop
 800050c:	3708      	adds	r7, #8
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	40023800 	.word	0x40023800

08000518 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b08c      	sub	sp, #48	; 0x30
 800051c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800051e:	f107 031c 	add.w	r3, r7, #28
 8000522:	2200      	movs	r2, #0
 8000524:	601a      	str	r2, [r3, #0]
 8000526:	605a      	str	r2, [r3, #4]
 8000528:	609a      	str	r2, [r3, #8]
 800052a:	60da      	str	r2, [r3, #12]
 800052c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800052e:	2300      	movs	r3, #0
 8000530:	61bb      	str	r3, [r7, #24]
 8000532:	4b75      	ldr	r3, [pc, #468]	; (8000708 <MX_GPIO_Init+0x1f0>)
 8000534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000536:	4a74      	ldr	r2, [pc, #464]	; (8000708 <MX_GPIO_Init+0x1f0>)
 8000538:	f043 0310 	orr.w	r3, r3, #16
 800053c:	6313      	str	r3, [r2, #48]	; 0x30
 800053e:	4b72      	ldr	r3, [pc, #456]	; (8000708 <MX_GPIO_Init+0x1f0>)
 8000540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000542:	f003 0310 	and.w	r3, r3, #16
 8000546:	61bb      	str	r3, [r7, #24]
 8000548:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800054a:	2300      	movs	r3, #0
 800054c:	617b      	str	r3, [r7, #20]
 800054e:	4b6e      	ldr	r3, [pc, #440]	; (8000708 <MX_GPIO_Init+0x1f0>)
 8000550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000552:	4a6d      	ldr	r2, [pc, #436]	; (8000708 <MX_GPIO_Init+0x1f0>)
 8000554:	f043 0304 	orr.w	r3, r3, #4
 8000558:	6313      	str	r3, [r2, #48]	; 0x30
 800055a:	4b6b      	ldr	r3, [pc, #428]	; (8000708 <MX_GPIO_Init+0x1f0>)
 800055c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800055e:	f003 0304 	and.w	r3, r3, #4
 8000562:	617b      	str	r3, [r7, #20]
 8000564:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000566:	2300      	movs	r3, #0
 8000568:	613b      	str	r3, [r7, #16]
 800056a:	4b67      	ldr	r3, [pc, #412]	; (8000708 <MX_GPIO_Init+0x1f0>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800056e:	4a66      	ldr	r2, [pc, #408]	; (8000708 <MX_GPIO_Init+0x1f0>)
 8000570:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000574:	6313      	str	r3, [r2, #48]	; 0x30
 8000576:	4b64      	ldr	r3, [pc, #400]	; (8000708 <MX_GPIO_Init+0x1f0>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800057a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800057e:	613b      	str	r3, [r7, #16]
 8000580:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000582:	2300      	movs	r3, #0
 8000584:	60fb      	str	r3, [r7, #12]
 8000586:	4b60      	ldr	r3, [pc, #384]	; (8000708 <MX_GPIO_Init+0x1f0>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058a:	4a5f      	ldr	r2, [pc, #380]	; (8000708 <MX_GPIO_Init+0x1f0>)
 800058c:	f043 0301 	orr.w	r3, r3, #1
 8000590:	6313      	str	r3, [r2, #48]	; 0x30
 8000592:	4b5d      	ldr	r3, [pc, #372]	; (8000708 <MX_GPIO_Init+0x1f0>)
 8000594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000596:	f003 0301 	and.w	r3, r3, #1
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800059e:	2300      	movs	r3, #0
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	4b59      	ldr	r3, [pc, #356]	; (8000708 <MX_GPIO_Init+0x1f0>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a6:	4a58      	ldr	r2, [pc, #352]	; (8000708 <MX_GPIO_Init+0x1f0>)
 80005a8:	f043 0302 	orr.w	r3, r3, #2
 80005ac:	6313      	str	r3, [r2, #48]	; 0x30
 80005ae:	4b56      	ldr	r3, [pc, #344]	; (8000708 <MX_GPIO_Init+0x1f0>)
 80005b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b2:	f003 0302 	and.w	r3, r3, #2
 80005b6:	60bb      	str	r3, [r7, #8]
 80005b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005ba:	2300      	movs	r3, #0
 80005bc:	607b      	str	r3, [r7, #4]
 80005be:	4b52      	ldr	r3, [pc, #328]	; (8000708 <MX_GPIO_Init+0x1f0>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c2:	4a51      	ldr	r2, [pc, #324]	; (8000708 <MX_GPIO_Init+0x1f0>)
 80005c4:	f043 0308 	orr.w	r3, r3, #8
 80005c8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ca:	4b4f      	ldr	r3, [pc, #316]	; (8000708 <MX_GPIO_Init+0x1f0>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ce:	f003 0308 	and.w	r3, r3, #8
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80005d6:	2200      	movs	r2, #0
 80005d8:	2108      	movs	r1, #8
 80005da:	484c      	ldr	r0, [pc, #304]	; (800070c <MX_GPIO_Init+0x1f4>)
 80005dc:	f001 fcb0 	bl	8001f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80005e0:	2201      	movs	r2, #1
 80005e2:	2101      	movs	r1, #1
 80005e4:	484a      	ldr	r0, [pc, #296]	; (8000710 <MX_GPIO_Init+0x1f8>)
 80005e6:	f001 fcab 	bl	8001f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80005ea:	2200      	movs	r2, #0
 80005ec:	f24f 0110 	movw	r1, #61456	; 0xf010
 80005f0:	4848      	ldr	r0, [pc, #288]	; (8000714 <MX_GPIO_Init+0x1fc>)
 80005f2:	f001 fca5 	bl	8001f40 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80005f6:	2308      	movs	r3, #8
 80005f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005fa:	2301      	movs	r3, #1
 80005fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fe:	2300      	movs	r3, #0
 8000600:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000602:	2300      	movs	r3, #0
 8000604:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000606:	f107 031c 	add.w	r3, r7, #28
 800060a:	4619      	mov	r1, r3
 800060c:	483f      	ldr	r0, [pc, #252]	; (800070c <MX_GPIO_Init+0x1f4>)
 800060e:	f001 fae5 	bl	8001bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000612:	2301      	movs	r3, #1
 8000614:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000616:	2301      	movs	r3, #1
 8000618:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061a:	2300      	movs	r3, #0
 800061c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800061e:	2300      	movs	r3, #0
 8000620:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000622:	f107 031c 	add.w	r3, r7, #28
 8000626:	4619      	mov	r1, r3
 8000628:	4839      	ldr	r0, [pc, #228]	; (8000710 <MX_GPIO_Init+0x1f8>)
 800062a:	f001 fad7 	bl	8001bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800062e:	2308      	movs	r3, #8
 8000630:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000632:	2302      	movs	r3, #2
 8000634:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000636:	2300      	movs	r3, #0
 8000638:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800063a:	2300      	movs	r3, #0
 800063c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800063e:	2305      	movs	r3, #5
 8000640:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000642:	f107 031c 	add.w	r3, r7, #28
 8000646:	4619      	mov	r1, r3
 8000648:	4831      	ldr	r0, [pc, #196]	; (8000710 <MX_GPIO_Init+0x1f8>)
 800064a:	f001 fac7 	bl	8001bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800064e:	2301      	movs	r3, #1
 8000650:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000652:	4b31      	ldr	r3, [pc, #196]	; (8000718 <MX_GPIO_Init+0x200>)
 8000654:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000656:	2300      	movs	r3, #0
 8000658:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800065a:	f107 031c 	add.w	r3, r7, #28
 800065e:	4619      	mov	r1, r3
 8000660:	482e      	ldr	r0, [pc, #184]	; (800071c <MX_GPIO_Init+0x204>)
 8000662:	f001 fabb 	bl	8001bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000666:	2304      	movs	r3, #4
 8000668:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800066a:	2300      	movs	r3, #0
 800066c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066e:	2300      	movs	r3, #0
 8000670:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000672:	f107 031c 	add.w	r3, r7, #28
 8000676:	4619      	mov	r1, r3
 8000678:	4829      	ldr	r0, [pc, #164]	; (8000720 <MX_GPIO_Init+0x208>)
 800067a:	f001 faaf 	bl	8001bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800067e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000682:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000684:	2302      	movs	r3, #2
 8000686:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000688:	2300      	movs	r3, #0
 800068a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068c:	2300      	movs	r3, #0
 800068e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000690:	2305      	movs	r3, #5
 8000692:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000694:	f107 031c 	add.w	r3, r7, #28
 8000698:	4619      	mov	r1, r3
 800069a:	4821      	ldr	r0, [pc, #132]	; (8000720 <MX_GPIO_Init+0x208>)
 800069c:	f001 fa9e 	bl	8001bdc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80006a0:	f24f 0310 	movw	r3, #61456	; 0xf010
 80006a4:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a6:	2301      	movs	r3, #1
 80006a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ae:	2300      	movs	r3, #0
 80006b0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006b2:	f107 031c 	add.w	r3, r7, #28
 80006b6:	4619      	mov	r1, r3
 80006b8:	4816      	ldr	r0, [pc, #88]	; (8000714 <MX_GPIO_Init+0x1fc>)
 80006ba:	f001 fa8f 	bl	8001bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80006be:	2320      	movs	r3, #32
 80006c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006c2:	2300      	movs	r3, #0
 80006c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c6:	2300      	movs	r3, #0
 80006c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80006ca:	f107 031c 	add.w	r3, r7, #28
 80006ce:	4619      	mov	r1, r3
 80006d0:	4810      	ldr	r0, [pc, #64]	; (8000714 <MX_GPIO_Init+0x1fc>)
 80006d2:	f001 fa83 	bl	8001bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80006d6:	2302      	movs	r3, #2
 80006d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006da:	4b12      	ldr	r3, [pc, #72]	; (8000724 <MX_GPIO_Init+0x20c>)
 80006dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006de:	2300      	movs	r3, #0
 80006e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80006e2:	f107 031c 	add.w	r3, r7, #28
 80006e6:	4619      	mov	r1, r3
 80006e8:	4808      	ldr	r0, [pc, #32]	; (800070c <MX_GPIO_Init+0x1f4>)
 80006ea:	f001 fa77 	bl	8001bdc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80006ee:	2200      	movs	r2, #0
 80006f0:	2100      	movs	r1, #0
 80006f2:	2006      	movs	r0, #6
 80006f4:	f000 fe3b 	bl	800136e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80006f8:	2006      	movs	r0, #6
 80006fa:	f000 fe54 	bl	80013a6 <HAL_NVIC_EnableIRQ>

}
 80006fe:	bf00      	nop
 8000700:	3730      	adds	r7, #48	; 0x30
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	40023800 	.word	0x40023800
 800070c:	40021000 	.word	0x40021000
 8000710:	40020800 	.word	0x40020800
 8000714:	40020c00 	.word	0x40020c00
 8000718:	10110000 	.word	0x10110000
 800071c:	40020000 	.word	0x40020000
 8000720:	40020400 	.word	0x40020400
 8000724:	10120000 	.word	0x10120000

08000728 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 800072c:	4b12      	ldr	r3, [pc, #72]	; (8000778 <MX_I2C1_Init+0x50>)
 800072e:	4a13      	ldr	r2, [pc, #76]	; (800077c <MX_I2C1_Init+0x54>)
 8000730:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000732:	4b11      	ldr	r3, [pc, #68]	; (8000778 <MX_I2C1_Init+0x50>)
 8000734:	4a12      	ldr	r2, [pc, #72]	; (8000780 <MX_I2C1_Init+0x58>)
 8000736:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000738:	4b0f      	ldr	r3, [pc, #60]	; (8000778 <MX_I2C1_Init+0x50>)
 800073a:	2200      	movs	r2, #0
 800073c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800073e:	4b0e      	ldr	r3, [pc, #56]	; (8000778 <MX_I2C1_Init+0x50>)
 8000740:	2200      	movs	r2, #0
 8000742:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000744:	4b0c      	ldr	r3, [pc, #48]	; (8000778 <MX_I2C1_Init+0x50>)
 8000746:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800074a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800074c:	4b0a      	ldr	r3, [pc, #40]	; (8000778 <MX_I2C1_Init+0x50>)
 800074e:	2200      	movs	r2, #0
 8000750:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000752:	4b09      	ldr	r3, [pc, #36]	; (8000778 <MX_I2C1_Init+0x50>)
 8000754:	2200      	movs	r2, #0
 8000756:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000758:	4b07      	ldr	r3, [pc, #28]	; (8000778 <MX_I2C1_Init+0x50>)
 800075a:	2200      	movs	r2, #0
 800075c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800075e:	4b06      	ldr	r3, [pc, #24]	; (8000778 <MX_I2C1_Init+0x50>)
 8000760:	2200      	movs	r2, #0
 8000762:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000764:	4804      	ldr	r0, [pc, #16]	; (8000778 <MX_I2C1_Init+0x50>)
 8000766:	f003 f90f 	bl	8003988 <HAL_I2C_Init>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000770:	f000 f9c6 	bl	8000b00 <Error_Handler>
  }

}
 8000774:	bf00      	nop
 8000776:	bd80      	pop	{r7, pc}
 8000778:	200001c4 	.word	0x200001c4
 800077c:	40005400 	.word	0x40005400
 8000780:	000186a0 	.word	0x000186a0

08000784 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b08a      	sub	sp, #40	; 0x28
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078c:	f107 0314 	add.w	r3, r7, #20
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
 8000794:	605a      	str	r2, [r3, #4]
 8000796:	609a      	str	r2, [r3, #8]
 8000798:	60da      	str	r2, [r3, #12]
 800079a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a19      	ldr	r2, [pc, #100]	; (8000808 <HAL_I2C_MspInit+0x84>)
 80007a2:	4293      	cmp	r3, r2
 80007a4:	d12c      	bne.n	8000800 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a6:	2300      	movs	r3, #0
 80007a8:	613b      	str	r3, [r7, #16]
 80007aa:	4b18      	ldr	r3, [pc, #96]	; (800080c <HAL_I2C_MspInit+0x88>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	4a17      	ldr	r2, [pc, #92]	; (800080c <HAL_I2C_MspInit+0x88>)
 80007b0:	f043 0302 	orr.w	r3, r3, #2
 80007b4:	6313      	str	r3, [r2, #48]	; 0x30
 80007b6:	4b15      	ldr	r3, [pc, #84]	; (800080c <HAL_I2C_MspInit+0x88>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	f003 0302 	and.w	r3, r3, #2
 80007be:	613b      	str	r3, [r7, #16]
 80007c0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80007c2:	f44f 7310 	mov.w	r3, #576	; 0x240
 80007c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007c8:	2312      	movs	r3, #18
 80007ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007cc:	2301      	movs	r3, #1
 80007ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d0:	2300      	movs	r3, #0
 80007d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007d4:	2304      	movs	r3, #4
 80007d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d8:	f107 0314 	add.w	r3, r7, #20
 80007dc:	4619      	mov	r1, r3
 80007de:	480c      	ldr	r0, [pc, #48]	; (8000810 <HAL_I2C_MspInit+0x8c>)
 80007e0:	f001 f9fc 	bl	8001bdc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007e4:	2300      	movs	r3, #0
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	4b08      	ldr	r3, [pc, #32]	; (800080c <HAL_I2C_MspInit+0x88>)
 80007ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ec:	4a07      	ldr	r2, [pc, #28]	; (800080c <HAL_I2C_MspInit+0x88>)
 80007ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80007f2:	6413      	str	r3, [r2, #64]	; 0x40
 80007f4:	4b05      	ldr	r3, [pc, #20]	; (800080c <HAL_I2C_MspInit+0x88>)
 80007f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80007fc:	60fb      	str	r3, [r7, #12]
 80007fe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000800:	bf00      	nop
 8000802:	3728      	adds	r7, #40	; 0x28
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	40005400 	.word	0x40005400
 800080c:	40023800 	.word	0x40023800
 8000810:	40020400 	.word	0x40020400

08000814 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0

  hi2s3.Instance = SPI3;
 8000818:	4b13      	ldr	r3, [pc, #76]	; (8000868 <MX_I2S3_Init+0x54>)
 800081a:	4a14      	ldr	r2, [pc, #80]	; (800086c <MX_I2S3_Init+0x58>)
 800081c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800081e:	4b12      	ldr	r3, [pc, #72]	; (8000868 <MX_I2S3_Init+0x54>)
 8000820:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000824:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000826:	4b10      	ldr	r3, [pc, #64]	; (8000868 <MX_I2S3_Init+0x54>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800082c:	4b0e      	ldr	r3, [pc, #56]	; (8000868 <MX_I2S3_Init+0x54>)
 800082e:	2200      	movs	r2, #0
 8000830:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000832:	4b0d      	ldr	r3, [pc, #52]	; (8000868 <MX_I2S3_Init+0x54>)
 8000834:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000838:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800083a:	4b0b      	ldr	r3, [pc, #44]	; (8000868 <MX_I2S3_Init+0x54>)
 800083c:	4a0c      	ldr	r2, [pc, #48]	; (8000870 <MX_I2S3_Init+0x5c>)
 800083e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000840:	4b09      	ldr	r3, [pc, #36]	; (8000868 <MX_I2S3_Init+0x54>)
 8000842:	2200      	movs	r2, #0
 8000844:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000846:	4b08      	ldr	r3, [pc, #32]	; (8000868 <MX_I2S3_Init+0x54>)
 8000848:	2200      	movs	r2, #0
 800084a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800084c:	4b06      	ldr	r3, [pc, #24]	; (8000868 <MX_I2S3_Init+0x54>)
 800084e:	2200      	movs	r2, #0
 8000850:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000852:	4805      	ldr	r0, [pc, #20]	; (8000868 <MX_I2S3_Init+0x54>)
 8000854:	f003 f9d0 	bl	8003bf8 <HAL_I2S_Init>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800085e:	f000 f94f 	bl	8000b00 <Error_Handler>
  }

}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	20000218 	.word	0x20000218
 800086c:	40003c00 	.word	0x40003c00
 8000870:	00017700 	.word	0x00017700

08000874 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b08a      	sub	sp, #40	; 0x28
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087c:	f107 0314 	add.w	r3, r7, #20
 8000880:	2200      	movs	r2, #0
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	605a      	str	r2, [r3, #4]
 8000886:	609a      	str	r2, [r3, #8]
 8000888:	60da      	str	r2, [r3, #12]
 800088a:	611a      	str	r2, [r3, #16]
  if(i2sHandle->Instance==SPI3)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a28      	ldr	r2, [pc, #160]	; (8000934 <HAL_I2S_MspInit+0xc0>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d14a      	bne.n	800092c <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	613b      	str	r3, [r7, #16]
 800089a:	4b27      	ldr	r3, [pc, #156]	; (8000938 <HAL_I2S_MspInit+0xc4>)
 800089c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089e:	4a26      	ldr	r2, [pc, #152]	; (8000938 <HAL_I2S_MspInit+0xc4>)
 80008a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80008a4:	6413      	str	r3, [r2, #64]	; 0x40
 80008a6:	4b24      	ldr	r3, [pc, #144]	; (8000938 <HAL_I2S_MspInit+0xc4>)
 80008a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80008ae:	613b      	str	r3, [r7, #16]
 80008b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	60fb      	str	r3, [r7, #12]
 80008b6:	4b20      	ldr	r3, [pc, #128]	; (8000938 <HAL_I2S_MspInit+0xc4>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	4a1f      	ldr	r2, [pc, #124]	; (8000938 <HAL_I2S_MspInit+0xc4>)
 80008bc:	f043 0301 	orr.w	r3, r3, #1
 80008c0:	6313      	str	r3, [r2, #48]	; 0x30
 80008c2:	4b1d      	ldr	r3, [pc, #116]	; (8000938 <HAL_I2S_MspInit+0xc4>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	f003 0301 	and.w	r3, r3, #1
 80008ca:	60fb      	str	r3, [r7, #12]
 80008cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	60bb      	str	r3, [r7, #8]
 80008d2:	4b19      	ldr	r3, [pc, #100]	; (8000938 <HAL_I2S_MspInit+0xc4>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d6:	4a18      	ldr	r2, [pc, #96]	; (8000938 <HAL_I2S_MspInit+0xc4>)
 80008d8:	f043 0304 	orr.w	r3, r3, #4
 80008dc:	6313      	str	r3, [r2, #48]	; 0x30
 80008de:	4b16      	ldr	r3, [pc, #88]	; (8000938 <HAL_I2S_MspInit+0xc4>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	f003 0304 	and.w	r3, r3, #4
 80008e6:	60bb      	str	r3, [r7, #8]
 80008e8:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80008ea:	2310      	movs	r3, #16
 80008ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ee:	2302      	movs	r3, #2
 80008f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f2:	2300      	movs	r3, #0
 80008f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f6:	2300      	movs	r3, #0
 80008f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008fa:	2306      	movs	r3, #6
 80008fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80008fe:	f107 0314 	add.w	r3, r7, #20
 8000902:	4619      	mov	r1, r3
 8000904:	480d      	ldr	r0, [pc, #52]	; (800093c <HAL_I2S_MspInit+0xc8>)
 8000906:	f001 f969 	bl	8001bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800090a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800090e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000910:	2302      	movs	r3, #2
 8000912:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000914:	2300      	movs	r3, #0
 8000916:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000918:	2300      	movs	r3, #0
 800091a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800091c:	2306      	movs	r3, #6
 800091e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000920:	f107 0314 	add.w	r3, r7, #20
 8000924:	4619      	mov	r1, r3
 8000926:	4806      	ldr	r0, [pc, #24]	; (8000940 <HAL_I2S_MspInit+0xcc>)
 8000928:	f001 f958 	bl	8001bdc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800092c:	bf00      	nop
 800092e:	3728      	adds	r7, #40	; 0x28
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	40003c00 	.word	0x40003c00
 8000938:	40023800 	.word	0x40023800
 800093c:	40020000 	.word	0x40020000
 8000940:	40020800 	.word	0x40020800

08000944 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 800094c:	1d39      	adds	r1, r7, #4
 800094e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000952:	2201      	movs	r2, #1
 8000954:	4803      	ldr	r0, [pc, #12]	; (8000964 <__io_putchar+0x20>)
 8000956:	f004 fc40 	bl	80051da <HAL_UART_Transmit>
	return ch;
 800095a:	687b      	ldr	r3, [r7, #4]
}
 800095c:	4618      	mov	r0, r3
 800095e:	3708      	adds	r7, #8
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	20000378 	.word	0x20000378

08000968 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800096c:	f000 fb90 	bl	8001090 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000970:	f000 f814 	bl	800099c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000974:	f7ff fdd0 	bl	8000518 <MX_GPIO_Init>
  MX_DMA_Init();
 8000978:	f7ff fda6 	bl	80004c8 <MX_DMA_Init>
  MX_I2C1_Init();
 800097c:	f7ff fed4 	bl	8000728 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000980:	f7ff ff48 	bl	8000814 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000984:	f000 f8c0 	bl	8000b08 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000988:	f008 fb12 	bl	8008fb0 <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 800098c:	f000 fa78 	bl	8000e80 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  UART2_DMA_IDLE_Start();
 8000990:	f008 fa90 	bl	8008eb4 <UART2_DMA_IDLE_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000994:	f008 fb32 	bl	8008ffc <MX_USB_HOST_Process>
 8000998:	e7fc      	b.n	8000994 <main+0x2c>
	...

0800099c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b098      	sub	sp, #96	; 0x60
 80009a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80009a6:	2230      	movs	r2, #48	; 0x30
 80009a8:	2100      	movs	r1, #0
 80009aa:	4618      	mov	r0, r3
 80009ac:	f008 fe42 	bl	8009634 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b0:	f107 031c 	add.w	r3, r7, #28
 80009b4:	2200      	movs	r2, #0
 80009b6:	601a      	str	r2, [r3, #0]
 80009b8:	605a      	str	r2, [r3, #4]
 80009ba:	609a      	str	r2, [r3, #8]
 80009bc:	60da      	str	r2, [r3, #12]
 80009be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009c0:	f107 030c 	add.w	r3, r7, #12
 80009c4:	2200      	movs	r2, #0
 80009c6:	601a      	str	r2, [r3, #0]
 80009c8:	605a      	str	r2, [r3, #4]
 80009ca:	609a      	str	r2, [r3, #8]
 80009cc:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009ce:	2300      	movs	r3, #0
 80009d0:	60bb      	str	r3, [r7, #8]
 80009d2:	4b31      	ldr	r3, [pc, #196]	; (8000a98 <SystemClock_Config+0xfc>)
 80009d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d6:	4a30      	ldr	r2, [pc, #192]	; (8000a98 <SystemClock_Config+0xfc>)
 80009d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009dc:	6413      	str	r3, [r2, #64]	; 0x40
 80009de:	4b2e      	ldr	r3, [pc, #184]	; (8000a98 <SystemClock_Config+0xfc>)
 80009e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e6:	60bb      	str	r3, [r7, #8]
 80009e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009ea:	2300      	movs	r3, #0
 80009ec:	607b      	str	r3, [r7, #4]
 80009ee:	4b2b      	ldr	r3, [pc, #172]	; (8000a9c <SystemClock_Config+0x100>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	4a2a      	ldr	r2, [pc, #168]	; (8000a9c <SystemClock_Config+0x100>)
 80009f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009f8:	6013      	str	r3, [r2, #0]
 80009fa:	4b28      	ldr	r3, [pc, #160]	; (8000a9c <SystemClock_Config+0x100>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a06:	2301      	movs	r3, #1
 8000a08:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a0e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a10:	2302      	movs	r3, #2
 8000a12:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a14:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000a18:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a1a:	2308      	movs	r3, #8
 8000a1c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000a1e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000a22:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a24:	2302      	movs	r3, #2
 8000a26:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000a28:	2307      	movs	r3, #7
 8000a2a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a2c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000a30:	4618      	mov	r0, r3
 8000a32:	f003 fd81 	bl	8004538 <HAL_RCC_OscConfig>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000a3c:	f000 f860 	bl	8000b00 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a40:	230f      	movs	r3, #15
 8000a42:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a44:	2302      	movs	r3, #2
 8000a46:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a4c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a50:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a56:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a58:	f107 031c 	add.w	r3, r7, #28
 8000a5c:	2105      	movs	r1, #5
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f003 ffda 	bl	8004a18 <HAL_RCC_ClockConfig>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000a6a:	f000 f849 	bl	8000b00 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000a72:	23c0      	movs	r3, #192	; 0xc0
 8000a74:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000a76:	2302      	movs	r3, #2
 8000a78:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a7a:	f107 030c 	add.w	r3, r7, #12
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f004 f9bc 	bl	8004dfc <HAL_RCCEx_PeriphCLKConfig>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000a8a:	f000 f839 	bl	8000b00 <Error_Handler>
  }
}
 8000a8e:	bf00      	nop
 8000a90:	3760      	adds	r7, #96	; 0x60
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40023800 	.word	0x40023800
 8000a9c:	40007000 	.word	0x40007000

08000aa0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == B1_Pin) {
 8000aaa:	88fb      	ldrh	r3, [r7, #6]
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	d11d      	bne.n	8000aec <HAL_GPIO_EXTI_Callback+0x4c>
		if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin == GPIO_PIN_SET)) {
 8000ab0:	2101      	movs	r1, #1
 8000ab2:	4810      	ldr	r0, [pc, #64]	; (8000af4 <HAL_GPIO_EXTI_Callback+0x54>)
 8000ab4:	f001 fa2c 	bl	8001f10 <HAL_GPIO_ReadPin>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d016      	beq.n	8000aec <HAL_GPIO_EXTI_Callback+0x4c>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, SET);
 8000abe:	2201      	movs	r2, #1
 8000ac0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ac4:	480c      	ldr	r0, [pc, #48]	; (8000af8 <HAL_GPIO_EXTI_Callback+0x58>)
 8000ac6:	f001 fa3b 	bl	8001f40 <HAL_GPIO_WritePin>
			printf("test \r\n");
 8000aca:	480c      	ldr	r0, [pc, #48]	; (8000afc <HAL_GPIO_EXTI_Callback+0x5c>)
 8000acc:	f008 febe 	bl	800984c <puts>
			while (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin == GPIO_PIN_SET));
 8000ad0:	bf00      	nop
 8000ad2:	2101      	movs	r1, #1
 8000ad4:	4807      	ldr	r0, [pc, #28]	; (8000af4 <HAL_GPIO_EXTI_Callback+0x54>)
 8000ad6:	f001 fa1b 	bl	8001f10 <HAL_GPIO_ReadPin>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d1f8      	bne.n	8000ad2 <HAL_GPIO_EXTI_Callback+0x32>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, RESET);
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ae6:	4804      	ldr	r0, [pc, #16]	; (8000af8 <HAL_GPIO_EXTI_Callback+0x58>)
 8000ae8:	f001 fa2a 	bl	8001f40 <HAL_GPIO_WritePin>
		}

	}

}
 8000aec:	bf00      	nop
 8000aee:	3708      	adds	r7, #8
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	40020000 	.word	0x40020000
 8000af8:	40020c00 	.word	0x40020c00
 8000afc:	08009f2c 	.word	0x08009f2c

08000b00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b04:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b06:	e7fe      	b.n	8000b06 <Error_Handler+0x6>

08000b08 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8000b0c:	4b17      	ldr	r3, [pc, #92]	; (8000b6c <MX_SPI1_Init+0x64>)
 8000b0e:	4a18      	ldr	r2, [pc, #96]	; (8000b70 <MX_SPI1_Init+0x68>)
 8000b10:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b12:	4b16      	ldr	r3, [pc, #88]	; (8000b6c <MX_SPI1_Init+0x64>)
 8000b14:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b18:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b1a:	4b14      	ldr	r3, [pc, #80]	; (8000b6c <MX_SPI1_Init+0x64>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b20:	4b12      	ldr	r3, [pc, #72]	; (8000b6c <MX_SPI1_Init+0x64>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b26:	4b11      	ldr	r3, [pc, #68]	; (8000b6c <MX_SPI1_Init+0x64>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b2c:	4b0f      	ldr	r3, [pc, #60]	; (8000b6c <MX_SPI1_Init+0x64>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b32:	4b0e      	ldr	r3, [pc, #56]	; (8000b6c <MX_SPI1_Init+0x64>)
 8000b34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b38:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b3a:	4b0c      	ldr	r3, [pc, #48]	; (8000b6c <MX_SPI1_Init+0x64>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b40:	4b0a      	ldr	r3, [pc, #40]	; (8000b6c <MX_SPI1_Init+0x64>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b46:	4b09      	ldr	r3, [pc, #36]	; (8000b6c <MX_SPI1_Init+0x64>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b4c:	4b07      	ldr	r3, [pc, #28]	; (8000b6c <MX_SPI1_Init+0x64>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b52:	4b06      	ldr	r3, [pc, #24]	; (8000b6c <MX_SPI1_Init+0x64>)
 8000b54:	220a      	movs	r2, #10
 8000b56:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b58:	4804      	ldr	r0, [pc, #16]	; (8000b6c <MX_SPI1_Init+0x64>)
 8000b5a:	f004 fa8d 	bl	8005078 <HAL_SPI_Init>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b64:	f7ff ffcc 	bl	8000b00 <Error_Handler>
  }

}
 8000b68:	bf00      	nop
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	20000260 	.word	0x20000260
 8000b70:	40013000 	.word	0x40013000

08000b74 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08a      	sub	sp, #40	; 0x28
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7c:	f107 0314 	add.w	r3, r7, #20
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
 8000b84:	605a      	str	r2, [r3, #4]
 8000b86:	609a      	str	r2, [r3, #8]
 8000b88:	60da      	str	r2, [r3, #12]
 8000b8a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a19      	ldr	r2, [pc, #100]	; (8000bf8 <HAL_SPI_MspInit+0x84>)
 8000b92:	4293      	cmp	r3, r2
 8000b94:	d12b      	bne.n	8000bee <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	613b      	str	r3, [r7, #16]
 8000b9a:	4b18      	ldr	r3, [pc, #96]	; (8000bfc <HAL_SPI_MspInit+0x88>)
 8000b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b9e:	4a17      	ldr	r2, [pc, #92]	; (8000bfc <HAL_SPI_MspInit+0x88>)
 8000ba0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ba4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ba6:	4b15      	ldr	r3, [pc, #84]	; (8000bfc <HAL_SPI_MspInit+0x88>)
 8000ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000baa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000bae:	613b      	str	r3, [r7, #16]
 8000bb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	60fb      	str	r3, [r7, #12]
 8000bb6:	4b11      	ldr	r3, [pc, #68]	; (8000bfc <HAL_SPI_MspInit+0x88>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bba:	4a10      	ldr	r2, [pc, #64]	; (8000bfc <HAL_SPI_MspInit+0x88>)
 8000bbc:	f043 0301 	orr.w	r3, r3, #1
 8000bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc2:	4b0e      	ldr	r3, [pc, #56]	; (8000bfc <HAL_SPI_MspInit+0x88>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc6:	f003 0301 	and.w	r3, r3, #1
 8000bca:	60fb      	str	r3, [r7, #12]
 8000bcc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000bce:	23e0      	movs	r3, #224	; 0xe0
 8000bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000bde:	2305      	movs	r3, #5
 8000be0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be2:	f107 0314 	add.w	r3, r7, #20
 8000be6:	4619      	mov	r1, r3
 8000be8:	4805      	ldr	r0, [pc, #20]	; (8000c00 <HAL_SPI_MspInit+0x8c>)
 8000bea:	f000 fff7 	bl	8001bdc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000bee:	bf00      	nop
 8000bf0:	3728      	adds	r7, #40	; 0x28
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40013000 	.word	0x40013000
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40020000 	.word	0x40020000

08000c04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	607b      	str	r3, [r7, #4]
 8000c0e:	4b10      	ldr	r3, [pc, #64]	; (8000c50 <HAL_MspInit+0x4c>)
 8000c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c12:	4a0f      	ldr	r2, [pc, #60]	; (8000c50 <HAL_MspInit+0x4c>)
 8000c14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c18:	6453      	str	r3, [r2, #68]	; 0x44
 8000c1a:	4b0d      	ldr	r3, [pc, #52]	; (8000c50 <HAL_MspInit+0x4c>)
 8000c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c22:	607b      	str	r3, [r7, #4]
 8000c24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c26:	2300      	movs	r3, #0
 8000c28:	603b      	str	r3, [r7, #0]
 8000c2a:	4b09      	ldr	r3, [pc, #36]	; (8000c50 <HAL_MspInit+0x4c>)
 8000c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c2e:	4a08      	ldr	r2, [pc, #32]	; (8000c50 <HAL_MspInit+0x4c>)
 8000c30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c34:	6413      	str	r3, [r2, #64]	; 0x40
 8000c36:	4b06      	ldr	r3, [pc, #24]	; (8000c50 <HAL_MspInit+0x4c>)
 8000c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c3e:	603b      	str	r3, [r7, #0]
 8000c40:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000c42:	2007      	movs	r0, #7
 8000c44:	f000 fb88 	bl	8001358 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c48:	bf00      	nop
 8000c4a:	3708      	adds	r7, #8
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	40023800 	.word	0x40023800

08000c54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c58:	e7fe      	b.n	8000c58 <NMI_Handler+0x4>

08000c5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c5a:	b480      	push	{r7}
 8000c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c5e:	e7fe      	b.n	8000c5e <HardFault_Handler+0x4>

08000c60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c64:	e7fe      	b.n	8000c64 <MemManage_Handler+0x4>

08000c66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c66:	b480      	push	{r7}
 8000c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c6a:	e7fe      	b.n	8000c6a <BusFault_Handler+0x4>

08000c6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c70:	e7fe      	b.n	8000c70 <UsageFault_Handler+0x4>

08000c72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c72:	b480      	push	{r7}
 8000c74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c76:	bf00      	nop
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr

08000c80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c84:	bf00      	nop
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr

08000c8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c8e:	b480      	push	{r7}
 8000c90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c92:	bf00      	nop
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr

08000c9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ca0:	f000 fa48 	bl	8001134 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ca4:	bf00      	nop
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000cac:	2001      	movs	r0, #1
 8000cae:	f001 f961 	bl	8001f74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}
	...

08000cb8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000cbc:	4802      	ldr	r0, [pc, #8]	; (8000cc8 <DMA1_Stream5_IRQHandler+0x10>)
 8000cbe:	f000 fd25 	bl	800170c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000cc2:	bf00      	nop
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	200002b8 	.word	0x200002b8

08000ccc <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000cd0:	4802      	ldr	r0, [pc, #8]	; (8000cdc <DMA1_Stream6_IRQHandler+0x10>)
 8000cd2:	f000 fd1b 	bl	800170c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	20000318 	.word	0x20000318

08000ce0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  UART_IDLE_Callback(&huart2);
 8000ce4:	4803      	ldr	r0, [pc, #12]	; (8000cf4 <USART2_IRQHandler+0x14>)
 8000ce6:	f008 f923 	bl	8008f30 <UART_IDLE_Callback>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000cea:	4802      	ldr	r0, [pc, #8]	; (8000cf4 <USART2_IRQHandler+0x14>)
 8000cec:	f004 fbea 	bl	80054c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000cf0:	bf00      	nop
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20000378 	.word	0x20000378

08000cf8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000cfc:	4802      	ldr	r0, [pc, #8]	; (8000d08 <OTG_FS_IRQHandler+0x10>)
 8000cfe:	f001 fbe1 	bl	80024c4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d02:	bf00      	nop
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	20000794 	.word	0x20000794

08000d0c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b086      	sub	sp, #24
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	60b9      	str	r1, [r7, #8]
 8000d16:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d18:	2300      	movs	r3, #0
 8000d1a:	617b      	str	r3, [r7, #20]
 8000d1c:	e00a      	b.n	8000d34 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d1e:	f3af 8000 	nop.w
 8000d22:	4601      	mov	r1, r0
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	1c5a      	adds	r2, r3, #1
 8000d28:	60ba      	str	r2, [r7, #8]
 8000d2a:	b2ca      	uxtb	r2, r1
 8000d2c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	3301      	adds	r3, #1
 8000d32:	617b      	str	r3, [r7, #20]
 8000d34:	697a      	ldr	r2, [r7, #20]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	dbf0      	blt.n	8000d1e <_read+0x12>
	}

return len;
 8000d3c:	687b      	ldr	r3, [r7, #4]
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3718      	adds	r7, #24
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d46:	b580      	push	{r7, lr}
 8000d48:	b086      	sub	sp, #24
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	60f8      	str	r0, [r7, #12]
 8000d4e:	60b9      	str	r1, [r7, #8]
 8000d50:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d52:	2300      	movs	r3, #0
 8000d54:	617b      	str	r3, [r7, #20]
 8000d56:	e009      	b.n	8000d6c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	1c5a      	adds	r2, r3, #1
 8000d5c:	60ba      	str	r2, [r7, #8]
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	4618      	mov	r0, r3
 8000d62:	f7ff fdef 	bl	8000944 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	617b      	str	r3, [r7, #20]
 8000d6c:	697a      	ldr	r2, [r7, #20]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	dbf1      	blt.n	8000d58 <_write+0x12>
	}
	return len;
 8000d74:	687b      	ldr	r3, [r7, #4]
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3718      	adds	r7, #24
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}

08000d7e <_close>:

int _close(int file)
{
 8000d7e:	b480      	push	{r7}
 8000d80:	b083      	sub	sp, #12
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	6078      	str	r0, [r7, #4]
	return -1;
 8000d86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr

08000d96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d96:	b480      	push	{r7}
 8000d98:	b083      	sub	sp, #12
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
 8000d9e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000da6:	605a      	str	r2, [r3, #4]
	return 0;
 8000da8:	2300      	movs	r3, #0
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	370c      	adds	r7, #12
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr

08000db6 <_isatty>:

int _isatty(int file)
{
 8000db6:	b480      	push	{r7}
 8000db8:	b083      	sub	sp, #12
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	6078      	str	r0, [r7, #4]
	return 1;
 8000dbe:	2301      	movs	r3, #1
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	370c      	adds	r7, #12
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr

08000dcc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b085      	sub	sp, #20
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	60f8      	str	r0, [r7, #12]
 8000dd4:	60b9      	str	r1, [r7, #8]
 8000dd6:	607a      	str	r2, [r7, #4]
	return 0;
 8000dd8:	2300      	movs	r3, #0
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3714      	adds	r7, #20
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
	...

08000de8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b086      	sub	sp, #24
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000df0:	4a14      	ldr	r2, [pc, #80]	; (8000e44 <_sbrk+0x5c>)
 8000df2:	4b15      	ldr	r3, [pc, #84]	; (8000e48 <_sbrk+0x60>)
 8000df4:	1ad3      	subs	r3, r2, r3
 8000df6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dfc:	4b13      	ldr	r3, [pc, #76]	; (8000e4c <_sbrk+0x64>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d102      	bne.n	8000e0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e04:	4b11      	ldr	r3, [pc, #68]	; (8000e4c <_sbrk+0x64>)
 8000e06:	4a12      	ldr	r2, [pc, #72]	; (8000e50 <_sbrk+0x68>)
 8000e08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e0a:	4b10      	ldr	r3, [pc, #64]	; (8000e4c <_sbrk+0x64>)
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4413      	add	r3, r2
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	d207      	bcs.n	8000e28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e18:	f008 fbd2 	bl	80095c0 <__errno>
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	230c      	movs	r3, #12
 8000e20:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000e22:	f04f 33ff 	mov.w	r3, #4294967295
 8000e26:	e009      	b.n	8000e3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e28:	4b08      	ldr	r3, [pc, #32]	; (8000e4c <_sbrk+0x64>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e2e:	4b07      	ldr	r3, [pc, #28]	; (8000e4c <_sbrk+0x64>)
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4413      	add	r3, r2
 8000e36:	4a05      	ldr	r2, [pc, #20]	; (8000e4c <_sbrk+0x64>)
 8000e38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e3a:	68fb      	ldr	r3, [r7, #12]
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	3718      	adds	r7, #24
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	20020000 	.word	0x20020000
 8000e48:	00000400 	.word	0x00000400
 8000e4c:	200000ac 	.word	0x200000ac
 8000e50:	20000a60 	.word	0x20000a60

08000e54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e58:	4b08      	ldr	r3, [pc, #32]	; (8000e7c <SystemInit+0x28>)
 8000e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e5e:	4a07      	ldr	r2, [pc, #28]	; (8000e7c <SystemInit+0x28>)
 8000e60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e68:	4b04      	ldr	r3, [pc, #16]	; (8000e7c <SystemInit+0x28>)
 8000e6a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e6e:	609a      	str	r2, [r3, #8]
#endif
}
 8000e70:	bf00      	nop
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	e000ed00 	.word	0xe000ed00

08000e80 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000e84:	4b11      	ldr	r3, [pc, #68]	; (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000e86:	4a12      	ldr	r2, [pc, #72]	; (8000ed0 <MX_USART2_UART_Init+0x50>)
 8000e88:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e8a:	4b10      	ldr	r3, [pc, #64]	; (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000e8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e90:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e92:	4b0e      	ldr	r3, [pc, #56]	; (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e98:	4b0c      	ldr	r3, [pc, #48]	; (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e9e:	4b0b      	ldr	r3, [pc, #44]	; (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ea4:	4b09      	ldr	r3, [pc, #36]	; (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000ea6:	220c      	movs	r2, #12
 8000ea8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eaa:	4b08      	ldr	r3, [pc, #32]	; (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eb0:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000eb6:	4805      	ldr	r0, [pc, #20]	; (8000ecc <MX_USART2_UART_Init+0x4c>)
 8000eb8:	f004 f942 	bl	8005140 <HAL_UART_Init>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ec2:	f7ff fe1d 	bl	8000b00 <Error_Handler>
  }

}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	20000378 	.word	0x20000378
 8000ed0:	40004400 	.word	0x40004400

08000ed4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b08a      	sub	sp, #40	; 0x28
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000edc:	f107 0314 	add.w	r3, r7, #20
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	605a      	str	r2, [r3, #4]
 8000ee6:	609a      	str	r2, [r3, #8]
 8000ee8:	60da      	str	r2, [r3, #12]
 8000eea:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a4b      	ldr	r2, [pc, #300]	; (8001020 <HAL_UART_MspInit+0x14c>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	f040 8090 	bne.w	8001018 <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ef8:	2300      	movs	r3, #0
 8000efa:	613b      	str	r3, [r7, #16]
 8000efc:	4b49      	ldr	r3, [pc, #292]	; (8001024 <HAL_UART_MspInit+0x150>)
 8000efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f00:	4a48      	ldr	r2, [pc, #288]	; (8001024 <HAL_UART_MspInit+0x150>)
 8000f02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f06:	6413      	str	r3, [r2, #64]	; 0x40
 8000f08:	4b46      	ldr	r3, [pc, #280]	; (8001024 <HAL_UART_MspInit+0x150>)
 8000f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f10:	613b      	str	r3, [r7, #16]
 8000f12:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f14:	2300      	movs	r3, #0
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	4b42      	ldr	r3, [pc, #264]	; (8001024 <HAL_UART_MspInit+0x150>)
 8000f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1c:	4a41      	ldr	r2, [pc, #260]	; (8001024 <HAL_UART_MspInit+0x150>)
 8000f1e:	f043 0301 	orr.w	r3, r3, #1
 8000f22:	6313      	str	r3, [r2, #48]	; 0x30
 8000f24:	4b3f      	ldr	r3, [pc, #252]	; (8001024 <HAL_UART_MspInit+0x150>)
 8000f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f28:	f003 0301 	and.w	r3, r3, #1
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f30:	230c      	movs	r3, #12
 8000f32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f34:	2302      	movs	r3, #2
 8000f36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f40:	2307      	movs	r3, #7
 8000f42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f44:	f107 0314 	add.w	r3, r7, #20
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4837      	ldr	r0, [pc, #220]	; (8001028 <HAL_UART_MspInit+0x154>)
 8000f4c:	f000 fe46 	bl	8001bdc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8000f50:	4b36      	ldr	r3, [pc, #216]	; (800102c <HAL_UART_MspInit+0x158>)
 8000f52:	4a37      	ldr	r2, [pc, #220]	; (8001030 <HAL_UART_MspInit+0x15c>)
 8000f54:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8000f56:	4b35      	ldr	r3, [pc, #212]	; (800102c <HAL_UART_MspInit+0x158>)
 8000f58:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f5c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f5e:	4b33      	ldr	r3, [pc, #204]	; (800102c <HAL_UART_MspInit+0x158>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f64:	4b31      	ldr	r3, [pc, #196]	; (800102c <HAL_UART_MspInit+0x158>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f6a:	4b30      	ldr	r3, [pc, #192]	; (800102c <HAL_UART_MspInit+0x158>)
 8000f6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f70:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f72:	4b2e      	ldr	r3, [pc, #184]	; (800102c <HAL_UART_MspInit+0x158>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f78:	4b2c      	ldr	r3, [pc, #176]	; (800102c <HAL_UART_MspInit+0x158>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000f7e:	4b2b      	ldr	r3, [pc, #172]	; (800102c <HAL_UART_MspInit+0x158>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f84:	4b29      	ldr	r3, [pc, #164]	; (800102c <HAL_UART_MspInit+0x158>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f8a:	4b28      	ldr	r3, [pc, #160]	; (800102c <HAL_UART_MspInit+0x158>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000f90:	4826      	ldr	r0, [pc, #152]	; (800102c <HAL_UART_MspInit+0x158>)
 8000f92:	f000 fa23 	bl	80013dc <HAL_DMA_Init>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8000f9c:	f7ff fdb0 	bl	8000b00 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4a22      	ldr	r2, [pc, #136]	; (800102c <HAL_UART_MspInit+0x158>)
 8000fa4:	635a      	str	r2, [r3, #52]	; 0x34
 8000fa6:	4a21      	ldr	r2, [pc, #132]	; (800102c <HAL_UART_MspInit+0x158>)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8000fac:	4b21      	ldr	r3, [pc, #132]	; (8001034 <HAL_UART_MspInit+0x160>)
 8000fae:	4a22      	ldr	r2, [pc, #136]	; (8001038 <HAL_UART_MspInit+0x164>)
 8000fb0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8000fb2:	4b20      	ldr	r3, [pc, #128]	; (8001034 <HAL_UART_MspInit+0x160>)
 8000fb4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fb8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fba:	4b1e      	ldr	r3, [pc, #120]	; (8001034 <HAL_UART_MspInit+0x160>)
 8000fbc:	2240      	movs	r2, #64	; 0x40
 8000fbe:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fc0:	4b1c      	ldr	r3, [pc, #112]	; (8001034 <HAL_UART_MspInit+0x160>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000fc6:	4b1b      	ldr	r3, [pc, #108]	; (8001034 <HAL_UART_MspInit+0x160>)
 8000fc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000fcc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000fce:	4b19      	ldr	r3, [pc, #100]	; (8001034 <HAL_UART_MspInit+0x160>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000fd4:	4b17      	ldr	r3, [pc, #92]	; (8001034 <HAL_UART_MspInit+0x160>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000fda:	4b16      	ldr	r3, [pc, #88]	; (8001034 <HAL_UART_MspInit+0x160>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000fe0:	4b14      	ldr	r3, [pc, #80]	; (8001034 <HAL_UART_MspInit+0x160>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000fe6:	4b13      	ldr	r3, [pc, #76]	; (8001034 <HAL_UART_MspInit+0x160>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000fec:	4811      	ldr	r0, [pc, #68]	; (8001034 <HAL_UART_MspInit+0x160>)
 8000fee:	f000 f9f5 	bl	80013dc <HAL_DMA_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8000ff8:	f7ff fd82 	bl	8000b00 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4a0d      	ldr	r2, [pc, #52]	; (8001034 <HAL_UART_MspInit+0x160>)
 8001000:	631a      	str	r2, [r3, #48]	; 0x30
 8001002:	4a0c      	ldr	r2, [pc, #48]	; (8001034 <HAL_UART_MspInit+0x160>)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001008:	2200      	movs	r2, #0
 800100a:	2100      	movs	r1, #0
 800100c:	2026      	movs	r0, #38	; 0x26
 800100e:	f000 f9ae 	bl	800136e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001012:	2026      	movs	r0, #38	; 0x26
 8001014:	f000 f9c7 	bl	80013a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001018:	bf00      	nop
 800101a:	3728      	adds	r7, #40	; 0x28
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	40004400 	.word	0x40004400
 8001024:	40023800 	.word	0x40023800
 8001028:	40020000 	.word	0x40020000
 800102c:	200002b8 	.word	0x200002b8
 8001030:	40026088 	.word	0x40026088
 8001034:	20000318 	.word	0x20000318
 8001038:	400260a0 	.word	0x400260a0

0800103c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800103c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001074 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001040:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001042:	e003      	b.n	800104c <LoopCopyDataInit>

08001044 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001044:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001046:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001048:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800104a:	3104      	adds	r1, #4

0800104c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800104c:	480b      	ldr	r0, [pc, #44]	; (800107c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800104e:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001050:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001052:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001054:	d3f6      	bcc.n	8001044 <CopyDataInit>
  ldr  r2, =_sbss
 8001056:	4a0b      	ldr	r2, [pc, #44]	; (8001084 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001058:	e002      	b.n	8001060 <LoopFillZerobss>

0800105a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800105a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800105c:	f842 3b04 	str.w	r3, [r2], #4

08001060 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001060:	4b09      	ldr	r3, [pc, #36]	; (8001088 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001062:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001064:	d3f9      	bcc.n	800105a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001066:	f7ff fef5 	bl	8000e54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800106a:	f008 faaf 	bl	80095cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800106e:	f7ff fc7b 	bl	8000968 <main>
  bx  lr    
 8001072:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001074:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001078:	08009fcc 	.word	0x08009fcc
  ldr  r0, =_sdata
 800107c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001080:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 8001084:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 8001088:	20000a5c 	.word	0x20000a5c

0800108c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800108c:	e7fe      	b.n	800108c <ADC_IRQHandler>
	...

08001090 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001094:	4b0e      	ldr	r3, [pc, #56]	; (80010d0 <HAL_Init+0x40>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a0d      	ldr	r2, [pc, #52]	; (80010d0 <HAL_Init+0x40>)
 800109a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800109e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010a0:	4b0b      	ldr	r3, [pc, #44]	; (80010d0 <HAL_Init+0x40>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a0a      	ldr	r2, [pc, #40]	; (80010d0 <HAL_Init+0x40>)
 80010a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010ac:	4b08      	ldr	r3, [pc, #32]	; (80010d0 <HAL_Init+0x40>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a07      	ldr	r2, [pc, #28]	; (80010d0 <HAL_Init+0x40>)
 80010b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010b8:	2003      	movs	r0, #3
 80010ba:	f000 f94d 	bl	8001358 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010be:	2000      	movs	r0, #0
 80010c0:	f000 f808 	bl	80010d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010c4:	f7ff fd9e 	bl	8000c04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010c8:	2300      	movs	r3, #0
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40023c00 	.word	0x40023c00

080010d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010dc:	4b12      	ldr	r3, [pc, #72]	; (8001128 <HAL_InitTick+0x54>)
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	4b12      	ldr	r3, [pc, #72]	; (800112c <HAL_InitTick+0x58>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	4619      	mov	r1, r3
 80010e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80010f2:	4618      	mov	r0, r3
 80010f4:	f000 f965 	bl	80013c2 <HAL_SYSTICK_Config>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
 8001100:	e00e      	b.n	8001120 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2b0f      	cmp	r3, #15
 8001106:	d80a      	bhi.n	800111e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001108:	2200      	movs	r2, #0
 800110a:	6879      	ldr	r1, [r7, #4]
 800110c:	f04f 30ff 	mov.w	r0, #4294967295
 8001110:	f000 f92d 	bl	800136e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001114:	4a06      	ldr	r2, [pc, #24]	; (8001130 <HAL_InitTick+0x5c>)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800111a:	2300      	movs	r3, #0
 800111c:	e000      	b.n	8001120 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800111e:	2301      	movs	r3, #1
}
 8001120:	4618      	mov	r0, r3
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	20000000 	.word	0x20000000
 800112c:	20000008 	.word	0x20000008
 8001130:	20000004 	.word	0x20000004

08001134 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001138:	4b06      	ldr	r3, [pc, #24]	; (8001154 <HAL_IncTick+0x20>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	461a      	mov	r2, r3
 800113e:	4b06      	ldr	r3, [pc, #24]	; (8001158 <HAL_IncTick+0x24>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4413      	add	r3, r2
 8001144:	4a04      	ldr	r2, [pc, #16]	; (8001158 <HAL_IncTick+0x24>)
 8001146:	6013      	str	r3, [r2, #0]
}
 8001148:	bf00      	nop
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	20000008 	.word	0x20000008
 8001158:	200003b8 	.word	0x200003b8

0800115c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  return uwTick;
 8001160:	4b03      	ldr	r3, [pc, #12]	; (8001170 <HAL_GetTick+0x14>)
 8001162:	681b      	ldr	r3, [r3, #0]
}
 8001164:	4618      	mov	r0, r3
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	200003b8 	.word	0x200003b8

08001174 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800117c:	f7ff ffee 	bl	800115c <HAL_GetTick>
 8001180:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800118c:	d005      	beq.n	800119a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800118e:	4b09      	ldr	r3, [pc, #36]	; (80011b4 <HAL_Delay+0x40>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	461a      	mov	r2, r3
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	4413      	add	r3, r2
 8001198:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800119a:	bf00      	nop
 800119c:	f7ff ffde 	bl	800115c <HAL_GetTick>
 80011a0:	4602      	mov	r2, r0
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	68fa      	ldr	r2, [r7, #12]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d8f7      	bhi.n	800119c <HAL_Delay+0x28>
  {
  }
}
 80011ac:	bf00      	nop
 80011ae:	3710      	adds	r7, #16
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	20000008 	.word	0x20000008

080011b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b085      	sub	sp, #20
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f003 0307 	and.w	r3, r3, #7
 80011c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011c8:	4b0c      	ldr	r3, [pc, #48]	; (80011fc <__NVIC_SetPriorityGrouping+0x44>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ce:	68ba      	ldr	r2, [r7, #8]
 80011d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011d4:	4013      	ands	r3, r2
 80011d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ea:	4a04      	ldr	r2, [pc, #16]	; (80011fc <__NVIC_SetPriorityGrouping+0x44>)
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	60d3      	str	r3, [r2, #12]
}
 80011f0:	bf00      	nop
 80011f2:	3714      	adds	r7, #20
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	e000ed00 	.word	0xe000ed00

08001200 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001204:	4b04      	ldr	r3, [pc, #16]	; (8001218 <__NVIC_GetPriorityGrouping+0x18>)
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	0a1b      	lsrs	r3, r3, #8
 800120a:	f003 0307 	and.w	r3, r3, #7
}
 800120e:	4618      	mov	r0, r3
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr
 8001218:	e000ed00 	.word	0xe000ed00

0800121c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122a:	2b00      	cmp	r3, #0
 800122c:	db0b      	blt.n	8001246 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	f003 021f 	and.w	r2, r3, #31
 8001234:	4907      	ldr	r1, [pc, #28]	; (8001254 <__NVIC_EnableIRQ+0x38>)
 8001236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123a:	095b      	lsrs	r3, r3, #5
 800123c:	2001      	movs	r0, #1
 800123e:	fa00 f202 	lsl.w	r2, r0, r2
 8001242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	e000e100 	.word	0xe000e100

08001258 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	6039      	str	r1, [r7, #0]
 8001262:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001268:	2b00      	cmp	r3, #0
 800126a:	db0a      	blt.n	8001282 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	b2da      	uxtb	r2, r3
 8001270:	490c      	ldr	r1, [pc, #48]	; (80012a4 <__NVIC_SetPriority+0x4c>)
 8001272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001276:	0112      	lsls	r2, r2, #4
 8001278:	b2d2      	uxtb	r2, r2
 800127a:	440b      	add	r3, r1
 800127c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001280:	e00a      	b.n	8001298 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	b2da      	uxtb	r2, r3
 8001286:	4908      	ldr	r1, [pc, #32]	; (80012a8 <__NVIC_SetPriority+0x50>)
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	f003 030f 	and.w	r3, r3, #15
 800128e:	3b04      	subs	r3, #4
 8001290:	0112      	lsls	r2, r2, #4
 8001292:	b2d2      	uxtb	r2, r2
 8001294:	440b      	add	r3, r1
 8001296:	761a      	strb	r2, [r3, #24]
}
 8001298:	bf00      	nop
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	e000e100 	.word	0xe000e100
 80012a8:	e000ed00 	.word	0xe000ed00

080012ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b089      	sub	sp, #36	; 0x24
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	f003 0307 	and.w	r3, r3, #7
 80012be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	f1c3 0307 	rsb	r3, r3, #7
 80012c6:	2b04      	cmp	r3, #4
 80012c8:	bf28      	it	cs
 80012ca:	2304      	movcs	r3, #4
 80012cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	3304      	adds	r3, #4
 80012d2:	2b06      	cmp	r3, #6
 80012d4:	d902      	bls.n	80012dc <NVIC_EncodePriority+0x30>
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	3b03      	subs	r3, #3
 80012da:	e000      	b.n	80012de <NVIC_EncodePriority+0x32>
 80012dc:	2300      	movs	r3, #0
 80012de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012e0:	f04f 32ff 	mov.w	r2, #4294967295
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ea:	43da      	mvns	r2, r3
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	401a      	ands	r2, r3
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012f4:	f04f 31ff 	mov.w	r1, #4294967295
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	fa01 f303 	lsl.w	r3, r1, r3
 80012fe:	43d9      	mvns	r1, r3
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001304:	4313      	orrs	r3, r2
         );
}
 8001306:	4618      	mov	r0, r3
 8001308:	3724      	adds	r7, #36	; 0x24
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
	...

08001314 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3b01      	subs	r3, #1
 8001320:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001324:	d301      	bcc.n	800132a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001326:	2301      	movs	r3, #1
 8001328:	e00f      	b.n	800134a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800132a:	4a0a      	ldr	r2, [pc, #40]	; (8001354 <SysTick_Config+0x40>)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	3b01      	subs	r3, #1
 8001330:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001332:	210f      	movs	r1, #15
 8001334:	f04f 30ff 	mov.w	r0, #4294967295
 8001338:	f7ff ff8e 	bl	8001258 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800133c:	4b05      	ldr	r3, [pc, #20]	; (8001354 <SysTick_Config+0x40>)
 800133e:	2200      	movs	r2, #0
 8001340:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001342:	4b04      	ldr	r3, [pc, #16]	; (8001354 <SysTick_Config+0x40>)
 8001344:	2207      	movs	r2, #7
 8001346:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001348:	2300      	movs	r3, #0
}
 800134a:	4618      	mov	r0, r3
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	e000e010 	.word	0xe000e010

08001358 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f7ff ff29 	bl	80011b8 <__NVIC_SetPriorityGrouping>
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800136e:	b580      	push	{r7, lr}
 8001370:	b086      	sub	sp, #24
 8001372:	af00      	add	r7, sp, #0
 8001374:	4603      	mov	r3, r0
 8001376:	60b9      	str	r1, [r7, #8]
 8001378:	607a      	str	r2, [r7, #4]
 800137a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800137c:	2300      	movs	r3, #0
 800137e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001380:	f7ff ff3e 	bl	8001200 <__NVIC_GetPriorityGrouping>
 8001384:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	68b9      	ldr	r1, [r7, #8]
 800138a:	6978      	ldr	r0, [r7, #20]
 800138c:	f7ff ff8e 	bl	80012ac <NVIC_EncodePriority>
 8001390:	4602      	mov	r2, r0
 8001392:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001396:	4611      	mov	r1, r2
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff ff5d 	bl	8001258 <__NVIC_SetPriority>
}
 800139e:	bf00      	nop
 80013a0:	3718      	adds	r7, #24
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}

080013a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b082      	sub	sp, #8
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	4603      	mov	r3, r0
 80013ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff ff31 	bl	800121c <__NVIC_EnableIRQ>
}
 80013ba:	bf00      	nop
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b082      	sub	sp, #8
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f7ff ffa2 	bl	8001314 <SysTick_Config>
 80013d0:	4603      	mov	r3, r0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
	...

080013dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b086      	sub	sp, #24
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80013e8:	f7ff feb8 	bl	800115c <HAL_GetTick>
 80013ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d101      	bne.n	80013f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80013f4:	2301      	movs	r3, #1
 80013f6:	e099      	b.n	800152c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2200      	movs	r2, #0
 80013fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2202      	movs	r2, #2
 8001404:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f022 0201 	bic.w	r2, r2, #1
 8001416:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001418:	e00f      	b.n	800143a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800141a:	f7ff fe9f 	bl	800115c <HAL_GetTick>
 800141e:	4602      	mov	r2, r0
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	2b05      	cmp	r3, #5
 8001426:	d908      	bls.n	800143a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2220      	movs	r2, #32
 800142c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2203      	movs	r2, #3
 8001432:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001436:	2303      	movs	r3, #3
 8001438:	e078      	b.n	800152c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 0301 	and.w	r3, r3, #1
 8001444:	2b00      	cmp	r3, #0
 8001446:	d1e8      	bne.n	800141a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001450:	697a      	ldr	r2, [r7, #20]
 8001452:	4b38      	ldr	r3, [pc, #224]	; (8001534 <HAL_DMA_Init+0x158>)
 8001454:	4013      	ands	r3, r2
 8001456:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	685a      	ldr	r2, [r3, #4]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001466:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	691b      	ldr	r3, [r3, #16]
 800146c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001472:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800147e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6a1b      	ldr	r3, [r3, #32]
 8001484:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001486:	697a      	ldr	r2, [r7, #20]
 8001488:	4313      	orrs	r3, r2
 800148a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001490:	2b04      	cmp	r3, #4
 8001492:	d107      	bne.n	80014a4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149c:	4313      	orrs	r3, r2
 800149e:	697a      	ldr	r2, [r7, #20]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	697a      	ldr	r2, [r7, #20]
 80014aa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	695b      	ldr	r3, [r3, #20]
 80014b2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	f023 0307 	bic.w	r3, r3, #7
 80014ba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c0:	697a      	ldr	r2, [r7, #20]
 80014c2:	4313      	orrs	r3, r2
 80014c4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ca:	2b04      	cmp	r3, #4
 80014cc:	d117      	bne.n	80014fe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014d2:	697a      	ldr	r2, [r7, #20]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d00e      	beq.n	80014fe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f000 fb01 	bl	8001ae8 <DMA_CheckFifoParam>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d008      	beq.n	80014fe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2240      	movs	r2, #64	; 0x40
 80014f0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2201      	movs	r2, #1
 80014f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80014fa:	2301      	movs	r3, #1
 80014fc:	e016      	b.n	800152c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	697a      	ldr	r2, [r7, #20]
 8001504:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f000 fab8 	bl	8001a7c <DMA_CalcBaseAndBitshift>
 800150c:	4603      	mov	r3, r0
 800150e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001514:	223f      	movs	r2, #63	; 0x3f
 8001516:	409a      	lsls	r2, r3
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2200      	movs	r2, #0
 8001520:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2201      	movs	r2, #1
 8001526:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800152a:	2300      	movs	r3, #0
}
 800152c:	4618      	mov	r0, r3
 800152e:	3718      	adds	r7, #24
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	f010803f 	.word	0xf010803f

08001538 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
 800153e:	60f8      	str	r0, [r7, #12]
 8001540:	60b9      	str	r1, [r7, #8]
 8001542:	607a      	str	r2, [r7, #4]
 8001544:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001546:	2300      	movs	r3, #0
 8001548:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800154e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001556:	2b01      	cmp	r3, #1
 8001558:	d101      	bne.n	800155e <HAL_DMA_Start_IT+0x26>
 800155a:	2302      	movs	r3, #2
 800155c:	e040      	b.n	80015e0 <HAL_DMA_Start_IT+0xa8>
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	2201      	movs	r2, #1
 8001562:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800156c:	b2db      	uxtb	r3, r3
 800156e:	2b01      	cmp	r3, #1
 8001570:	d12f      	bne.n	80015d2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	2202      	movs	r2, #2
 8001576:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	2200      	movs	r2, #0
 800157e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	68b9      	ldr	r1, [r7, #8]
 8001586:	68f8      	ldr	r0, [r7, #12]
 8001588:	f000 fa4a 	bl	8001a20 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001590:	223f      	movs	r2, #63	; 0x3f
 8001592:	409a      	lsls	r2, r3
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f042 0216 	orr.w	r2, r2, #22
 80015a6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d007      	beq.n	80015c0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f042 0208 	orr.w	r2, r2, #8
 80015be:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f042 0201 	orr.w	r2, r2, #1
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	e005      	b.n	80015de <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	2200      	movs	r2, #0
 80015d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80015da:	2302      	movs	r3, #2
 80015dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80015de:	7dfb      	ldrb	r3, [r7, #23]
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3718      	adds	r7, #24
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015f4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80015f6:	f7ff fdb1 	bl	800115c <HAL_GetTick>
 80015fa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001602:	b2db      	uxtb	r3, r3
 8001604:	2b02      	cmp	r3, #2
 8001606:	d008      	beq.n	800161a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2280      	movs	r2, #128	; 0x80
 800160c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e052      	b.n	80016c0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f022 0216 	bic.w	r2, r2, #22
 8001628:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	695a      	ldr	r2, [r3, #20]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001638:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163e:	2b00      	cmp	r3, #0
 8001640:	d103      	bne.n	800164a <HAL_DMA_Abort+0x62>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001646:	2b00      	cmp	r3, #0
 8001648:	d007      	beq.n	800165a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f022 0208 	bic.w	r2, r2, #8
 8001658:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f022 0201 	bic.w	r2, r2, #1
 8001668:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800166a:	e013      	b.n	8001694 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800166c:	f7ff fd76 	bl	800115c <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b05      	cmp	r3, #5
 8001678:	d90c      	bls.n	8001694 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2220      	movs	r2, #32
 800167e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2203      	movs	r2, #3
 800168c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8001690:	2303      	movs	r3, #3
 8001692:	e015      	b.n	80016c0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d1e4      	bne.n	800166c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016a6:	223f      	movs	r2, #63	; 0x3f
 80016a8:	409a      	lsls	r2, r3
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2201      	movs	r2, #1
 80016ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80016be:	2300      	movs	r3, #0
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3710      	adds	r7, #16
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d004      	beq.n	80016e6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2280      	movs	r2, #128	; 0x80
 80016e0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e00c      	b.n	8001700 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2205      	movs	r2, #5
 80016ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f022 0201 	bic.w	r2, r2, #1
 80016fc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80016fe:	2300      	movs	r3, #0
}
 8001700:	4618      	mov	r0, r3
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b086      	sub	sp, #24
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001714:	2300      	movs	r3, #0
 8001716:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001718:	4b92      	ldr	r3, [pc, #584]	; (8001964 <HAL_DMA_IRQHandler+0x258>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a92      	ldr	r2, [pc, #584]	; (8001968 <HAL_DMA_IRQHandler+0x25c>)
 800171e:	fba2 2303 	umull	r2, r3, r2, r3
 8001722:	0a9b      	lsrs	r3, r3, #10
 8001724:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800172a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001736:	2208      	movs	r2, #8
 8001738:	409a      	lsls	r2, r3
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	4013      	ands	r3, r2
 800173e:	2b00      	cmp	r3, #0
 8001740:	d01a      	beq.n	8001778 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f003 0304 	and.w	r3, r3, #4
 800174c:	2b00      	cmp	r3, #0
 800174e:	d013      	beq.n	8001778 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f022 0204 	bic.w	r2, r2, #4
 800175e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001764:	2208      	movs	r2, #8
 8001766:	409a      	lsls	r2, r3
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001770:	f043 0201 	orr.w	r2, r3, #1
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800177c:	2201      	movs	r2, #1
 800177e:	409a      	lsls	r2, r3
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	4013      	ands	r3, r2
 8001784:	2b00      	cmp	r3, #0
 8001786:	d012      	beq.n	80017ae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	695b      	ldr	r3, [r3, #20]
 800178e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001792:	2b00      	cmp	r3, #0
 8001794:	d00b      	beq.n	80017ae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800179a:	2201      	movs	r2, #1
 800179c:	409a      	lsls	r2, r3
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017a6:	f043 0202 	orr.w	r2, r3, #2
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017b2:	2204      	movs	r2, #4
 80017b4:	409a      	lsls	r2, r3
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	4013      	ands	r3, r2
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d012      	beq.n	80017e4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f003 0302 	and.w	r3, r3, #2
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d00b      	beq.n	80017e4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017d0:	2204      	movs	r2, #4
 80017d2:	409a      	lsls	r2, r3
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017dc:	f043 0204 	orr.w	r2, r3, #4
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017e8:	2210      	movs	r2, #16
 80017ea:	409a      	lsls	r2, r3
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	4013      	ands	r3, r2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d043      	beq.n	800187c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0308 	and.w	r3, r3, #8
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d03c      	beq.n	800187c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001806:	2210      	movs	r2, #16
 8001808:	409a      	lsls	r2, r3
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001818:	2b00      	cmp	r3, #0
 800181a:	d018      	beq.n	800184e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d108      	bne.n	800183c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182e:	2b00      	cmp	r3, #0
 8001830:	d024      	beq.n	800187c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001836:	6878      	ldr	r0, [r7, #4]
 8001838:	4798      	blx	r3
 800183a:	e01f      	b.n	800187c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001840:	2b00      	cmp	r3, #0
 8001842:	d01b      	beq.n	800187c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	4798      	blx	r3
 800184c:	e016      	b.n	800187c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001858:	2b00      	cmp	r3, #0
 800185a:	d107      	bne.n	800186c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f022 0208 	bic.w	r2, r2, #8
 800186a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001870:	2b00      	cmp	r3, #0
 8001872:	d003      	beq.n	800187c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001880:	2220      	movs	r2, #32
 8001882:	409a      	lsls	r2, r3
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	4013      	ands	r3, r2
 8001888:	2b00      	cmp	r3, #0
 800188a:	f000 808e 	beq.w	80019aa <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 0310 	and.w	r3, r3, #16
 8001898:	2b00      	cmp	r3, #0
 800189a:	f000 8086 	beq.w	80019aa <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018a2:	2220      	movs	r2, #32
 80018a4:	409a      	lsls	r2, r3
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	2b05      	cmp	r3, #5
 80018b4:	d136      	bne.n	8001924 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f022 0216 	bic.w	r2, r2, #22
 80018c4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	695a      	ldr	r2, [r3, #20]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80018d4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d103      	bne.n	80018e6 <HAL_DMA_IRQHandler+0x1da>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d007      	beq.n	80018f6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f022 0208 	bic.w	r2, r2, #8
 80018f4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018fa:	223f      	movs	r2, #63	; 0x3f
 80018fc:	409a      	lsls	r2, r3
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2201      	movs	r2, #1
 800190e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001916:	2b00      	cmp	r3, #0
 8001918:	d07d      	beq.n	8001a16 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	4798      	blx	r3
        }
        return;
 8001922:	e078      	b.n	8001a16 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d01c      	beq.n	800196c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800193c:	2b00      	cmp	r3, #0
 800193e:	d108      	bne.n	8001952 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001944:	2b00      	cmp	r3, #0
 8001946:	d030      	beq.n	80019aa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	4798      	blx	r3
 8001950:	e02b      	b.n	80019aa <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001956:	2b00      	cmp	r3, #0
 8001958:	d027      	beq.n	80019aa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	4798      	blx	r3
 8001962:	e022      	b.n	80019aa <HAL_DMA_IRQHandler+0x29e>
 8001964:	20000000 	.word	0x20000000
 8001968:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001976:	2b00      	cmp	r3, #0
 8001978:	d10f      	bne.n	800199a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f022 0210 	bic.w	r2, r2, #16
 8001988:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2201      	movs	r2, #1
 8001996:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d003      	beq.n	80019aa <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d032      	beq.n	8001a18 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d022      	beq.n	8001a04 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2205      	movs	r2, #5
 80019c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f022 0201 	bic.w	r2, r2, #1
 80019d4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	3301      	adds	r3, #1
 80019da:	60bb      	str	r3, [r7, #8]
 80019dc:	697a      	ldr	r2, [r7, #20]
 80019de:	429a      	cmp	r2, r3
 80019e0:	d307      	bcc.n	80019f2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0301 	and.w	r3, r3, #1
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d1f2      	bne.n	80019d6 <HAL_DMA_IRQHandler+0x2ca>
 80019f0:	e000      	b.n	80019f4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80019f2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2200      	movs	r2, #0
 80019f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2201      	movs	r2, #1
 8001a00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d005      	beq.n	8001a18 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	4798      	blx	r3
 8001a14:	e000      	b.n	8001a18 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001a16:	bf00      	nop
    }
  }
}
 8001a18:	3718      	adds	r7, #24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop

08001a20 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b085      	sub	sp, #20
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
 8001a2c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a3c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	683a      	ldr	r2, [r7, #0]
 8001a44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	2b40      	cmp	r3, #64	; 0x40
 8001a4c:	d108      	bne.n	8001a60 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	68ba      	ldr	r2, [r7, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001a5e:	e007      	b.n	8001a70 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	68ba      	ldr	r2, [r7, #8]
 8001a66:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	60da      	str	r2, [r3, #12]
}
 8001a70:	bf00      	nop
 8001a72:	3714      	adds	r7, #20
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr

08001a7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	3b10      	subs	r3, #16
 8001a8c:	4a14      	ldr	r2, [pc, #80]	; (8001ae0 <DMA_CalcBaseAndBitshift+0x64>)
 8001a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a92:	091b      	lsrs	r3, r3, #4
 8001a94:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001a96:	4a13      	ldr	r2, [pc, #76]	; (8001ae4 <DMA_CalcBaseAndBitshift+0x68>)
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	4413      	add	r3, r2
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2b03      	cmp	r3, #3
 8001aa8:	d909      	bls.n	8001abe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001ab2:	f023 0303 	bic.w	r3, r3, #3
 8001ab6:	1d1a      	adds	r2, r3, #4
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	659a      	str	r2, [r3, #88]	; 0x58
 8001abc:	e007      	b.n	8001ace <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001ac6:	f023 0303 	bic.w	r3, r3, #3
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	aaaaaaab 	.word	0xaaaaaaab
 8001ae4:	08009f50 	.word	0x08009f50

08001ae8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001af0:	2300      	movs	r3, #0
 8001af2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	699b      	ldr	r3, [r3, #24]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d11f      	bne.n	8001b42 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	2b03      	cmp	r3, #3
 8001b06:	d855      	bhi.n	8001bb4 <DMA_CheckFifoParam+0xcc>
 8001b08:	a201      	add	r2, pc, #4	; (adr r2, 8001b10 <DMA_CheckFifoParam+0x28>)
 8001b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b0e:	bf00      	nop
 8001b10:	08001b21 	.word	0x08001b21
 8001b14:	08001b33 	.word	0x08001b33
 8001b18:	08001b21 	.word	0x08001b21
 8001b1c:	08001bb5 	.word	0x08001bb5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b24:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d045      	beq.n	8001bb8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b30:	e042      	b.n	8001bb8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b36:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001b3a:	d13f      	bne.n	8001bbc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b40:	e03c      	b.n	8001bbc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	699b      	ldr	r3, [r3, #24]
 8001b46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b4a:	d121      	bne.n	8001b90 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	2b03      	cmp	r3, #3
 8001b50:	d836      	bhi.n	8001bc0 <DMA_CheckFifoParam+0xd8>
 8001b52:	a201      	add	r2, pc, #4	; (adr r2, 8001b58 <DMA_CheckFifoParam+0x70>)
 8001b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b58:	08001b69 	.word	0x08001b69
 8001b5c:	08001b6f 	.word	0x08001b6f
 8001b60:	08001b69 	.word	0x08001b69
 8001b64:	08001b81 	.word	0x08001b81
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	73fb      	strb	r3, [r7, #15]
      break;
 8001b6c:	e02f      	b.n	8001bce <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d024      	beq.n	8001bc4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b7e:	e021      	b.n	8001bc4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b84:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001b88:	d11e      	bne.n	8001bc8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001b8e:	e01b      	b.n	8001bc8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d902      	bls.n	8001b9c <DMA_CheckFifoParam+0xb4>
 8001b96:	2b03      	cmp	r3, #3
 8001b98:	d003      	beq.n	8001ba2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001b9a:	e018      	b.n	8001bce <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	73fb      	strb	r3, [r7, #15]
      break;
 8001ba0:	e015      	b.n	8001bce <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d00e      	beq.n	8001bcc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	73fb      	strb	r3, [r7, #15]
      break;
 8001bb2:	e00b      	b.n	8001bcc <DMA_CheckFifoParam+0xe4>
      break;
 8001bb4:	bf00      	nop
 8001bb6:	e00a      	b.n	8001bce <DMA_CheckFifoParam+0xe6>
      break;
 8001bb8:	bf00      	nop
 8001bba:	e008      	b.n	8001bce <DMA_CheckFifoParam+0xe6>
      break;
 8001bbc:	bf00      	nop
 8001bbe:	e006      	b.n	8001bce <DMA_CheckFifoParam+0xe6>
      break;
 8001bc0:	bf00      	nop
 8001bc2:	e004      	b.n	8001bce <DMA_CheckFifoParam+0xe6>
      break;
 8001bc4:	bf00      	nop
 8001bc6:	e002      	b.n	8001bce <DMA_CheckFifoParam+0xe6>
      break;   
 8001bc8:	bf00      	nop
 8001bca:	e000      	b.n	8001bce <DMA_CheckFifoParam+0xe6>
      break;
 8001bcc:	bf00      	nop
    }
  } 
  
  return status; 
 8001bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b089      	sub	sp, #36	; 0x24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001be6:	2300      	movs	r3, #0
 8001be8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001bea:	2300      	movs	r3, #0
 8001bec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	61fb      	str	r3, [r7, #28]
 8001bf6:	e16b      	b.n	8001ed0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	697a      	ldr	r2, [r7, #20]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c0c:	693a      	ldr	r2, [r7, #16]
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	f040 815a 	bne.w	8001eca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d00b      	beq.n	8001c36 <HAL_GPIO_Init+0x5a>
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d007      	beq.n	8001c36 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c2a:	2b11      	cmp	r3, #17
 8001c2c:	d003      	beq.n	8001c36 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	2b12      	cmp	r3, #18
 8001c34:	d130      	bne.n	8001c98 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	2203      	movs	r2, #3
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	43db      	mvns	r3, r3
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	68da      	ldr	r2, [r3, #12]
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	69ba      	ldr	r2, [r7, #24]
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	69ba      	ldr	r2, [r7, #24]
 8001c64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	fa02 f303 	lsl.w	r3, r2, r3
 8001c74:	43db      	mvns	r3, r3
 8001c76:	69ba      	ldr	r2, [r7, #24]
 8001c78:	4013      	ands	r3, r2
 8001c7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	091b      	lsrs	r3, r3, #4
 8001c82:	f003 0201 	and.w	r2, r3, #1
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8c:	69ba      	ldr	r2, [r7, #24]
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	2203      	movs	r2, #3
 8001ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	4013      	ands	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	689a      	ldr	r2, [r3, #8]
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	69ba      	ldr	r2, [r7, #24]
 8001cc6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	2b02      	cmp	r3, #2
 8001cce:	d003      	beq.n	8001cd8 <HAL_GPIO_Init+0xfc>
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	2b12      	cmp	r3, #18
 8001cd6:	d123      	bne.n	8001d20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	08da      	lsrs	r2, r3, #3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	3208      	adds	r2, #8
 8001ce0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ce4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	f003 0307 	and.w	r3, r3, #7
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	220f      	movs	r2, #15
 8001cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf4:	43db      	mvns	r3, r3
 8001cf6:	69ba      	ldr	r2, [r7, #24]
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	691a      	ldr	r2, [r3, #16]
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	f003 0307 	and.w	r3, r3, #7
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	08da      	lsrs	r2, r3, #3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	3208      	adds	r2, #8
 8001d1a:	69b9      	ldr	r1, [r7, #24]
 8001d1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	2203      	movs	r2, #3
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	43db      	mvns	r3, r3
 8001d32:	69ba      	ldr	r2, [r7, #24]
 8001d34:	4013      	ands	r3, r2
 8001d36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f003 0203 	and.w	r2, r3, #3
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	f000 80b4 	beq.w	8001eca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	60fb      	str	r3, [r7, #12]
 8001d66:	4b5f      	ldr	r3, [pc, #380]	; (8001ee4 <HAL_GPIO_Init+0x308>)
 8001d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d6a:	4a5e      	ldr	r2, [pc, #376]	; (8001ee4 <HAL_GPIO_Init+0x308>)
 8001d6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d70:	6453      	str	r3, [r2, #68]	; 0x44
 8001d72:	4b5c      	ldr	r3, [pc, #368]	; (8001ee4 <HAL_GPIO_Init+0x308>)
 8001d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d7e:	4a5a      	ldr	r2, [pc, #360]	; (8001ee8 <HAL_GPIO_Init+0x30c>)
 8001d80:	69fb      	ldr	r3, [r7, #28]
 8001d82:	089b      	lsrs	r3, r3, #2
 8001d84:	3302      	adds	r3, #2
 8001d86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	f003 0303 	and.w	r3, r3, #3
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	220f      	movs	r2, #15
 8001d96:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9a:	43db      	mvns	r3, r3
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4a51      	ldr	r2, [pc, #324]	; (8001eec <HAL_GPIO_Init+0x310>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d02b      	beq.n	8001e02 <HAL_GPIO_Init+0x226>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4a50      	ldr	r2, [pc, #320]	; (8001ef0 <HAL_GPIO_Init+0x314>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d025      	beq.n	8001dfe <HAL_GPIO_Init+0x222>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4a4f      	ldr	r2, [pc, #316]	; (8001ef4 <HAL_GPIO_Init+0x318>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d01f      	beq.n	8001dfa <HAL_GPIO_Init+0x21e>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a4e      	ldr	r2, [pc, #312]	; (8001ef8 <HAL_GPIO_Init+0x31c>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d019      	beq.n	8001df6 <HAL_GPIO_Init+0x21a>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4a4d      	ldr	r2, [pc, #308]	; (8001efc <HAL_GPIO_Init+0x320>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d013      	beq.n	8001df2 <HAL_GPIO_Init+0x216>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4a4c      	ldr	r2, [pc, #304]	; (8001f00 <HAL_GPIO_Init+0x324>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d00d      	beq.n	8001dee <HAL_GPIO_Init+0x212>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4a4b      	ldr	r2, [pc, #300]	; (8001f04 <HAL_GPIO_Init+0x328>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d007      	beq.n	8001dea <HAL_GPIO_Init+0x20e>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4a4a      	ldr	r2, [pc, #296]	; (8001f08 <HAL_GPIO_Init+0x32c>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d101      	bne.n	8001de6 <HAL_GPIO_Init+0x20a>
 8001de2:	2307      	movs	r3, #7
 8001de4:	e00e      	b.n	8001e04 <HAL_GPIO_Init+0x228>
 8001de6:	2308      	movs	r3, #8
 8001de8:	e00c      	b.n	8001e04 <HAL_GPIO_Init+0x228>
 8001dea:	2306      	movs	r3, #6
 8001dec:	e00a      	b.n	8001e04 <HAL_GPIO_Init+0x228>
 8001dee:	2305      	movs	r3, #5
 8001df0:	e008      	b.n	8001e04 <HAL_GPIO_Init+0x228>
 8001df2:	2304      	movs	r3, #4
 8001df4:	e006      	b.n	8001e04 <HAL_GPIO_Init+0x228>
 8001df6:	2303      	movs	r3, #3
 8001df8:	e004      	b.n	8001e04 <HAL_GPIO_Init+0x228>
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	e002      	b.n	8001e04 <HAL_GPIO_Init+0x228>
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e000      	b.n	8001e04 <HAL_GPIO_Init+0x228>
 8001e02:	2300      	movs	r3, #0
 8001e04:	69fa      	ldr	r2, [r7, #28]
 8001e06:	f002 0203 	and.w	r2, r2, #3
 8001e0a:	0092      	lsls	r2, r2, #2
 8001e0c:	4093      	lsls	r3, r2
 8001e0e:	69ba      	ldr	r2, [r7, #24]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e14:	4934      	ldr	r1, [pc, #208]	; (8001ee8 <HAL_GPIO_Init+0x30c>)
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	089b      	lsrs	r3, r3, #2
 8001e1a:	3302      	adds	r3, #2
 8001e1c:	69ba      	ldr	r2, [r7, #24]
 8001e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e22:	4b3a      	ldr	r3, [pc, #232]	; (8001f0c <HAL_GPIO_Init+0x330>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	43db      	mvns	r3, r3
 8001e2c:	69ba      	ldr	r2, [r7, #24]
 8001e2e:	4013      	ands	r3, r2
 8001e30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d003      	beq.n	8001e46 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e46:	4a31      	ldr	r2, [pc, #196]	; (8001f0c <HAL_GPIO_Init+0x330>)
 8001e48:	69bb      	ldr	r3, [r7, #24]
 8001e4a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001e4c:	4b2f      	ldr	r3, [pc, #188]	; (8001f0c <HAL_GPIO_Init+0x330>)
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	43db      	mvns	r3, r3
 8001e56:	69ba      	ldr	r2, [r7, #24]
 8001e58:	4013      	ands	r3, r2
 8001e5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d003      	beq.n	8001e70 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e70:	4a26      	ldr	r2, [pc, #152]	; (8001f0c <HAL_GPIO_Init+0x330>)
 8001e72:	69bb      	ldr	r3, [r7, #24]
 8001e74:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e76:	4b25      	ldr	r3, [pc, #148]	; (8001f0c <HAL_GPIO_Init+0x330>)
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	43db      	mvns	r3, r3
 8001e80:	69ba      	ldr	r2, [r7, #24]
 8001e82:	4013      	ands	r3, r2
 8001e84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d003      	beq.n	8001e9a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001e92:	69ba      	ldr	r2, [r7, #24]
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e9a:	4a1c      	ldr	r2, [pc, #112]	; (8001f0c <HAL_GPIO_Init+0x330>)
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ea0:	4b1a      	ldr	r3, [pc, #104]	; (8001f0c <HAL_GPIO_Init+0x330>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	69ba      	ldr	r2, [r7, #24]
 8001eac:	4013      	ands	r3, r2
 8001eae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001ebc:	69ba      	ldr	r2, [r7, #24]
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ec4:	4a11      	ldr	r2, [pc, #68]	; (8001f0c <HAL_GPIO_Init+0x330>)
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	3301      	adds	r3, #1
 8001ece:	61fb      	str	r3, [r7, #28]
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	2b0f      	cmp	r3, #15
 8001ed4:	f67f ae90 	bls.w	8001bf8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ed8:	bf00      	nop
 8001eda:	3724      	adds	r7, #36	; 0x24
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr
 8001ee4:	40023800 	.word	0x40023800
 8001ee8:	40013800 	.word	0x40013800
 8001eec:	40020000 	.word	0x40020000
 8001ef0:	40020400 	.word	0x40020400
 8001ef4:	40020800 	.word	0x40020800
 8001ef8:	40020c00 	.word	0x40020c00
 8001efc:	40021000 	.word	0x40021000
 8001f00:	40021400 	.word	0x40021400
 8001f04:	40021800 	.word	0x40021800
 8001f08:	40021c00 	.word	0x40021c00
 8001f0c:	40013c00 	.word	0x40013c00

08001f10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b085      	sub	sp, #20
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	460b      	mov	r3, r1
 8001f1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	691a      	ldr	r2, [r3, #16]
 8001f20:	887b      	ldrh	r3, [r7, #2]
 8001f22:	4013      	ands	r3, r2
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d002      	beq.n	8001f2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	73fb      	strb	r3, [r7, #15]
 8001f2c:	e001      	b.n	8001f32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3714      	adds	r7, #20
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	460b      	mov	r3, r1
 8001f4a:	807b      	strh	r3, [r7, #2]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f50:	787b      	ldrb	r3, [r7, #1]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d003      	beq.n	8001f5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f56:	887a      	ldrh	r2, [r7, #2]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f5c:	e003      	b.n	8001f66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f5e:	887b      	ldrh	r3, [r7, #2]
 8001f60:	041a      	lsls	r2, r3, #16
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	619a      	str	r2, [r3, #24]
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
	...

08001f74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001f7e:	4b08      	ldr	r3, [pc, #32]	; (8001fa0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f80:	695a      	ldr	r2, [r3, #20]
 8001f82:	88fb      	ldrh	r3, [r7, #6]
 8001f84:	4013      	ands	r3, r2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d006      	beq.n	8001f98 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001f8a:	4a05      	ldr	r2, [pc, #20]	; (8001fa0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f8c:	88fb      	ldrh	r3, [r7, #6]
 8001f8e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001f90:	88fb      	ldrh	r3, [r7, #6]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7fe fd84 	bl	8000aa0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001f98:	bf00      	nop
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	40013c00 	.word	0x40013c00

08001fa4 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001fa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fa6:	b08f      	sub	sp, #60	; 0x3c
 8001fa8:	af0a      	add	r7, sp, #40	; 0x28
 8001faa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d101      	bne.n	8001fb6 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e054      	b.n	8002060 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d106      	bne.n	8001fd6 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f007 f84b 	bl	800906c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2203      	movs	r2, #3
 8001fda:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d102      	bne.n	8001ff0 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f004 f989 	bl	800630c <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	603b      	str	r3, [r7, #0]
 8002000:	687e      	ldr	r6, [r7, #4]
 8002002:	466d      	mov	r5, sp
 8002004:	f106 0410 	add.w	r4, r6, #16
 8002008:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800200a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800200c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800200e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002010:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002014:	e885 0003 	stmia.w	r5, {r0, r1}
 8002018:	1d33      	adds	r3, r6, #4
 800201a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800201c:	6838      	ldr	r0, [r7, #0]
 800201e:	f004 f903 	bl	8006228 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2101      	movs	r1, #1
 8002028:	4618      	mov	r0, r3
 800202a:	f004 f980 	bl	800632e <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	603b      	str	r3, [r7, #0]
 8002034:	687e      	ldr	r6, [r7, #4]
 8002036:	466d      	mov	r5, sp
 8002038:	f106 0410 	add.w	r4, r6, #16
 800203c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800203e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002040:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002042:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002044:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002048:	e885 0003 	stmia.w	r5, {r0, r1}
 800204c:	1d33      	adds	r3, r6, #4
 800204e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002050:	6838      	ldr	r0, [r7, #0]
 8002052:	f004 fa93 	bl	800657c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2201      	movs	r2, #1
 800205a:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	3714      	adds	r7, #20
 8002064:	46bd      	mov	sp, r7
 8002066:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002068 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002068:	b590      	push	{r4, r7, lr}
 800206a:	b089      	sub	sp, #36	; 0x24
 800206c:	af04      	add	r7, sp, #16
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	4608      	mov	r0, r1
 8002072:	4611      	mov	r1, r2
 8002074:	461a      	mov	r2, r3
 8002076:	4603      	mov	r3, r0
 8002078:	70fb      	strb	r3, [r7, #3]
 800207a:	460b      	mov	r3, r1
 800207c:	70bb      	strb	r3, [r7, #2]
 800207e:	4613      	mov	r3, r2
 8002080:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002088:	2b01      	cmp	r3, #1
 800208a:	d101      	bne.n	8002090 <HAL_HCD_HC_Init+0x28>
 800208c:	2302      	movs	r3, #2
 800208e:	e07f      	b.n	8002190 <HAL_HCD_HC_Init+0x128>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2201      	movs	r2, #1
 8002094:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8002098:	78fa      	ldrb	r2, [r7, #3]
 800209a:	6879      	ldr	r1, [r7, #4]
 800209c:	4613      	mov	r3, r2
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	4413      	add	r3, r2
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	440b      	add	r3, r1
 80020a6:	333d      	adds	r3, #61	; 0x3d
 80020a8:	2200      	movs	r2, #0
 80020aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80020ac:	78fa      	ldrb	r2, [r7, #3]
 80020ae:	6879      	ldr	r1, [r7, #4]
 80020b0:	4613      	mov	r3, r2
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	4413      	add	r3, r2
 80020b6:	00db      	lsls	r3, r3, #3
 80020b8:	440b      	add	r3, r1
 80020ba:	3338      	adds	r3, #56	; 0x38
 80020bc:	787a      	ldrb	r2, [r7, #1]
 80020be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80020c0:	78fa      	ldrb	r2, [r7, #3]
 80020c2:	6879      	ldr	r1, [r7, #4]
 80020c4:	4613      	mov	r3, r2
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	4413      	add	r3, r2
 80020ca:	00db      	lsls	r3, r3, #3
 80020cc:	440b      	add	r3, r1
 80020ce:	3340      	adds	r3, #64	; 0x40
 80020d0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80020d2:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80020d4:	78fa      	ldrb	r2, [r7, #3]
 80020d6:	6879      	ldr	r1, [r7, #4]
 80020d8:	4613      	mov	r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	4413      	add	r3, r2
 80020de:	00db      	lsls	r3, r3, #3
 80020e0:	440b      	add	r3, r1
 80020e2:	3339      	adds	r3, #57	; 0x39
 80020e4:	78fa      	ldrb	r2, [r7, #3]
 80020e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80020e8:	78fa      	ldrb	r2, [r7, #3]
 80020ea:	6879      	ldr	r1, [r7, #4]
 80020ec:	4613      	mov	r3, r2
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	4413      	add	r3, r2
 80020f2:	00db      	lsls	r3, r3, #3
 80020f4:	440b      	add	r3, r1
 80020f6:	333f      	adds	r3, #63	; 0x3f
 80020f8:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80020fc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80020fe:	78fa      	ldrb	r2, [r7, #3]
 8002100:	78bb      	ldrb	r3, [r7, #2]
 8002102:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002106:	b2d8      	uxtb	r0, r3
 8002108:	6879      	ldr	r1, [r7, #4]
 800210a:	4613      	mov	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4413      	add	r3, r2
 8002110:	00db      	lsls	r3, r3, #3
 8002112:	440b      	add	r3, r1
 8002114:	333a      	adds	r3, #58	; 0x3a
 8002116:	4602      	mov	r2, r0
 8002118:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 800211a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800211e:	2b00      	cmp	r3, #0
 8002120:	da0a      	bge.n	8002138 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002122:	78fa      	ldrb	r2, [r7, #3]
 8002124:	6879      	ldr	r1, [r7, #4]
 8002126:	4613      	mov	r3, r2
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	4413      	add	r3, r2
 800212c:	00db      	lsls	r3, r3, #3
 800212e:	440b      	add	r3, r1
 8002130:	333b      	adds	r3, #59	; 0x3b
 8002132:	2201      	movs	r2, #1
 8002134:	701a      	strb	r2, [r3, #0]
 8002136:	e009      	b.n	800214c <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002138:	78fa      	ldrb	r2, [r7, #3]
 800213a:	6879      	ldr	r1, [r7, #4]
 800213c:	4613      	mov	r3, r2
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	4413      	add	r3, r2
 8002142:	00db      	lsls	r3, r3, #3
 8002144:	440b      	add	r3, r1
 8002146:	333b      	adds	r3, #59	; 0x3b
 8002148:	2200      	movs	r2, #0
 800214a:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800214c:	78fa      	ldrb	r2, [r7, #3]
 800214e:	6879      	ldr	r1, [r7, #4]
 8002150:	4613      	mov	r3, r2
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	4413      	add	r3, r2
 8002156:	00db      	lsls	r3, r3, #3
 8002158:	440b      	add	r3, r1
 800215a:	333c      	adds	r3, #60	; 0x3c
 800215c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002160:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6818      	ldr	r0, [r3, #0]
 8002166:	787c      	ldrb	r4, [r7, #1]
 8002168:	78ba      	ldrb	r2, [r7, #2]
 800216a:	78f9      	ldrb	r1, [r7, #3]
 800216c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800216e:	9302      	str	r3, [sp, #8]
 8002170:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002174:	9301      	str	r3, [sp, #4]
 8002176:	f897 3020 	ldrb.w	r3, [r7, #32]
 800217a:	9300      	str	r3, [sp, #0]
 800217c:	4623      	mov	r3, r4
 800217e:	f004 fb7f 	bl	8006880 <USB_HC_Init>
 8002182:	4603      	mov	r3, r0
 8002184:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 800218e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002190:	4618      	mov	r0, r3
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	bd90      	pop	{r4, r7, pc}

08002198 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	460b      	mov	r3, r1
 80021a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80021a4:	2300      	movs	r3, #0
 80021a6:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d101      	bne.n	80021b6 <HAL_HCD_HC_Halt+0x1e>
 80021b2:	2302      	movs	r3, #2
 80021b4:	e00f      	b.n	80021d6 <HAL_HCD_HC_Halt+0x3e>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2201      	movs	r2, #1
 80021ba:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	78fa      	ldrb	r2, [r7, #3]
 80021c4:	4611      	mov	r1, r2
 80021c6:	4618      	mov	r0, r3
 80021c8:	f004 fdbb 	bl	8006d42 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2200      	movs	r2, #0
 80021d0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 80021d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3710      	adds	r7, #16
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
	...

080021e0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	4608      	mov	r0, r1
 80021ea:	4611      	mov	r1, r2
 80021ec:	461a      	mov	r2, r3
 80021ee:	4603      	mov	r3, r0
 80021f0:	70fb      	strb	r3, [r7, #3]
 80021f2:	460b      	mov	r3, r1
 80021f4:	70bb      	strb	r3, [r7, #2]
 80021f6:	4613      	mov	r3, r2
 80021f8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80021fa:	78fa      	ldrb	r2, [r7, #3]
 80021fc:	6879      	ldr	r1, [r7, #4]
 80021fe:	4613      	mov	r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	4413      	add	r3, r2
 8002204:	00db      	lsls	r3, r3, #3
 8002206:	440b      	add	r3, r1
 8002208:	333b      	adds	r3, #59	; 0x3b
 800220a:	78ba      	ldrb	r2, [r7, #2]
 800220c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800220e:	78fa      	ldrb	r2, [r7, #3]
 8002210:	6879      	ldr	r1, [r7, #4]
 8002212:	4613      	mov	r3, r2
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	4413      	add	r3, r2
 8002218:	00db      	lsls	r3, r3, #3
 800221a:	440b      	add	r3, r1
 800221c:	333f      	adds	r3, #63	; 0x3f
 800221e:	787a      	ldrb	r2, [r7, #1]
 8002220:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002222:	7c3b      	ldrb	r3, [r7, #16]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d114      	bne.n	8002252 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002228:	78fa      	ldrb	r2, [r7, #3]
 800222a:	6879      	ldr	r1, [r7, #4]
 800222c:	4613      	mov	r3, r2
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	4413      	add	r3, r2
 8002232:	00db      	lsls	r3, r3, #3
 8002234:	440b      	add	r3, r1
 8002236:	3342      	adds	r3, #66	; 0x42
 8002238:	2203      	movs	r2, #3
 800223a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800223c:	78fa      	ldrb	r2, [r7, #3]
 800223e:	6879      	ldr	r1, [r7, #4]
 8002240:	4613      	mov	r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	4413      	add	r3, r2
 8002246:	00db      	lsls	r3, r3, #3
 8002248:	440b      	add	r3, r1
 800224a:	333d      	adds	r3, #61	; 0x3d
 800224c:	7f3a      	ldrb	r2, [r7, #28]
 800224e:	701a      	strb	r2, [r3, #0]
 8002250:	e009      	b.n	8002266 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002252:	78fa      	ldrb	r2, [r7, #3]
 8002254:	6879      	ldr	r1, [r7, #4]
 8002256:	4613      	mov	r3, r2
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	4413      	add	r3, r2
 800225c:	00db      	lsls	r3, r3, #3
 800225e:	440b      	add	r3, r1
 8002260:	3342      	adds	r3, #66	; 0x42
 8002262:	2202      	movs	r2, #2
 8002264:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002266:	787b      	ldrb	r3, [r7, #1]
 8002268:	2b03      	cmp	r3, #3
 800226a:	f200 80d6 	bhi.w	800241a <HAL_HCD_HC_SubmitRequest+0x23a>
 800226e:	a201      	add	r2, pc, #4	; (adr r2, 8002274 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002274:	08002285 	.word	0x08002285
 8002278:	08002405 	.word	0x08002405
 800227c:	080022f1 	.word	0x080022f1
 8002280:	0800237b 	.word	0x0800237b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002284:	7c3b      	ldrb	r3, [r7, #16]
 8002286:	2b01      	cmp	r3, #1
 8002288:	f040 80c9 	bne.w	800241e <HAL_HCD_HC_SubmitRequest+0x23e>
 800228c:	78bb      	ldrb	r3, [r7, #2]
 800228e:	2b00      	cmp	r3, #0
 8002290:	f040 80c5 	bne.w	800241e <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 8002294:	8b3b      	ldrh	r3, [r7, #24]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d109      	bne.n	80022ae <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800229a:	78fa      	ldrb	r2, [r7, #3]
 800229c:	6879      	ldr	r1, [r7, #4]
 800229e:	4613      	mov	r3, r2
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	4413      	add	r3, r2
 80022a4:	00db      	lsls	r3, r3, #3
 80022a6:	440b      	add	r3, r1
 80022a8:	3351      	adds	r3, #81	; 0x51
 80022aa:	2201      	movs	r2, #1
 80022ac:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80022ae:	78fa      	ldrb	r2, [r7, #3]
 80022b0:	6879      	ldr	r1, [r7, #4]
 80022b2:	4613      	mov	r3, r2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	4413      	add	r3, r2
 80022b8:	00db      	lsls	r3, r3, #3
 80022ba:	440b      	add	r3, r1
 80022bc:	3351      	adds	r3, #81	; 0x51
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d10a      	bne.n	80022da <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80022c4:	78fa      	ldrb	r2, [r7, #3]
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	4613      	mov	r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	4413      	add	r3, r2
 80022ce:	00db      	lsls	r3, r3, #3
 80022d0:	440b      	add	r3, r1
 80022d2:	3342      	adds	r3, #66	; 0x42
 80022d4:	2200      	movs	r2, #0
 80022d6:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80022d8:	e0a1      	b.n	800241e <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80022da:	78fa      	ldrb	r2, [r7, #3]
 80022dc:	6879      	ldr	r1, [r7, #4]
 80022de:	4613      	mov	r3, r2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	4413      	add	r3, r2
 80022e4:	00db      	lsls	r3, r3, #3
 80022e6:	440b      	add	r3, r1
 80022e8:	3342      	adds	r3, #66	; 0x42
 80022ea:	2202      	movs	r2, #2
 80022ec:	701a      	strb	r2, [r3, #0]
      break;
 80022ee:	e096      	b.n	800241e <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80022f0:	78bb      	ldrb	r3, [r7, #2]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d120      	bne.n	8002338 <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80022f6:	78fa      	ldrb	r2, [r7, #3]
 80022f8:	6879      	ldr	r1, [r7, #4]
 80022fa:	4613      	mov	r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	4413      	add	r3, r2
 8002300:	00db      	lsls	r3, r3, #3
 8002302:	440b      	add	r3, r1
 8002304:	3351      	adds	r3, #81	; 0x51
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d10a      	bne.n	8002322 <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800230c:	78fa      	ldrb	r2, [r7, #3]
 800230e:	6879      	ldr	r1, [r7, #4]
 8002310:	4613      	mov	r3, r2
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	4413      	add	r3, r2
 8002316:	00db      	lsls	r3, r3, #3
 8002318:	440b      	add	r3, r1
 800231a:	3342      	adds	r3, #66	; 0x42
 800231c:	2200      	movs	r2, #0
 800231e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002320:	e07e      	b.n	8002420 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002322:	78fa      	ldrb	r2, [r7, #3]
 8002324:	6879      	ldr	r1, [r7, #4]
 8002326:	4613      	mov	r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	4413      	add	r3, r2
 800232c:	00db      	lsls	r3, r3, #3
 800232e:	440b      	add	r3, r1
 8002330:	3342      	adds	r3, #66	; 0x42
 8002332:	2202      	movs	r2, #2
 8002334:	701a      	strb	r2, [r3, #0]
      break;
 8002336:	e073      	b.n	8002420 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002338:	78fa      	ldrb	r2, [r7, #3]
 800233a:	6879      	ldr	r1, [r7, #4]
 800233c:	4613      	mov	r3, r2
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	4413      	add	r3, r2
 8002342:	00db      	lsls	r3, r3, #3
 8002344:	440b      	add	r3, r1
 8002346:	3350      	adds	r3, #80	; 0x50
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d10a      	bne.n	8002364 <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800234e:	78fa      	ldrb	r2, [r7, #3]
 8002350:	6879      	ldr	r1, [r7, #4]
 8002352:	4613      	mov	r3, r2
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	4413      	add	r3, r2
 8002358:	00db      	lsls	r3, r3, #3
 800235a:	440b      	add	r3, r1
 800235c:	3342      	adds	r3, #66	; 0x42
 800235e:	2200      	movs	r2, #0
 8002360:	701a      	strb	r2, [r3, #0]
      break;
 8002362:	e05d      	b.n	8002420 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002364:	78fa      	ldrb	r2, [r7, #3]
 8002366:	6879      	ldr	r1, [r7, #4]
 8002368:	4613      	mov	r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	4413      	add	r3, r2
 800236e:	00db      	lsls	r3, r3, #3
 8002370:	440b      	add	r3, r1
 8002372:	3342      	adds	r3, #66	; 0x42
 8002374:	2202      	movs	r2, #2
 8002376:	701a      	strb	r2, [r3, #0]
      break;
 8002378:	e052      	b.n	8002420 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800237a:	78bb      	ldrb	r3, [r7, #2]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d120      	bne.n	80023c2 <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002380:	78fa      	ldrb	r2, [r7, #3]
 8002382:	6879      	ldr	r1, [r7, #4]
 8002384:	4613      	mov	r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	4413      	add	r3, r2
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	440b      	add	r3, r1
 800238e:	3351      	adds	r3, #81	; 0x51
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d10a      	bne.n	80023ac <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002396:	78fa      	ldrb	r2, [r7, #3]
 8002398:	6879      	ldr	r1, [r7, #4]
 800239a:	4613      	mov	r3, r2
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	4413      	add	r3, r2
 80023a0:	00db      	lsls	r3, r3, #3
 80023a2:	440b      	add	r3, r1
 80023a4:	3342      	adds	r3, #66	; 0x42
 80023a6:	2200      	movs	r2, #0
 80023a8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80023aa:	e039      	b.n	8002420 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80023ac:	78fa      	ldrb	r2, [r7, #3]
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	4613      	mov	r3, r2
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	4413      	add	r3, r2
 80023b6:	00db      	lsls	r3, r3, #3
 80023b8:	440b      	add	r3, r1
 80023ba:	3342      	adds	r3, #66	; 0x42
 80023bc:	2202      	movs	r2, #2
 80023be:	701a      	strb	r2, [r3, #0]
      break;
 80023c0:	e02e      	b.n	8002420 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80023c2:	78fa      	ldrb	r2, [r7, #3]
 80023c4:	6879      	ldr	r1, [r7, #4]
 80023c6:	4613      	mov	r3, r2
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	4413      	add	r3, r2
 80023cc:	00db      	lsls	r3, r3, #3
 80023ce:	440b      	add	r3, r1
 80023d0:	3350      	adds	r3, #80	; 0x50
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d10a      	bne.n	80023ee <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80023d8:	78fa      	ldrb	r2, [r7, #3]
 80023da:	6879      	ldr	r1, [r7, #4]
 80023dc:	4613      	mov	r3, r2
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	4413      	add	r3, r2
 80023e2:	00db      	lsls	r3, r3, #3
 80023e4:	440b      	add	r3, r1
 80023e6:	3342      	adds	r3, #66	; 0x42
 80023e8:	2200      	movs	r2, #0
 80023ea:	701a      	strb	r2, [r3, #0]
      break;
 80023ec:	e018      	b.n	8002420 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80023ee:	78fa      	ldrb	r2, [r7, #3]
 80023f0:	6879      	ldr	r1, [r7, #4]
 80023f2:	4613      	mov	r3, r2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	4413      	add	r3, r2
 80023f8:	00db      	lsls	r3, r3, #3
 80023fa:	440b      	add	r3, r1
 80023fc:	3342      	adds	r3, #66	; 0x42
 80023fe:	2202      	movs	r2, #2
 8002400:	701a      	strb	r2, [r3, #0]
      break;
 8002402:	e00d      	b.n	8002420 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002404:	78fa      	ldrb	r2, [r7, #3]
 8002406:	6879      	ldr	r1, [r7, #4]
 8002408:	4613      	mov	r3, r2
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	4413      	add	r3, r2
 800240e:	00db      	lsls	r3, r3, #3
 8002410:	440b      	add	r3, r1
 8002412:	3342      	adds	r3, #66	; 0x42
 8002414:	2200      	movs	r2, #0
 8002416:	701a      	strb	r2, [r3, #0]
      break;
 8002418:	e002      	b.n	8002420 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 800241a:	bf00      	nop
 800241c:	e000      	b.n	8002420 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 800241e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002420:	78fa      	ldrb	r2, [r7, #3]
 8002422:	6879      	ldr	r1, [r7, #4]
 8002424:	4613      	mov	r3, r2
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	4413      	add	r3, r2
 800242a:	00db      	lsls	r3, r3, #3
 800242c:	440b      	add	r3, r1
 800242e:	3344      	adds	r3, #68	; 0x44
 8002430:	697a      	ldr	r2, [r7, #20]
 8002432:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002434:	78fa      	ldrb	r2, [r7, #3]
 8002436:	8b39      	ldrh	r1, [r7, #24]
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	4613      	mov	r3, r2
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	4413      	add	r3, r2
 8002440:	00db      	lsls	r3, r3, #3
 8002442:	4403      	add	r3, r0
 8002444:	3348      	adds	r3, #72	; 0x48
 8002446:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002448:	78fa      	ldrb	r2, [r7, #3]
 800244a:	6879      	ldr	r1, [r7, #4]
 800244c:	4613      	mov	r3, r2
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	4413      	add	r3, r2
 8002452:	00db      	lsls	r3, r3, #3
 8002454:	440b      	add	r3, r1
 8002456:	335c      	adds	r3, #92	; 0x5c
 8002458:	2200      	movs	r2, #0
 800245a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800245c:	78fa      	ldrb	r2, [r7, #3]
 800245e:	6879      	ldr	r1, [r7, #4]
 8002460:	4613      	mov	r3, r2
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	4413      	add	r3, r2
 8002466:	00db      	lsls	r3, r3, #3
 8002468:	440b      	add	r3, r1
 800246a:	334c      	adds	r3, #76	; 0x4c
 800246c:	2200      	movs	r2, #0
 800246e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002470:	78fa      	ldrb	r2, [r7, #3]
 8002472:	6879      	ldr	r1, [r7, #4]
 8002474:	4613      	mov	r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	4413      	add	r3, r2
 800247a:	00db      	lsls	r3, r3, #3
 800247c:	440b      	add	r3, r1
 800247e:	3339      	adds	r3, #57	; 0x39
 8002480:	78fa      	ldrb	r2, [r7, #3]
 8002482:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002484:	78fa      	ldrb	r2, [r7, #3]
 8002486:	6879      	ldr	r1, [r7, #4]
 8002488:	4613      	mov	r3, r2
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	4413      	add	r3, r2
 800248e:	00db      	lsls	r3, r3, #3
 8002490:	440b      	add	r3, r1
 8002492:	335d      	adds	r3, #93	; 0x5d
 8002494:	2200      	movs	r2, #0
 8002496:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6818      	ldr	r0, [r3, #0]
 800249c:	78fa      	ldrb	r2, [r7, #3]
 800249e:	4613      	mov	r3, r2
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	4413      	add	r3, r2
 80024a4:	00db      	lsls	r3, r3, #3
 80024a6:	3338      	adds	r3, #56	; 0x38
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	18d1      	adds	r1, r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	691b      	ldr	r3, [r3, #16]
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	461a      	mov	r2, r3
 80024b4:	f004 faee 	bl	8006a94 <USB_HC_StartXfer>
 80024b8:	4603      	mov	r3, r0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop

080024c4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4618      	mov	r0, r3
 80024dc:	f004 f80b 	bl	80064f6 <USB_GetMode>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	f040 80ef 	bne.w	80026c6 <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f003 ffef 	bl	80064d0 <USB_ReadInterrupts>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	f000 80e5 	beq.w	80026c4 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4618      	mov	r0, r3
 8002500:	f003 ffe6 	bl	80064d0 <USB_ReadInterrupts>
 8002504:	4603      	mov	r3, r0
 8002506:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800250a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800250e:	d104      	bne.n	800251a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002518:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4618      	mov	r0, r3
 8002520:	f003 ffd6 	bl	80064d0 <USB_ReadInterrupts>
 8002524:	4603      	mov	r3, r0
 8002526:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800252a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800252e:	d104      	bne.n	800253a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002538:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4618      	mov	r0, r3
 8002540:	f003 ffc6 	bl	80064d0 <USB_ReadInterrupts>
 8002544:	4603      	mov	r3, r0
 8002546:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800254a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800254e:	d104      	bne.n	800255a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002558:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4618      	mov	r0, r3
 8002560:	f003 ffb6 	bl	80064d0 <USB_ReadInterrupts>
 8002564:	4603      	mov	r3, r0
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	2b02      	cmp	r3, #2
 800256c:	d103      	bne.n	8002576 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	2202      	movs	r2, #2
 8002574:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4618      	mov	r0, r3
 800257c:	f003 ffa8 	bl	80064d0 <USB_ReadInterrupts>
 8002580:	4603      	mov	r3, r0
 8002582:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002586:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800258a:	d115      	bne.n	80025b8 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002594:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d108      	bne.n	80025b8 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f006 fdde 	bl	8009168 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2101      	movs	r1, #1
 80025b2:	4618      	mov	r0, r3
 80025b4:	f004 f89e 	bl	80066f4 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4618      	mov	r0, r3
 80025be:	f003 ff87 	bl	80064d0 <USB_ReadInterrupts>
 80025c2:	4603      	mov	r3, r0
 80025c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025cc:	d102      	bne.n	80025d4 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f001 f966 	bl	80038a0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4618      	mov	r0, r3
 80025da:	f003 ff79 	bl	80064d0 <USB_ReadInterrupts>
 80025de:	4603      	mov	r3, r0
 80025e0:	f003 0308 	and.w	r3, r3, #8
 80025e4:	2b08      	cmp	r3, #8
 80025e6:	d106      	bne.n	80025f6 <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f006 fda1 	bl	8009130 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2208      	movs	r2, #8
 80025f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f003 ff68 	bl	80064d0 <USB_ReadInterrupts>
 8002600:	4603      	mov	r3, r0
 8002602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002606:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800260a:	d138      	bne.n	800267e <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4618      	mov	r0, r3
 8002612:	f004 fb85 	bl	8006d20 <USB_HC_ReadInterrupt>
 8002616:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002618:	2300      	movs	r3, #0
 800261a:	617b      	str	r3, [r7, #20]
 800261c:	e025      	b.n	800266a <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	f003 030f 	and.w	r3, r3, #15
 8002624:	68ba      	ldr	r2, [r7, #8]
 8002626:	fa22 f303 	lsr.w	r3, r2, r3
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	2b00      	cmp	r3, #0
 8002630:	d018      	beq.n	8002664 <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	015a      	lsls	r2, r3, #5
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	4413      	add	r3, r2
 800263a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002644:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002648:	d106      	bne.n	8002658 <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	b2db      	uxtb	r3, r3
 800264e:	4619      	mov	r1, r3
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f000 f8cf 	bl	80027f4 <HCD_HC_IN_IRQHandler>
 8002656:	e005      	b.n	8002664 <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	b2db      	uxtb	r3, r3
 800265c:	4619      	mov	r1, r3
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f000 fcfd 	bl	800305e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	3301      	adds	r3, #1
 8002668:	617b      	str	r3, [r7, #20]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	697a      	ldr	r2, [r7, #20]
 8002670:	429a      	cmp	r2, r3
 8002672:	d3d4      	bcc.n	800261e <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800267c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4618      	mov	r0, r3
 8002684:	f003 ff24 	bl	80064d0 <USB_ReadInterrupts>
 8002688:	4603      	mov	r3, r0
 800268a:	f003 0310 	and.w	r3, r3, #16
 800268e:	2b10      	cmp	r3, #16
 8002690:	d101      	bne.n	8002696 <HAL_HCD_IRQHandler+0x1d2>
 8002692:	2301      	movs	r3, #1
 8002694:	e000      	b.n	8002698 <HAL_HCD_IRQHandler+0x1d4>
 8002696:	2300      	movs	r3, #0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d014      	beq.n	80026c6 <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	699a      	ldr	r2, [r3, #24]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f022 0210 	bic.w	r2, r2, #16
 80026aa:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f001 f84b 	bl	8003748 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	699a      	ldr	r2, [r3, #24]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f042 0210 	orr.w	r2, r2, #16
 80026c0:	619a      	str	r2, [r3, #24]
 80026c2:	e000      	b.n	80026c6 <HAL_HCD_IRQHandler+0x202>
      return;
 80026c4:	bf00      	nop
    }
  }
}
 80026c6:	3718      	adds	r7, #24
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d101      	bne.n	80026e2 <HAL_HCD_Start+0x16>
 80026de:	2302      	movs	r3, #2
 80026e0:	e013      	b.n	800270a <HAL_HCD_Start+0x3e>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2201      	movs	r2, #1
 80026e6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f003 fdfb 	bl	80062ea <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2101      	movs	r1, #1
 80026fa:	4618      	mov	r0, r3
 80026fc:	f004 f85e 	bl	80067bc <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	b082      	sub	sp, #8
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002720:	2b01      	cmp	r3, #1
 8002722:	d101      	bne.n	8002728 <HAL_HCD_Stop+0x16>
 8002724:	2302      	movs	r3, #2
 8002726:	e00d      	b.n	8002744 <HAL_HCD_Stop+0x32>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4618      	mov	r0, r3
 8002736:	f004 fc3f 	bl	8006fb8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3708      	adds	r7, #8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4618      	mov	r0, r3
 800275a:	f004 f805 	bl	8006768 <USB_ResetPort>
 800275e:	4603      	mov	r3, r0
}
 8002760:	4618      	mov	r0, r3
 8002762:	3708      	adds	r7, #8
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	460b      	mov	r3, r1
 8002772:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002774:	78fa      	ldrb	r2, [r7, #3]
 8002776:	6879      	ldr	r1, [r7, #4]
 8002778:	4613      	mov	r3, r2
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	4413      	add	r3, r2
 800277e:	00db      	lsls	r3, r3, #3
 8002780:	440b      	add	r3, r1
 8002782:	335c      	adds	r3, #92	; 0x5c
 8002784:	781b      	ldrb	r3, [r3, #0]
}
 8002786:	4618      	mov	r0, r3
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr

08002792 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002792:	b480      	push	{r7}
 8002794:	b083      	sub	sp, #12
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
 800279a:	460b      	mov	r3, r1
 800279c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800279e:	78fa      	ldrb	r2, [r7, #3]
 80027a0:	6879      	ldr	r1, [r7, #4]
 80027a2:	4613      	mov	r3, r2
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	4413      	add	r3, r2
 80027a8:	00db      	lsls	r3, r3, #3
 80027aa:	440b      	add	r3, r1
 80027ac:	334c      	adds	r3, #76	; 0x4c
 80027ae:	681b      	ldr	r3, [r3, #0]
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f004 f847 	bl	800685c <USB_GetCurrentFrame>
 80027ce:	4603      	mov	r3, r0
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f004 f822 	bl	800682e <USB_GetHostSpeed>
 80027ea:	4603      	mov	r3, r0
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3708      	adds	r7, #8
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b086      	sub	sp, #24
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	460b      	mov	r3, r1
 80027fe:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800280a:	78fb      	ldrb	r3, [r7, #3]
 800280c:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	015a      	lsls	r2, r3, #5
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	4413      	add	r3, r2
 8002816:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	2b04      	cmp	r3, #4
 8002822:	d119      	bne.n	8002858 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	015a      	lsls	r2, r3, #5
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	4413      	add	r3, r2
 800282c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002830:	461a      	mov	r2, r3
 8002832:	2304      	movs	r3, #4
 8002834:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	015a      	lsls	r2, r3, #5
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	4413      	add	r3, r2
 800283e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	68fa      	ldr	r2, [r7, #12]
 8002846:	0151      	lsls	r1, r2, #5
 8002848:	693a      	ldr	r2, [r7, #16]
 800284a:	440a      	add	r2, r1
 800284c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002850:	f043 0302 	orr.w	r3, r3, #2
 8002854:	60d3      	str	r3, [r2, #12]
 8002856:	e0ce      	b.n	80029f6 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	015a      	lsls	r2, r3, #5
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	4413      	add	r3, r2
 8002860:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800286a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800286e:	d12c      	bne.n	80028ca <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	015a      	lsls	r2, r3, #5
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	4413      	add	r3, r2
 8002878:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800287c:	461a      	mov	r2, r3
 800287e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002882:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002884:	6879      	ldr	r1, [r7, #4]
 8002886:	68fa      	ldr	r2, [r7, #12]
 8002888:	4613      	mov	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	4413      	add	r3, r2
 800288e:	00db      	lsls	r3, r3, #3
 8002890:	440b      	add	r3, r1
 8002892:	335d      	adds	r3, #93	; 0x5d
 8002894:	2207      	movs	r2, #7
 8002896:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	015a      	lsls	r2, r3, #5
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	4413      	add	r3, r2
 80028a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	0151      	lsls	r1, r2, #5
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	440a      	add	r2, r1
 80028ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80028b2:	f043 0302 	orr.w	r3, r3, #2
 80028b6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	68fa      	ldr	r2, [r7, #12]
 80028be:	b2d2      	uxtb	r2, r2
 80028c0:	4611      	mov	r1, r2
 80028c2:	4618      	mov	r0, r3
 80028c4:	f004 fa3d 	bl	8006d42 <USB_HC_Halt>
 80028c8:	e095      	b.n	80029f6 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	015a      	lsls	r2, r3, #5
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	4413      	add	r3, r2
 80028d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f003 0320 	and.w	r3, r3, #32
 80028dc:	2b20      	cmp	r3, #32
 80028de:	d109      	bne.n	80028f4 <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	015a      	lsls	r2, r3, #5
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	4413      	add	r3, r2
 80028e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028ec:	461a      	mov	r2, r3
 80028ee:	2320      	movs	r3, #32
 80028f0:	6093      	str	r3, [r2, #8]
 80028f2:	e080      	b.n	80029f6 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	015a      	lsls	r2, r3, #5
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	4413      	add	r3, r2
 80028fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	f003 0308 	and.w	r3, r3, #8
 8002906:	2b08      	cmp	r3, #8
 8002908:	d134      	bne.n	8002974 <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	015a      	lsls	r2, r3, #5
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	4413      	add	r3, r2
 8002912:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	68fa      	ldr	r2, [r7, #12]
 800291a:	0151      	lsls	r1, r2, #5
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	440a      	add	r2, r1
 8002920:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002924:	f043 0302 	orr.w	r3, r3, #2
 8002928:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800292a:	6879      	ldr	r1, [r7, #4]
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	4613      	mov	r3, r2
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	4413      	add	r3, r2
 8002934:	00db      	lsls	r3, r3, #3
 8002936:	440b      	add	r3, r1
 8002938:	335d      	adds	r3, #93	; 0x5d
 800293a:	2205      	movs	r2, #5
 800293c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	015a      	lsls	r2, r3, #5
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	4413      	add	r3, r2
 8002946:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800294a:	461a      	mov	r2, r3
 800294c:	2310      	movs	r3, #16
 800294e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	015a      	lsls	r2, r3, #5
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	4413      	add	r3, r2
 8002958:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800295c:	461a      	mov	r2, r3
 800295e:	2308      	movs	r3, #8
 8002960:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68fa      	ldr	r2, [r7, #12]
 8002968:	b2d2      	uxtb	r2, r2
 800296a:	4611      	mov	r1, r2
 800296c:	4618      	mov	r0, r3
 800296e:	f004 f9e8 	bl	8006d42 <USB_HC_Halt>
 8002972:	e040      	b.n	80029f6 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	015a      	lsls	r2, r3, #5
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	4413      	add	r3, r2
 800297c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002986:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800298a:	d134      	bne.n	80029f6 <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	015a      	lsls	r2, r3, #5
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	4413      	add	r3, r2
 8002994:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	68fa      	ldr	r2, [r7, #12]
 800299c:	0151      	lsls	r1, r2, #5
 800299e:	693a      	ldr	r2, [r7, #16]
 80029a0:	440a      	add	r2, r1
 80029a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80029a6:	f043 0302 	orr.w	r3, r3, #2
 80029aa:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68fa      	ldr	r2, [r7, #12]
 80029b2:	b2d2      	uxtb	r2, r2
 80029b4:	4611      	mov	r1, r2
 80029b6:	4618      	mov	r0, r3
 80029b8:	f004 f9c3 	bl	8006d42 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	015a      	lsls	r2, r3, #5
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	4413      	add	r3, r2
 80029c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029c8:	461a      	mov	r2, r3
 80029ca:	2310      	movs	r3, #16
 80029cc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	68fa      	ldr	r2, [r7, #12]
 80029d2:	4613      	mov	r3, r2
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	4413      	add	r3, r2
 80029d8:	00db      	lsls	r3, r3, #3
 80029da:	440b      	add	r3, r1
 80029dc:	335d      	adds	r3, #93	; 0x5d
 80029de:	2208      	movs	r2, #8
 80029e0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	015a      	lsls	r2, r3, #5
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	4413      	add	r3, r2
 80029ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029ee:	461a      	mov	r2, r3
 80029f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029f4:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	015a      	lsls	r2, r3, #5
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	4413      	add	r3, r2
 80029fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a0c:	d122      	bne.n	8002a54 <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	015a      	lsls	r2, r3, #5
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	4413      	add	r3, r2
 8002a16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	0151      	lsls	r1, r2, #5
 8002a20:	693a      	ldr	r2, [r7, #16]
 8002a22:	440a      	add	r2, r1
 8002a24:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002a28:	f043 0302 	orr.w	r3, r3, #2
 8002a2c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68fa      	ldr	r2, [r7, #12]
 8002a34:	b2d2      	uxtb	r2, r2
 8002a36:	4611      	mov	r1, r2
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f004 f982 	bl	8006d42 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	015a      	lsls	r2, r3, #5
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	4413      	add	r3, r2
 8002a46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a50:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8002a52:	e300      	b.n	8003056 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	015a      	lsls	r2, r3, #5
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	f040 80fd 	bne.w	8002c66 <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d01b      	beq.n	8002aac <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8002a74:	6879      	ldr	r1, [r7, #4]
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	4413      	add	r3, r2
 8002a7e:	00db      	lsls	r3, r3, #3
 8002a80:	440b      	add	r3, r1
 8002a82:	3348      	adds	r3, #72	; 0x48
 8002a84:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	0159      	lsls	r1, r3, #5
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	440b      	add	r3, r1
 8002a8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a92:	691b      	ldr	r3, [r3, #16]
 8002a94:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8002a98:	1ad1      	subs	r1, r2, r3
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	68fa      	ldr	r2, [r7, #12]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	4413      	add	r3, r2
 8002aa4:	00db      	lsls	r3, r3, #3
 8002aa6:	4403      	add	r3, r0
 8002aa8:	334c      	adds	r3, #76	; 0x4c
 8002aaa:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002aac:	6879      	ldr	r1, [r7, #4]
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	4413      	add	r3, r2
 8002ab6:	00db      	lsls	r3, r3, #3
 8002ab8:	440b      	add	r3, r1
 8002aba:	335d      	adds	r3, #93	; 0x5d
 8002abc:	2201      	movs	r2, #1
 8002abe:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002ac0:	6879      	ldr	r1, [r7, #4]
 8002ac2:	68fa      	ldr	r2, [r7, #12]
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	4413      	add	r3, r2
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	440b      	add	r3, r1
 8002ace:	3358      	adds	r3, #88	; 0x58
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	015a      	lsls	r2, r3, #5
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	4413      	add	r3, r2
 8002adc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002ae6:	6879      	ldr	r1, [r7, #4]
 8002ae8:	68fa      	ldr	r2, [r7, #12]
 8002aea:	4613      	mov	r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4413      	add	r3, r2
 8002af0:	00db      	lsls	r3, r3, #3
 8002af2:	440b      	add	r3, r1
 8002af4:	333f      	adds	r3, #63	; 0x3f
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d00a      	beq.n	8002b12 <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002afc:	6879      	ldr	r1, [r7, #4]
 8002afe:	68fa      	ldr	r2, [r7, #12]
 8002b00:	4613      	mov	r3, r2
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	4413      	add	r3, r2
 8002b06:	00db      	lsls	r3, r3, #3
 8002b08:	440b      	add	r3, r1
 8002b0a:	333f      	adds	r3, #63	; 0x3f
 8002b0c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002b0e:	2b02      	cmp	r3, #2
 8002b10:	d121      	bne.n	8002b56 <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	015a      	lsls	r2, r3, #5
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	4413      	add	r3, r2
 8002b1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	68fa      	ldr	r2, [r7, #12]
 8002b22:	0151      	lsls	r1, r2, #5
 8002b24:	693a      	ldr	r2, [r7, #16]
 8002b26:	440a      	add	r2, r1
 8002b28:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002b2c:	f043 0302 	orr.w	r3, r3, #2
 8002b30:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	b2d2      	uxtb	r2, r2
 8002b3a:	4611      	mov	r1, r2
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f004 f900 	bl	8006d42 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	015a      	lsls	r2, r3, #5
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	4413      	add	r3, r2
 8002b4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b4e:	461a      	mov	r2, r3
 8002b50:	2310      	movs	r3, #16
 8002b52:	6093      	str	r3, [r2, #8]
 8002b54:	e070      	b.n	8002c38 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002b56:	6879      	ldr	r1, [r7, #4]
 8002b58:	68fa      	ldr	r2, [r7, #12]
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	4413      	add	r3, r2
 8002b60:	00db      	lsls	r3, r3, #3
 8002b62:	440b      	add	r3, r1
 8002b64:	333f      	adds	r3, #63	; 0x3f
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	2b03      	cmp	r3, #3
 8002b6a:	d12a      	bne.n	8002bc2 <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	015a      	lsls	r2, r3, #5
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	4413      	add	r3, r2
 8002b74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	68fa      	ldr	r2, [r7, #12]
 8002b7c:	0151      	lsls	r1, r2, #5
 8002b7e:	693a      	ldr	r2, [r7, #16]
 8002b80:	440a      	add	r2, r1
 8002b82:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002b86:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002b8a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002b8c:	6879      	ldr	r1, [r7, #4]
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	4613      	mov	r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	4413      	add	r3, r2
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	440b      	add	r3, r1
 8002b9a:	335c      	adds	r3, #92	; 0x5c
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	b2d8      	uxtb	r0, r3
 8002ba4:	6879      	ldr	r1, [r7, #4]
 8002ba6:	68fa      	ldr	r2, [r7, #12]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	4413      	add	r3, r2
 8002bae:	00db      	lsls	r3, r3, #3
 8002bb0:	440b      	add	r3, r1
 8002bb2:	335c      	adds	r3, #92	; 0x5c
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	4601      	mov	r1, r0
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f006 fae2 	bl	8009184 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002bc0:	e03a      	b.n	8002c38 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8002bc2:	6879      	ldr	r1, [r7, #4]
 8002bc4:	68fa      	ldr	r2, [r7, #12]
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	4413      	add	r3, r2
 8002bcc:	00db      	lsls	r3, r3, #3
 8002bce:	440b      	add	r3, r1
 8002bd0:	333f      	adds	r3, #63	; 0x3f
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d12f      	bne.n	8002c38 <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002bd8:	6879      	ldr	r1, [r7, #4]
 8002bda:	68fa      	ldr	r2, [r7, #12]
 8002bdc:	4613      	mov	r3, r2
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	4413      	add	r3, r2
 8002be2:	00db      	lsls	r3, r3, #3
 8002be4:	440b      	add	r3, r1
 8002be6:	335c      	adds	r3, #92	; 0x5c
 8002be8:	2201      	movs	r2, #1
 8002bea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002bec:	6879      	ldr	r1, [r7, #4]
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	4413      	add	r3, r2
 8002bf6:	00db      	lsls	r3, r3, #3
 8002bf8:	440b      	add	r3, r1
 8002bfa:	3350      	adds	r3, #80	; 0x50
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	f083 0301 	eor.w	r3, r3, #1
 8002c02:	b2d8      	uxtb	r0, r3
 8002c04:	6879      	ldr	r1, [r7, #4]
 8002c06:	68fa      	ldr	r2, [r7, #12]
 8002c08:	4613      	mov	r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	4413      	add	r3, r2
 8002c0e:	00db      	lsls	r3, r3, #3
 8002c10:	440b      	add	r3, r1
 8002c12:	3350      	adds	r3, #80	; 0x50
 8002c14:	4602      	mov	r2, r0
 8002c16:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	b2d8      	uxtb	r0, r3
 8002c1c:	6879      	ldr	r1, [r7, #4]
 8002c1e:	68fa      	ldr	r2, [r7, #12]
 8002c20:	4613      	mov	r3, r2
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	4413      	add	r3, r2
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	440b      	add	r3, r1
 8002c2a:	335c      	adds	r3, #92	; 0x5c
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	461a      	mov	r2, r3
 8002c30:	4601      	mov	r1, r0
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f006 faa6 	bl	8009184 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8002c38:	6879      	ldr	r1, [r7, #4]
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	4413      	add	r3, r2
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	440b      	add	r3, r1
 8002c46:	3350      	adds	r3, #80	; 0x50
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	f083 0301 	eor.w	r3, r3, #1
 8002c4e:	b2d8      	uxtb	r0, r3
 8002c50:	6879      	ldr	r1, [r7, #4]
 8002c52:	68fa      	ldr	r2, [r7, #12]
 8002c54:	4613      	mov	r3, r2
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	4413      	add	r3, r2
 8002c5a:	00db      	lsls	r3, r3, #3
 8002c5c:	440b      	add	r3, r1
 8002c5e:	3350      	adds	r3, #80	; 0x50
 8002c60:	4602      	mov	r2, r0
 8002c62:	701a      	strb	r2, [r3, #0]
}
 8002c64:	e1f7      	b.n	8003056 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	015a      	lsls	r2, r3, #5
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	f040 811a 	bne.w	8002eb2 <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	015a      	lsls	r2, r3, #5
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	4413      	add	r3, r2
 8002c86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	68fa      	ldr	r2, [r7, #12]
 8002c8e:	0151      	lsls	r1, r2, #5
 8002c90:	693a      	ldr	r2, [r7, #16]
 8002c92:	440a      	add	r2, r1
 8002c94:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002c98:	f023 0302 	bic.w	r3, r3, #2
 8002c9c:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002c9e:	6879      	ldr	r1, [r7, #4]
 8002ca0:	68fa      	ldr	r2, [r7, #12]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	4413      	add	r3, r2
 8002ca8:	00db      	lsls	r3, r3, #3
 8002caa:	440b      	add	r3, r1
 8002cac:	335d      	adds	r3, #93	; 0x5d
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d10a      	bne.n	8002cca <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002cb4:	6879      	ldr	r1, [r7, #4]
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	4613      	mov	r3, r2
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	4413      	add	r3, r2
 8002cbe:	00db      	lsls	r3, r3, #3
 8002cc0:	440b      	add	r3, r1
 8002cc2:	335c      	adds	r3, #92	; 0x5c
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	701a      	strb	r2, [r3, #0]
 8002cc8:	e0d9      	b.n	8002e7e <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002cca:	6879      	ldr	r1, [r7, #4]
 8002ccc:	68fa      	ldr	r2, [r7, #12]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	4413      	add	r3, r2
 8002cd4:	00db      	lsls	r3, r3, #3
 8002cd6:	440b      	add	r3, r1
 8002cd8:	335d      	adds	r3, #93	; 0x5d
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	2b05      	cmp	r3, #5
 8002cde:	d10a      	bne.n	8002cf6 <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002ce0:	6879      	ldr	r1, [r7, #4]
 8002ce2:	68fa      	ldr	r2, [r7, #12]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	4413      	add	r3, r2
 8002cea:	00db      	lsls	r3, r3, #3
 8002cec:	440b      	add	r3, r1
 8002cee:	335c      	adds	r3, #92	; 0x5c
 8002cf0:	2205      	movs	r2, #5
 8002cf2:	701a      	strb	r2, [r3, #0]
 8002cf4:	e0c3      	b.n	8002e7e <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002cf6:	6879      	ldr	r1, [r7, #4]
 8002cf8:	68fa      	ldr	r2, [r7, #12]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	4413      	add	r3, r2
 8002d00:	00db      	lsls	r3, r3, #3
 8002d02:	440b      	add	r3, r1
 8002d04:	335d      	adds	r3, #93	; 0x5d
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	2b06      	cmp	r3, #6
 8002d0a:	d00a      	beq.n	8002d22 <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002d0c:	6879      	ldr	r1, [r7, #4]
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	4613      	mov	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	4413      	add	r3, r2
 8002d16:	00db      	lsls	r3, r3, #3
 8002d18:	440b      	add	r3, r1
 8002d1a:	335d      	adds	r3, #93	; 0x5d
 8002d1c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002d1e:	2b08      	cmp	r3, #8
 8002d20:	d156      	bne.n	8002dd0 <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 8002d22:	6879      	ldr	r1, [r7, #4]
 8002d24:	68fa      	ldr	r2, [r7, #12]
 8002d26:	4613      	mov	r3, r2
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	4413      	add	r3, r2
 8002d2c:	00db      	lsls	r3, r3, #3
 8002d2e:	440b      	add	r3, r1
 8002d30:	3358      	adds	r3, #88	; 0x58
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	1c59      	adds	r1, r3, #1
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	68fa      	ldr	r2, [r7, #12]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	4413      	add	r3, r2
 8002d40:	00db      	lsls	r3, r3, #3
 8002d42:	4403      	add	r3, r0
 8002d44:	3358      	adds	r3, #88	; 0x58
 8002d46:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8002d48:	6879      	ldr	r1, [r7, #4]
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	4413      	add	r3, r2
 8002d52:	00db      	lsls	r3, r3, #3
 8002d54:	440b      	add	r3, r1
 8002d56:	3358      	adds	r3, #88	; 0x58
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2b03      	cmp	r3, #3
 8002d5c:	d914      	bls.n	8002d88 <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002d5e:	6879      	ldr	r1, [r7, #4]
 8002d60:	68fa      	ldr	r2, [r7, #12]
 8002d62:	4613      	mov	r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	4413      	add	r3, r2
 8002d68:	00db      	lsls	r3, r3, #3
 8002d6a:	440b      	add	r3, r1
 8002d6c:	3358      	adds	r3, #88	; 0x58
 8002d6e:	2200      	movs	r2, #0
 8002d70:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002d72:	6879      	ldr	r1, [r7, #4]
 8002d74:	68fa      	ldr	r2, [r7, #12]
 8002d76:	4613      	mov	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	4413      	add	r3, r2
 8002d7c:	00db      	lsls	r3, r3, #3
 8002d7e:	440b      	add	r3, r1
 8002d80:	335c      	adds	r3, #92	; 0x5c
 8002d82:	2204      	movs	r2, #4
 8002d84:	701a      	strb	r2, [r3, #0]
 8002d86:	e009      	b.n	8002d9c <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002d88:	6879      	ldr	r1, [r7, #4]
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	4413      	add	r3, r2
 8002d92:	00db      	lsls	r3, r3, #3
 8002d94:	440b      	add	r3, r1
 8002d96:	335c      	adds	r3, #92	; 0x5c
 8002d98:	2202      	movs	r2, #2
 8002d9a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	015a      	lsls	r2, r3, #5
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	4413      	add	r3, r2
 8002da4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002db2:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002dba:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	015a      	lsls	r2, r3, #5
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dc8:	461a      	mov	r2, r3
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	6013      	str	r3, [r2, #0]
 8002dce:	e056      	b.n	8002e7e <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002dd0:	6879      	ldr	r1, [r7, #4]
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	4413      	add	r3, r2
 8002dda:	00db      	lsls	r3, r3, #3
 8002ddc:	440b      	add	r3, r1
 8002dde:	335d      	adds	r3, #93	; 0x5d
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	2b03      	cmp	r3, #3
 8002de4:	d123      	bne.n	8002e2e <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002de6:	6879      	ldr	r1, [r7, #4]
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	4613      	mov	r3, r2
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	4413      	add	r3, r2
 8002df0:	00db      	lsls	r3, r3, #3
 8002df2:	440b      	add	r3, r1
 8002df4:	335c      	adds	r3, #92	; 0x5c
 8002df6:	2202      	movs	r2, #2
 8002df8:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	015a      	lsls	r2, r3, #5
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	4413      	add	r3, r2
 8002e02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002e10:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002e18:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	015a      	lsls	r2, r3, #5
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	4413      	add	r3, r2
 8002e22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e26:	461a      	mov	r2, r3
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	6013      	str	r3, [r2, #0]
 8002e2c:	e027      	b.n	8002e7e <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002e2e:	6879      	ldr	r1, [r7, #4]
 8002e30:	68fa      	ldr	r2, [r7, #12]
 8002e32:	4613      	mov	r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	4413      	add	r3, r2
 8002e38:	00db      	lsls	r3, r3, #3
 8002e3a:	440b      	add	r3, r1
 8002e3c:	335d      	adds	r3, #93	; 0x5d
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	2b07      	cmp	r3, #7
 8002e42:	d11c      	bne.n	8002e7e <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 8002e44:	6879      	ldr	r1, [r7, #4]
 8002e46:	68fa      	ldr	r2, [r7, #12]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	4413      	add	r3, r2
 8002e4e:	00db      	lsls	r3, r3, #3
 8002e50:	440b      	add	r3, r1
 8002e52:	3358      	adds	r3, #88	; 0x58
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	1c59      	adds	r1, r3, #1
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	4413      	add	r3, r2
 8002e62:	00db      	lsls	r3, r3, #3
 8002e64:	4403      	add	r3, r0
 8002e66:	3358      	adds	r3, #88	; 0x58
 8002e68:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002e6a:	6879      	ldr	r1, [r7, #4]
 8002e6c:	68fa      	ldr	r2, [r7, #12]
 8002e6e:	4613      	mov	r3, r2
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	4413      	add	r3, r2
 8002e74:	00db      	lsls	r3, r3, #3
 8002e76:	440b      	add	r3, r1
 8002e78:	335c      	adds	r3, #92	; 0x5c
 8002e7a:	2204      	movs	r2, #4
 8002e7c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	015a      	lsls	r2, r3, #5
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	4413      	add	r3, r2
 8002e86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	2302      	movs	r3, #2
 8002e8e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	b2d8      	uxtb	r0, r3
 8002e94:	6879      	ldr	r1, [r7, #4]
 8002e96:	68fa      	ldr	r2, [r7, #12]
 8002e98:	4613      	mov	r3, r2
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	4413      	add	r3, r2
 8002e9e:	00db      	lsls	r3, r3, #3
 8002ea0:	440b      	add	r3, r1
 8002ea2:	335c      	adds	r3, #92	; 0x5c
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	4601      	mov	r1, r0
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f006 f96a 	bl	8009184 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002eb0:	e0d1      	b.n	8003056 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	015a      	lsls	r2, r3, #5
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	4413      	add	r3, r2
 8002eba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ec4:	2b80      	cmp	r3, #128	; 0x80
 8002ec6:	d13e      	bne.n	8002f46 <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	015a      	lsls	r2, r3, #5
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	4413      	add	r3, r2
 8002ed0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	68fa      	ldr	r2, [r7, #12]
 8002ed8:	0151      	lsls	r1, r2, #5
 8002eda:	693a      	ldr	r2, [r7, #16]
 8002edc:	440a      	add	r2, r1
 8002ede:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002ee2:	f043 0302 	orr.w	r3, r3, #2
 8002ee6:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8002ee8:	6879      	ldr	r1, [r7, #4]
 8002eea:	68fa      	ldr	r2, [r7, #12]
 8002eec:	4613      	mov	r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	4413      	add	r3, r2
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	440b      	add	r3, r1
 8002ef6:	3358      	adds	r3, #88	; 0x58
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	1c59      	adds	r1, r3, #1
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	68fa      	ldr	r2, [r7, #12]
 8002f00:	4613      	mov	r3, r2
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	4413      	add	r3, r2
 8002f06:	00db      	lsls	r3, r3, #3
 8002f08:	4403      	add	r3, r0
 8002f0a:	3358      	adds	r3, #88	; 0x58
 8002f0c:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002f0e:	6879      	ldr	r1, [r7, #4]
 8002f10:	68fa      	ldr	r2, [r7, #12]
 8002f12:	4613      	mov	r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	4413      	add	r3, r2
 8002f18:	00db      	lsls	r3, r3, #3
 8002f1a:	440b      	add	r3, r1
 8002f1c:	335d      	adds	r3, #93	; 0x5d
 8002f1e:	2206      	movs	r2, #6
 8002f20:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68fa      	ldr	r2, [r7, #12]
 8002f28:	b2d2      	uxtb	r2, r2
 8002f2a:	4611      	mov	r1, r2
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f003 ff08 	bl	8006d42 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	015a      	lsls	r2, r3, #5
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	4413      	add	r3, r2
 8002f3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f3e:	461a      	mov	r2, r3
 8002f40:	2380      	movs	r3, #128	; 0x80
 8002f42:	6093      	str	r3, [r2, #8]
}
 8002f44:	e087      	b.n	8003056 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	015a      	lsls	r2, r3, #5
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	f003 0310 	and.w	r3, r3, #16
 8002f58:	2b10      	cmp	r3, #16
 8002f5a:	d17c      	bne.n	8003056 <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002f5c:	6879      	ldr	r1, [r7, #4]
 8002f5e:	68fa      	ldr	r2, [r7, #12]
 8002f60:	4613      	mov	r3, r2
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	4413      	add	r3, r2
 8002f66:	00db      	lsls	r3, r3, #3
 8002f68:	440b      	add	r3, r1
 8002f6a:	333f      	adds	r3, #63	; 0x3f
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	2b03      	cmp	r3, #3
 8002f70:	d122      	bne.n	8002fb8 <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002f72:	6879      	ldr	r1, [r7, #4]
 8002f74:	68fa      	ldr	r2, [r7, #12]
 8002f76:	4613      	mov	r3, r2
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	4413      	add	r3, r2
 8002f7c:	00db      	lsls	r3, r3, #3
 8002f7e:	440b      	add	r3, r1
 8002f80:	3358      	adds	r3, #88	; 0x58
 8002f82:	2200      	movs	r2, #0
 8002f84:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	015a      	lsls	r2, r3, #5
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	4413      	add	r3, r2
 8002f8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	68fa      	ldr	r2, [r7, #12]
 8002f96:	0151      	lsls	r1, r2, #5
 8002f98:	693a      	ldr	r2, [r7, #16]
 8002f9a:	440a      	add	r2, r1
 8002f9c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002fa0:	f043 0302 	orr.w	r3, r3, #2
 8002fa4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	68fa      	ldr	r2, [r7, #12]
 8002fac:	b2d2      	uxtb	r2, r2
 8002fae:	4611      	mov	r1, r2
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f003 fec6 	bl	8006d42 <USB_HC_Halt>
 8002fb6:	e045      	b.n	8003044 <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002fb8:	6879      	ldr	r1, [r7, #4]
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	4413      	add	r3, r2
 8002fc2:	00db      	lsls	r3, r3, #3
 8002fc4:	440b      	add	r3, r1
 8002fc6:	333f      	adds	r3, #63	; 0x3f
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00a      	beq.n	8002fe4 <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002fce:	6879      	ldr	r1, [r7, #4]
 8002fd0:	68fa      	ldr	r2, [r7, #12]
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	4413      	add	r3, r2
 8002fd8:	00db      	lsls	r3, r3, #3
 8002fda:	440b      	add	r3, r1
 8002fdc:	333f      	adds	r3, #63	; 0x3f
 8002fde:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d12f      	bne.n	8003044 <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002fe4:	6879      	ldr	r1, [r7, #4]
 8002fe6:	68fa      	ldr	r2, [r7, #12]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	4413      	add	r3, r2
 8002fee:	00db      	lsls	r3, r3, #3
 8002ff0:	440b      	add	r3, r1
 8002ff2:	3358      	adds	r3, #88	; 0x58
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	691b      	ldr	r3, [r3, #16]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d121      	bne.n	8003044 <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 8003000:	6879      	ldr	r1, [r7, #4]
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	4613      	mov	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	4413      	add	r3, r2
 800300a:	00db      	lsls	r3, r3, #3
 800300c:	440b      	add	r3, r1
 800300e:	335d      	adds	r3, #93	; 0x5d
 8003010:	2203      	movs	r2, #3
 8003012:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	015a      	lsls	r2, r3, #5
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	4413      	add	r3, r2
 800301c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	68fa      	ldr	r2, [r7, #12]
 8003024:	0151      	lsls	r1, r2, #5
 8003026:	693a      	ldr	r2, [r7, #16]
 8003028:	440a      	add	r2, r1
 800302a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800302e:	f043 0302 	orr.w	r3, r3, #2
 8003032:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	4611      	mov	r1, r2
 800303e:	4618      	mov	r0, r3
 8003040:	f003 fe7f 	bl	8006d42 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	015a      	lsls	r2, r3, #5
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	4413      	add	r3, r2
 800304c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003050:	461a      	mov	r2, r3
 8003052:	2310      	movs	r3, #16
 8003054:	6093      	str	r3, [r2, #8]
}
 8003056:	bf00      	nop
 8003058:	3718      	adds	r7, #24
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b086      	sub	sp, #24
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
 8003066:	460b      	mov	r3, r1
 8003068:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003074:	78fb      	ldrb	r3, [r7, #3]
 8003076:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	015a      	lsls	r2, r3, #5
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	4413      	add	r3, r2
 8003080:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 0304 	and.w	r3, r3, #4
 800308a:	2b04      	cmp	r3, #4
 800308c:	d119      	bne.n	80030c2 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	015a      	lsls	r2, r3, #5
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	4413      	add	r3, r2
 8003096:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800309a:	461a      	mov	r2, r3
 800309c:	2304      	movs	r3, #4
 800309e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	015a      	lsls	r2, r3, #5
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	4413      	add	r3, r2
 80030a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030ac:	68db      	ldr	r3, [r3, #12]
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	0151      	lsls	r1, r2, #5
 80030b2:	693a      	ldr	r2, [r7, #16]
 80030b4:	440a      	add	r2, r1
 80030b6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80030ba:	f043 0302 	orr.w	r3, r3, #2
 80030be:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80030c0:	e33e      	b.n	8003740 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	015a      	lsls	r2, r3, #5
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	4413      	add	r3, r2
 80030ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 0320 	and.w	r3, r3, #32
 80030d4:	2b20      	cmp	r3, #32
 80030d6:	d141      	bne.n	800315c <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	015a      	lsls	r2, r3, #5
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	4413      	add	r3, r2
 80030e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030e4:	461a      	mov	r2, r3
 80030e6:	2320      	movs	r3, #32
 80030e8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80030ea:	6879      	ldr	r1, [r7, #4]
 80030ec:	68fa      	ldr	r2, [r7, #12]
 80030ee:	4613      	mov	r3, r2
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	4413      	add	r3, r2
 80030f4:	00db      	lsls	r3, r3, #3
 80030f6:	440b      	add	r3, r1
 80030f8:	333d      	adds	r3, #61	; 0x3d
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	f040 831f 	bne.w	8003740 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8003102:	6879      	ldr	r1, [r7, #4]
 8003104:	68fa      	ldr	r2, [r7, #12]
 8003106:	4613      	mov	r3, r2
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	4413      	add	r3, r2
 800310c:	00db      	lsls	r3, r3, #3
 800310e:	440b      	add	r3, r1
 8003110:	333d      	adds	r3, #61	; 0x3d
 8003112:	2200      	movs	r2, #0
 8003114:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003116:	6879      	ldr	r1, [r7, #4]
 8003118:	68fa      	ldr	r2, [r7, #12]
 800311a:	4613      	mov	r3, r2
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	4413      	add	r3, r2
 8003120:	00db      	lsls	r3, r3, #3
 8003122:	440b      	add	r3, r1
 8003124:	335c      	adds	r3, #92	; 0x5c
 8003126:	2202      	movs	r2, #2
 8003128:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	015a      	lsls	r2, r3, #5
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	4413      	add	r3, r2
 8003132:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	68fa      	ldr	r2, [r7, #12]
 800313a:	0151      	lsls	r1, r2, #5
 800313c:	693a      	ldr	r2, [r7, #16]
 800313e:	440a      	add	r2, r1
 8003140:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003144:	f043 0302 	orr.w	r3, r3, #2
 8003148:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68fa      	ldr	r2, [r7, #12]
 8003150:	b2d2      	uxtb	r2, r2
 8003152:	4611      	mov	r1, r2
 8003154:	4618      	mov	r0, r3
 8003156:	f003 fdf4 	bl	8006d42 <USB_HC_Halt>
}
 800315a:	e2f1      	b.n	8003740 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	015a      	lsls	r2, r3, #5
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	4413      	add	r3, r2
 8003164:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800316e:	2b40      	cmp	r3, #64	; 0x40
 8003170:	d13f      	bne.n	80031f2 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8003172:	6879      	ldr	r1, [r7, #4]
 8003174:	68fa      	ldr	r2, [r7, #12]
 8003176:	4613      	mov	r3, r2
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	4413      	add	r3, r2
 800317c:	00db      	lsls	r3, r3, #3
 800317e:	440b      	add	r3, r1
 8003180:	335d      	adds	r3, #93	; 0x5d
 8003182:	2204      	movs	r2, #4
 8003184:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003186:	6879      	ldr	r1, [r7, #4]
 8003188:	68fa      	ldr	r2, [r7, #12]
 800318a:	4613      	mov	r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	4413      	add	r3, r2
 8003190:	00db      	lsls	r3, r3, #3
 8003192:	440b      	add	r3, r1
 8003194:	333d      	adds	r3, #61	; 0x3d
 8003196:	2201      	movs	r2, #1
 8003198:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800319a:	6879      	ldr	r1, [r7, #4]
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	4613      	mov	r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	4413      	add	r3, r2
 80031a4:	00db      	lsls	r3, r3, #3
 80031a6:	440b      	add	r3, r1
 80031a8:	3358      	adds	r3, #88	; 0x58
 80031aa:	2200      	movs	r2, #0
 80031ac:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	015a      	lsls	r2, r3, #5
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	4413      	add	r3, r2
 80031b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	0151      	lsls	r1, r2, #5
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	440a      	add	r2, r1
 80031c4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80031c8:	f043 0302 	orr.w	r3, r3, #2
 80031cc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	b2d2      	uxtb	r2, r2
 80031d6:	4611      	mov	r1, r2
 80031d8:	4618      	mov	r0, r3
 80031da:	f003 fdb2 	bl	8006d42 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	015a      	lsls	r2, r3, #5
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	4413      	add	r3, r2
 80031e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031ea:	461a      	mov	r2, r3
 80031ec:	2340      	movs	r3, #64	; 0x40
 80031ee:	6093      	str	r3, [r2, #8]
}
 80031f0:	e2a6      	b.n	8003740 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	015a      	lsls	r2, r3, #5
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	4413      	add	r3, r2
 80031fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003204:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003208:	d122      	bne.n	8003250 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	015a      	lsls	r2, r3, #5
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	4413      	add	r3, r2
 8003212:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	0151      	lsls	r1, r2, #5
 800321c:	693a      	ldr	r2, [r7, #16]
 800321e:	440a      	add	r2, r1
 8003220:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003224:	f043 0302 	orr.w	r3, r3, #2
 8003228:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	b2d2      	uxtb	r2, r2
 8003232:	4611      	mov	r1, r2
 8003234:	4618      	mov	r0, r3
 8003236:	f003 fd84 	bl	8006d42 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	015a      	lsls	r2, r3, #5
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	4413      	add	r3, r2
 8003242:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003246:	461a      	mov	r2, r3
 8003248:	f44f 7300 	mov.w	r3, #512	; 0x200
 800324c:	6093      	str	r3, [r2, #8]
}
 800324e:	e277      	b.n	8003740 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	015a      	lsls	r2, r3, #5
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	4413      	add	r3, r2
 8003258:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f003 0301 	and.w	r3, r3, #1
 8003262:	2b01      	cmp	r3, #1
 8003264:	d135      	bne.n	80032d2 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003266:	6879      	ldr	r1, [r7, #4]
 8003268:	68fa      	ldr	r2, [r7, #12]
 800326a:	4613      	mov	r3, r2
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	4413      	add	r3, r2
 8003270:	00db      	lsls	r3, r3, #3
 8003272:	440b      	add	r3, r1
 8003274:	3358      	adds	r3, #88	; 0x58
 8003276:	2200      	movs	r2, #0
 8003278:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	015a      	lsls	r2, r3, #5
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	4413      	add	r3, r2
 8003282:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	68fa      	ldr	r2, [r7, #12]
 800328a:	0151      	lsls	r1, r2, #5
 800328c:	693a      	ldr	r2, [r7, #16]
 800328e:	440a      	add	r2, r1
 8003290:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003294:	f043 0302 	orr.w	r3, r3, #2
 8003298:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	b2d2      	uxtb	r2, r2
 80032a2:	4611      	mov	r1, r2
 80032a4:	4618      	mov	r0, r3
 80032a6:	f003 fd4c 	bl	8006d42 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	015a      	lsls	r2, r3, #5
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	4413      	add	r3, r2
 80032b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032b6:	461a      	mov	r2, r3
 80032b8:	2301      	movs	r3, #1
 80032ba:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80032bc:	6879      	ldr	r1, [r7, #4]
 80032be:	68fa      	ldr	r2, [r7, #12]
 80032c0:	4613      	mov	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4413      	add	r3, r2
 80032c6:	00db      	lsls	r3, r3, #3
 80032c8:	440b      	add	r3, r1
 80032ca:	335d      	adds	r3, #93	; 0x5d
 80032cc:	2201      	movs	r2, #1
 80032ce:	701a      	strb	r2, [r3, #0]
}
 80032d0:	e236      	b.n	8003740 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	015a      	lsls	r2, r3, #5
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	4413      	add	r3, r2
 80032da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	f003 0308 	and.w	r3, r3, #8
 80032e4:	2b08      	cmp	r3, #8
 80032e6:	d12b      	bne.n	8003340 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	015a      	lsls	r2, r3, #5
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	4413      	add	r3, r2
 80032f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032f4:	461a      	mov	r2, r3
 80032f6:	2308      	movs	r3, #8
 80032f8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	015a      	lsls	r2, r3, #5
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	4413      	add	r3, r2
 8003302:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	0151      	lsls	r1, r2, #5
 800330c:	693a      	ldr	r2, [r7, #16]
 800330e:	440a      	add	r2, r1
 8003310:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003314:	f043 0302 	orr.w	r3, r3, #2
 8003318:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68fa      	ldr	r2, [r7, #12]
 8003320:	b2d2      	uxtb	r2, r2
 8003322:	4611      	mov	r1, r2
 8003324:	4618      	mov	r0, r3
 8003326:	f003 fd0c 	bl	8006d42 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 800332a:	6879      	ldr	r1, [r7, #4]
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	4613      	mov	r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	4413      	add	r3, r2
 8003334:	00db      	lsls	r3, r3, #3
 8003336:	440b      	add	r3, r1
 8003338:	335d      	adds	r3, #93	; 0x5d
 800333a:	2205      	movs	r2, #5
 800333c:	701a      	strb	r2, [r3, #0]
}
 800333e:	e1ff      	b.n	8003740 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	015a      	lsls	r2, r3, #5
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	4413      	add	r3, r2
 8003348:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	f003 0310 	and.w	r3, r3, #16
 8003352:	2b10      	cmp	r3, #16
 8003354:	d155      	bne.n	8003402 <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003356:	6879      	ldr	r1, [r7, #4]
 8003358:	68fa      	ldr	r2, [r7, #12]
 800335a:	4613      	mov	r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	4413      	add	r3, r2
 8003360:	00db      	lsls	r3, r3, #3
 8003362:	440b      	add	r3, r1
 8003364:	3358      	adds	r3, #88	; 0x58
 8003366:	2200      	movs	r2, #0
 8003368:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800336a:	6879      	ldr	r1, [r7, #4]
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	4613      	mov	r3, r2
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	4413      	add	r3, r2
 8003374:	00db      	lsls	r3, r3, #3
 8003376:	440b      	add	r3, r1
 8003378:	335d      	adds	r3, #93	; 0x5d
 800337a:	2203      	movs	r2, #3
 800337c:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800337e:	6879      	ldr	r1, [r7, #4]
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	4613      	mov	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	4413      	add	r3, r2
 8003388:	00db      	lsls	r3, r3, #3
 800338a:	440b      	add	r3, r1
 800338c:	333d      	adds	r3, #61	; 0x3d
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d114      	bne.n	80033be <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8003394:	6879      	ldr	r1, [r7, #4]
 8003396:	68fa      	ldr	r2, [r7, #12]
 8003398:	4613      	mov	r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	4413      	add	r3, r2
 800339e:	00db      	lsls	r3, r3, #3
 80033a0:	440b      	add	r3, r1
 80033a2:	333c      	adds	r3, #60	; 0x3c
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d109      	bne.n	80033be <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 80033aa:	6879      	ldr	r1, [r7, #4]
 80033ac:	68fa      	ldr	r2, [r7, #12]
 80033ae:	4613      	mov	r3, r2
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	4413      	add	r3, r2
 80033b4:	00db      	lsls	r3, r3, #3
 80033b6:	440b      	add	r3, r1
 80033b8:	333d      	adds	r3, #61	; 0x3d
 80033ba:	2201      	movs	r2, #1
 80033bc:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	015a      	lsls	r2, r3, #5
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	4413      	add	r3, r2
 80033c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	68fa      	ldr	r2, [r7, #12]
 80033ce:	0151      	lsls	r1, r2, #5
 80033d0:	693a      	ldr	r2, [r7, #16]
 80033d2:	440a      	add	r2, r1
 80033d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80033d8:	f043 0302 	orr.w	r3, r3, #2
 80033dc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	68fa      	ldr	r2, [r7, #12]
 80033e4:	b2d2      	uxtb	r2, r2
 80033e6:	4611      	mov	r1, r2
 80033e8:	4618      	mov	r0, r3
 80033ea:	f003 fcaa 	bl	8006d42 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	015a      	lsls	r2, r3, #5
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	4413      	add	r3, r2
 80033f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033fa:	461a      	mov	r2, r3
 80033fc:	2310      	movs	r3, #16
 80033fe:	6093      	str	r3, [r2, #8]
}
 8003400:	e19e      	b.n	8003740 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	015a      	lsls	r2, r3, #5
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	4413      	add	r3, r2
 800340a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003414:	2b80      	cmp	r3, #128	; 0x80
 8003416:	d12b      	bne.n	8003470 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	015a      	lsls	r2, r3, #5
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	4413      	add	r3, r2
 8003420:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	68fa      	ldr	r2, [r7, #12]
 8003428:	0151      	lsls	r1, r2, #5
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	440a      	add	r2, r1
 800342e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003432:	f043 0302 	orr.w	r3, r3, #2
 8003436:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	68fa      	ldr	r2, [r7, #12]
 800343e:	b2d2      	uxtb	r2, r2
 8003440:	4611      	mov	r1, r2
 8003442:	4618      	mov	r0, r3
 8003444:	f003 fc7d 	bl	8006d42 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003448:	6879      	ldr	r1, [r7, #4]
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	4613      	mov	r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	4413      	add	r3, r2
 8003452:	00db      	lsls	r3, r3, #3
 8003454:	440b      	add	r3, r1
 8003456:	335d      	adds	r3, #93	; 0x5d
 8003458:	2206      	movs	r2, #6
 800345a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	015a      	lsls	r2, r3, #5
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	4413      	add	r3, r2
 8003464:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003468:	461a      	mov	r2, r3
 800346a:	2380      	movs	r3, #128	; 0x80
 800346c:	6093      	str	r3, [r2, #8]
}
 800346e:	e167      	b.n	8003740 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	015a      	lsls	r2, r3, #5
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	4413      	add	r3, r2
 8003478:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003482:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003486:	d135      	bne.n	80034f4 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	015a      	lsls	r2, r3, #5
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	4413      	add	r3, r2
 8003490:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	68fa      	ldr	r2, [r7, #12]
 8003498:	0151      	lsls	r1, r2, #5
 800349a:	693a      	ldr	r2, [r7, #16]
 800349c:	440a      	add	r2, r1
 800349e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80034a2:	f043 0302 	orr.w	r3, r3, #2
 80034a6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	b2d2      	uxtb	r2, r2
 80034b0:	4611      	mov	r1, r2
 80034b2:	4618      	mov	r0, r3
 80034b4:	f003 fc45 	bl	8006d42 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	015a      	lsls	r2, r3, #5
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	4413      	add	r3, r2
 80034c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034c4:	461a      	mov	r2, r3
 80034c6:	2310      	movs	r3, #16
 80034c8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	015a      	lsls	r2, r3, #5
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	4413      	add	r3, r2
 80034d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034d6:	461a      	mov	r2, r3
 80034d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034dc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80034de:	6879      	ldr	r1, [r7, #4]
 80034e0:	68fa      	ldr	r2, [r7, #12]
 80034e2:	4613      	mov	r3, r2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	4413      	add	r3, r2
 80034e8:	00db      	lsls	r3, r3, #3
 80034ea:	440b      	add	r3, r1
 80034ec:	335d      	adds	r3, #93	; 0x5d
 80034ee:	2208      	movs	r2, #8
 80034f0:	701a      	strb	r2, [r3, #0]
}
 80034f2:	e125      	b.n	8003740 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	015a      	lsls	r2, r3, #5
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	4413      	add	r3, r2
 80034fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	2b02      	cmp	r3, #2
 8003508:	f040 811a 	bne.w	8003740 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	015a      	lsls	r2, r3, #5
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	4413      	add	r3, r2
 8003514:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	68fa      	ldr	r2, [r7, #12]
 800351c:	0151      	lsls	r1, r2, #5
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	440a      	add	r2, r1
 8003522:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003526:	f023 0302 	bic.w	r3, r3, #2
 800352a:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800352c:	6879      	ldr	r1, [r7, #4]
 800352e:	68fa      	ldr	r2, [r7, #12]
 8003530:	4613      	mov	r3, r2
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	4413      	add	r3, r2
 8003536:	00db      	lsls	r3, r3, #3
 8003538:	440b      	add	r3, r1
 800353a:	335d      	adds	r3, #93	; 0x5d
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	2b01      	cmp	r3, #1
 8003540:	d137      	bne.n	80035b2 <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003542:	6879      	ldr	r1, [r7, #4]
 8003544:	68fa      	ldr	r2, [r7, #12]
 8003546:	4613      	mov	r3, r2
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	4413      	add	r3, r2
 800354c:	00db      	lsls	r3, r3, #3
 800354e:	440b      	add	r3, r1
 8003550:	335c      	adds	r3, #92	; 0x5c
 8003552:	2201      	movs	r2, #1
 8003554:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003556:	6879      	ldr	r1, [r7, #4]
 8003558:	68fa      	ldr	r2, [r7, #12]
 800355a:	4613      	mov	r3, r2
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	4413      	add	r3, r2
 8003560:	00db      	lsls	r3, r3, #3
 8003562:	440b      	add	r3, r1
 8003564:	333f      	adds	r3, #63	; 0x3f
 8003566:	781b      	ldrb	r3, [r3, #0]
 8003568:	2b02      	cmp	r3, #2
 800356a:	d00b      	beq.n	8003584 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800356c:	6879      	ldr	r1, [r7, #4]
 800356e:	68fa      	ldr	r2, [r7, #12]
 8003570:	4613      	mov	r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	4413      	add	r3, r2
 8003576:	00db      	lsls	r3, r3, #3
 8003578:	440b      	add	r3, r1
 800357a:	333f      	adds	r3, #63	; 0x3f
 800357c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800357e:	2b03      	cmp	r3, #3
 8003580:	f040 80c5 	bne.w	800370e <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8003584:	6879      	ldr	r1, [r7, #4]
 8003586:	68fa      	ldr	r2, [r7, #12]
 8003588:	4613      	mov	r3, r2
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	4413      	add	r3, r2
 800358e:	00db      	lsls	r3, r3, #3
 8003590:	440b      	add	r3, r1
 8003592:	3351      	adds	r3, #81	; 0x51
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	f083 0301 	eor.w	r3, r3, #1
 800359a:	b2d8      	uxtb	r0, r3
 800359c:	6879      	ldr	r1, [r7, #4]
 800359e:	68fa      	ldr	r2, [r7, #12]
 80035a0:	4613      	mov	r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	4413      	add	r3, r2
 80035a6:	00db      	lsls	r3, r3, #3
 80035a8:	440b      	add	r3, r1
 80035aa:	3351      	adds	r3, #81	; 0x51
 80035ac:	4602      	mov	r2, r0
 80035ae:	701a      	strb	r2, [r3, #0]
 80035b0:	e0ad      	b.n	800370e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80035b2:	6879      	ldr	r1, [r7, #4]
 80035b4:	68fa      	ldr	r2, [r7, #12]
 80035b6:	4613      	mov	r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	4413      	add	r3, r2
 80035bc:	00db      	lsls	r3, r3, #3
 80035be:	440b      	add	r3, r1
 80035c0:	335d      	adds	r3, #93	; 0x5d
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	2b03      	cmp	r3, #3
 80035c6:	d10a      	bne.n	80035de <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80035c8:	6879      	ldr	r1, [r7, #4]
 80035ca:	68fa      	ldr	r2, [r7, #12]
 80035cc:	4613      	mov	r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	4413      	add	r3, r2
 80035d2:	00db      	lsls	r3, r3, #3
 80035d4:	440b      	add	r3, r1
 80035d6:	335c      	adds	r3, #92	; 0x5c
 80035d8:	2202      	movs	r2, #2
 80035da:	701a      	strb	r2, [r3, #0]
 80035dc:	e097      	b.n	800370e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80035de:	6879      	ldr	r1, [r7, #4]
 80035e0:	68fa      	ldr	r2, [r7, #12]
 80035e2:	4613      	mov	r3, r2
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	4413      	add	r3, r2
 80035e8:	00db      	lsls	r3, r3, #3
 80035ea:	440b      	add	r3, r1
 80035ec:	335d      	adds	r3, #93	; 0x5d
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	2b04      	cmp	r3, #4
 80035f2:	d10a      	bne.n	800360a <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80035f4:	6879      	ldr	r1, [r7, #4]
 80035f6:	68fa      	ldr	r2, [r7, #12]
 80035f8:	4613      	mov	r3, r2
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	4413      	add	r3, r2
 80035fe:	00db      	lsls	r3, r3, #3
 8003600:	440b      	add	r3, r1
 8003602:	335c      	adds	r3, #92	; 0x5c
 8003604:	2202      	movs	r2, #2
 8003606:	701a      	strb	r2, [r3, #0]
 8003608:	e081      	b.n	800370e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800360a:	6879      	ldr	r1, [r7, #4]
 800360c:	68fa      	ldr	r2, [r7, #12]
 800360e:	4613      	mov	r3, r2
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	4413      	add	r3, r2
 8003614:	00db      	lsls	r3, r3, #3
 8003616:	440b      	add	r3, r1
 8003618:	335d      	adds	r3, #93	; 0x5d
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	2b05      	cmp	r3, #5
 800361e:	d10a      	bne.n	8003636 <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003620:	6879      	ldr	r1, [r7, #4]
 8003622:	68fa      	ldr	r2, [r7, #12]
 8003624:	4613      	mov	r3, r2
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	4413      	add	r3, r2
 800362a:	00db      	lsls	r3, r3, #3
 800362c:	440b      	add	r3, r1
 800362e:	335c      	adds	r3, #92	; 0x5c
 8003630:	2205      	movs	r2, #5
 8003632:	701a      	strb	r2, [r3, #0]
 8003634:	e06b      	b.n	800370e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003636:	6879      	ldr	r1, [r7, #4]
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	4613      	mov	r3, r2
 800363c:	009b      	lsls	r3, r3, #2
 800363e:	4413      	add	r3, r2
 8003640:	00db      	lsls	r3, r3, #3
 8003642:	440b      	add	r3, r1
 8003644:	335d      	adds	r3, #93	; 0x5d
 8003646:	781b      	ldrb	r3, [r3, #0]
 8003648:	2b06      	cmp	r3, #6
 800364a:	d00a      	beq.n	8003662 <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800364c:	6879      	ldr	r1, [r7, #4]
 800364e:	68fa      	ldr	r2, [r7, #12]
 8003650:	4613      	mov	r3, r2
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4413      	add	r3, r2
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	440b      	add	r3, r1
 800365a:	335d      	adds	r3, #93	; 0x5d
 800365c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800365e:	2b08      	cmp	r3, #8
 8003660:	d155      	bne.n	800370e <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 8003662:	6879      	ldr	r1, [r7, #4]
 8003664:	68fa      	ldr	r2, [r7, #12]
 8003666:	4613      	mov	r3, r2
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	4413      	add	r3, r2
 800366c:	00db      	lsls	r3, r3, #3
 800366e:	440b      	add	r3, r1
 8003670:	3358      	adds	r3, #88	; 0x58
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	1c59      	adds	r1, r3, #1
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	68fa      	ldr	r2, [r7, #12]
 800367a:	4613      	mov	r3, r2
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	4413      	add	r3, r2
 8003680:	00db      	lsls	r3, r3, #3
 8003682:	4403      	add	r3, r0
 8003684:	3358      	adds	r3, #88	; 0x58
 8003686:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8003688:	6879      	ldr	r1, [r7, #4]
 800368a:	68fa      	ldr	r2, [r7, #12]
 800368c:	4613      	mov	r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	4413      	add	r3, r2
 8003692:	00db      	lsls	r3, r3, #3
 8003694:	440b      	add	r3, r1
 8003696:	3358      	adds	r3, #88	; 0x58
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2b03      	cmp	r3, #3
 800369c:	d914      	bls.n	80036c8 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800369e:	6879      	ldr	r1, [r7, #4]
 80036a0:	68fa      	ldr	r2, [r7, #12]
 80036a2:	4613      	mov	r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	4413      	add	r3, r2
 80036a8:	00db      	lsls	r3, r3, #3
 80036aa:	440b      	add	r3, r1
 80036ac:	3358      	adds	r3, #88	; 0x58
 80036ae:	2200      	movs	r2, #0
 80036b0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80036b2:	6879      	ldr	r1, [r7, #4]
 80036b4:	68fa      	ldr	r2, [r7, #12]
 80036b6:	4613      	mov	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	4413      	add	r3, r2
 80036bc:	00db      	lsls	r3, r3, #3
 80036be:	440b      	add	r3, r1
 80036c0:	335c      	adds	r3, #92	; 0x5c
 80036c2:	2204      	movs	r2, #4
 80036c4:	701a      	strb	r2, [r3, #0]
 80036c6:	e009      	b.n	80036dc <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80036c8:	6879      	ldr	r1, [r7, #4]
 80036ca:	68fa      	ldr	r2, [r7, #12]
 80036cc:	4613      	mov	r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	4413      	add	r3, r2
 80036d2:	00db      	lsls	r3, r3, #3
 80036d4:	440b      	add	r3, r1
 80036d6:	335c      	adds	r3, #92	; 0x5c
 80036d8:	2202      	movs	r2, #2
 80036da:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	015a      	lsls	r2, r3, #5
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	4413      	add	r3, r2
 80036e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80036f2:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80036fa:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	015a      	lsls	r2, r3, #5
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	4413      	add	r3, r2
 8003704:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003708:	461a      	mov	r2, r3
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	015a      	lsls	r2, r3, #5
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	4413      	add	r3, r2
 8003716:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800371a:	461a      	mov	r2, r3
 800371c:	2302      	movs	r3, #2
 800371e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	b2d8      	uxtb	r0, r3
 8003724:	6879      	ldr	r1, [r7, #4]
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	4613      	mov	r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	4413      	add	r3, r2
 800372e:	00db      	lsls	r3, r3, #3
 8003730:	440b      	add	r3, r1
 8003732:	335c      	adds	r3, #92	; 0x5c
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	461a      	mov	r2, r3
 8003738:	4601      	mov	r1, r0
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f005 fd22 	bl	8009184 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003740:	bf00      	nop
 8003742:	3718      	adds	r7, #24
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}

08003748 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b08a      	sub	sp, #40	; 0x28
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003758:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	6a1b      	ldr	r3, [r3, #32]
 8003760:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	f003 030f 	and.w	r3, r3, #15
 8003768:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	0c5b      	lsrs	r3, r3, #17
 800376e:	f003 030f 	and.w	r3, r3, #15
 8003772:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	091b      	lsrs	r3, r3, #4
 8003778:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800377c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	2b02      	cmp	r3, #2
 8003782:	d003      	beq.n	800378c <HCD_RXQLVL_IRQHandler+0x44>
 8003784:	2b05      	cmp	r3, #5
 8003786:	f000 8082 	beq.w	800388e <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800378a:	e083      	b.n	8003894 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d07f      	beq.n	8003892 <HCD_RXQLVL_IRQHandler+0x14a>
 8003792:	6879      	ldr	r1, [r7, #4]
 8003794:	69ba      	ldr	r2, [r7, #24]
 8003796:	4613      	mov	r3, r2
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	4413      	add	r3, r2
 800379c:	00db      	lsls	r3, r3, #3
 800379e:	440b      	add	r3, r1
 80037a0:	3344      	adds	r3, #68	; 0x44
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d074      	beq.n	8003892 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6818      	ldr	r0, [r3, #0]
 80037ac:	6879      	ldr	r1, [r7, #4]
 80037ae:	69ba      	ldr	r2, [r7, #24]
 80037b0:	4613      	mov	r3, r2
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	4413      	add	r3, r2
 80037b6:	00db      	lsls	r3, r3, #3
 80037b8:	440b      	add	r3, r1
 80037ba:	3344      	adds	r3, #68	; 0x44
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	693a      	ldr	r2, [r7, #16]
 80037c0:	b292      	uxth	r2, r2
 80037c2:	4619      	mov	r1, r3
 80037c4:	f002 fe5b 	bl	800647e <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 80037c8:	6879      	ldr	r1, [r7, #4]
 80037ca:	69ba      	ldr	r2, [r7, #24]
 80037cc:	4613      	mov	r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	4413      	add	r3, r2
 80037d2:	00db      	lsls	r3, r3, #3
 80037d4:	440b      	add	r3, r1
 80037d6:	3344      	adds	r3, #68	; 0x44
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	18d1      	adds	r1, r2, r3
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	4613      	mov	r3, r2
 80037e4:	009b      	lsls	r3, r3, #2
 80037e6:	4413      	add	r3, r2
 80037e8:	00db      	lsls	r3, r3, #3
 80037ea:	4403      	add	r3, r0
 80037ec:	3344      	adds	r3, #68	; 0x44
 80037ee:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 80037f0:	6879      	ldr	r1, [r7, #4]
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	4613      	mov	r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	4413      	add	r3, r2
 80037fa:	00db      	lsls	r3, r3, #3
 80037fc:	440b      	add	r3, r1
 80037fe:	334c      	adds	r3, #76	; 0x4c
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	18d1      	adds	r1, r2, r3
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	69ba      	ldr	r2, [r7, #24]
 800380a:	4613      	mov	r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	4413      	add	r3, r2
 8003810:	00db      	lsls	r3, r3, #3
 8003812:	4403      	add	r3, r0
 8003814:	334c      	adds	r3, #76	; 0x4c
 8003816:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	015a      	lsls	r2, r3, #5
 800381c:	6a3b      	ldr	r3, [r7, #32]
 800381e:	4413      	add	r3, r2
 8003820:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003824:	691a      	ldr	r2, [r3, #16]
 8003826:	4b1d      	ldr	r3, [pc, #116]	; (800389c <HCD_RXQLVL_IRQHandler+0x154>)
 8003828:	4013      	ands	r3, r2
 800382a:	2b00      	cmp	r3, #0
 800382c:	d031      	beq.n	8003892 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	015a      	lsls	r2, r3, #5
 8003832:	6a3b      	ldr	r3, [r7, #32]
 8003834:	4413      	add	r3, r2
 8003836:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003844:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800384c:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	015a      	lsls	r2, r3, #5
 8003852:	6a3b      	ldr	r3, [r7, #32]
 8003854:	4413      	add	r3, r2
 8003856:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800385a:	461a      	mov	r2, r3
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8003860:	6879      	ldr	r1, [r7, #4]
 8003862:	69ba      	ldr	r2, [r7, #24]
 8003864:	4613      	mov	r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	4413      	add	r3, r2
 800386a:	00db      	lsls	r3, r3, #3
 800386c:	440b      	add	r3, r1
 800386e:	3350      	adds	r3, #80	; 0x50
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	f083 0301 	eor.w	r3, r3, #1
 8003876:	b2d8      	uxtb	r0, r3
 8003878:	6879      	ldr	r1, [r7, #4]
 800387a:	69ba      	ldr	r2, [r7, #24]
 800387c:	4613      	mov	r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	4413      	add	r3, r2
 8003882:	00db      	lsls	r3, r3, #3
 8003884:	440b      	add	r3, r1
 8003886:	3350      	adds	r3, #80	; 0x50
 8003888:	4602      	mov	r2, r0
 800388a:	701a      	strb	r2, [r3, #0]
      break;
 800388c:	e001      	b.n	8003892 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 800388e:	bf00      	nop
 8003890:	e000      	b.n	8003894 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8003892:	bf00      	nop
  }
}
 8003894:	bf00      	nop
 8003896:	3728      	adds	r7, #40	; 0x28
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	1ff80000 	.word	0x1ff80000

080038a0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b086      	sub	sp, #24
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80038cc:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	f003 0302 	and.w	r3, r3, #2
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d10b      	bne.n	80038f0 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d102      	bne.n	80038e8 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f005 fc32 	bl	800914c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	f043 0302 	orr.w	r3, r3, #2
 80038ee:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f003 0308 	and.w	r3, r3, #8
 80038f6:	2b08      	cmp	r3, #8
 80038f8:	d132      	bne.n	8003960 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	f043 0308 	orr.w	r3, r3, #8
 8003900:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f003 0304 	and.w	r3, r3, #4
 8003908:	2b04      	cmp	r3, #4
 800390a:	d126      	bne.n	800395a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	2b02      	cmp	r3, #2
 8003912:	d113      	bne.n	800393c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800391a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800391e:	d106      	bne.n	800392e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2102      	movs	r1, #2
 8003926:	4618      	mov	r0, r3
 8003928:	f002 fee4 	bl	80066f4 <USB_InitFSLSPClkSel>
 800392c:	e011      	b.n	8003952 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2101      	movs	r1, #1
 8003934:	4618      	mov	r0, r3
 8003936:	f002 fedd 	bl	80066f4 <USB_InitFSLSPClkSel>
 800393a:	e00a      	b.n	8003952 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	2b01      	cmp	r3, #1
 8003942:	d106      	bne.n	8003952 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800394a:	461a      	mov	r2, r3
 800394c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003950:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f005 fc24 	bl	80091a0 <HAL_HCD_PortEnabled_Callback>
 8003958:	e002      	b.n	8003960 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f005 fc2e 	bl	80091bc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f003 0320 	and.w	r3, r3, #32
 8003966:	2b20      	cmp	r3, #32
 8003968:	d103      	bne.n	8003972 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	f043 0320 	orr.w	r3, r3, #32
 8003970:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003978:	461a      	mov	r2, r3
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	6013      	str	r3, [r2, #0]
}
 800397e:	bf00      	nop
 8003980:	3718      	adds	r7, #24
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
	...

08003988 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d101      	bne.n	800399a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e11f      	b.n	8003bda <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d106      	bne.n	80039b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f7fc fee8 	bl	8000784 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2224      	movs	r2, #36	; 0x24
 80039b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 0201 	bic.w	r2, r2, #1
 80039ca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039da:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80039ea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80039ec:	f001 f9de 	bl	8004dac <HAL_RCC_GetPCLK1Freq>
 80039f0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	4a7b      	ldr	r2, [pc, #492]	; (8003be4 <HAL_I2C_Init+0x25c>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d807      	bhi.n	8003a0c <HAL_I2C_Init+0x84>
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	4a7a      	ldr	r2, [pc, #488]	; (8003be8 <HAL_I2C_Init+0x260>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	bf94      	ite	ls
 8003a04:	2301      	movls	r3, #1
 8003a06:	2300      	movhi	r3, #0
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	e006      	b.n	8003a1a <HAL_I2C_Init+0x92>
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	4a77      	ldr	r2, [pc, #476]	; (8003bec <HAL_I2C_Init+0x264>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	bf94      	ite	ls
 8003a14:	2301      	movls	r3, #1
 8003a16:	2300      	movhi	r3, #0
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e0db      	b.n	8003bda <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	4a72      	ldr	r2, [pc, #456]	; (8003bf0 <HAL_I2C_Init+0x268>)
 8003a26:	fba2 2303 	umull	r2, r3, r2, r3
 8003a2a:	0c9b      	lsrs	r3, r3, #18
 8003a2c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68ba      	ldr	r2, [r7, #8]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	6a1b      	ldr	r3, [r3, #32]
 8003a48:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	4a64      	ldr	r2, [pc, #400]	; (8003be4 <HAL_I2C_Init+0x25c>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d802      	bhi.n	8003a5c <HAL_I2C_Init+0xd4>
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	3301      	adds	r3, #1
 8003a5a:	e009      	b.n	8003a70 <HAL_I2C_Init+0xe8>
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003a62:	fb02 f303 	mul.w	r3, r2, r3
 8003a66:	4a63      	ldr	r2, [pc, #396]	; (8003bf4 <HAL_I2C_Init+0x26c>)
 8003a68:	fba2 2303 	umull	r2, r3, r2, r3
 8003a6c:	099b      	lsrs	r3, r3, #6
 8003a6e:	3301      	adds	r3, #1
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	6812      	ldr	r2, [r2, #0]
 8003a74:	430b      	orrs	r3, r1
 8003a76:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	69db      	ldr	r3, [r3, #28]
 8003a7e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003a82:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	4956      	ldr	r1, [pc, #344]	; (8003be4 <HAL_I2C_Init+0x25c>)
 8003a8c:	428b      	cmp	r3, r1
 8003a8e:	d80d      	bhi.n	8003aac <HAL_I2C_Init+0x124>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	1e59      	subs	r1, r3, #1
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	005b      	lsls	r3, r3, #1
 8003a9a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003aa4:	2b04      	cmp	r3, #4
 8003aa6:	bf38      	it	cc
 8003aa8:	2304      	movcc	r3, #4
 8003aaa:	e04f      	b.n	8003b4c <HAL_I2C_Init+0x1c4>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d111      	bne.n	8003ad8 <HAL_I2C_Init+0x150>
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	1e58      	subs	r0, r3, #1
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6859      	ldr	r1, [r3, #4]
 8003abc:	460b      	mov	r3, r1
 8003abe:	005b      	lsls	r3, r3, #1
 8003ac0:	440b      	add	r3, r1
 8003ac2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	bf0c      	ite	eq
 8003ad0:	2301      	moveq	r3, #1
 8003ad2:	2300      	movne	r3, #0
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	e012      	b.n	8003afe <HAL_I2C_Init+0x176>
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	1e58      	subs	r0, r3, #1
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6859      	ldr	r1, [r3, #4]
 8003ae0:	460b      	mov	r3, r1
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	440b      	add	r3, r1
 8003ae6:	0099      	lsls	r1, r3, #2
 8003ae8:	440b      	add	r3, r1
 8003aea:	fbb0 f3f3 	udiv	r3, r0, r3
 8003aee:	3301      	adds	r3, #1
 8003af0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	bf0c      	ite	eq
 8003af8:	2301      	moveq	r3, #1
 8003afa:	2300      	movne	r3, #0
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d001      	beq.n	8003b06 <HAL_I2C_Init+0x17e>
 8003b02:	2301      	movs	r3, #1
 8003b04:	e022      	b.n	8003b4c <HAL_I2C_Init+0x1c4>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d10e      	bne.n	8003b2c <HAL_I2C_Init+0x1a4>
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	1e58      	subs	r0, r3, #1
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6859      	ldr	r1, [r3, #4]
 8003b16:	460b      	mov	r3, r1
 8003b18:	005b      	lsls	r3, r3, #1
 8003b1a:	440b      	add	r3, r1
 8003b1c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b20:	3301      	adds	r3, #1
 8003b22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b2a:	e00f      	b.n	8003b4c <HAL_I2C_Init+0x1c4>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	1e58      	subs	r0, r3, #1
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6859      	ldr	r1, [r3, #4]
 8003b34:	460b      	mov	r3, r1
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	440b      	add	r3, r1
 8003b3a:	0099      	lsls	r1, r3, #2
 8003b3c:	440b      	add	r3, r1
 8003b3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b42:	3301      	adds	r3, #1
 8003b44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b48:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003b4c:	6879      	ldr	r1, [r7, #4]
 8003b4e:	6809      	ldr	r1, [r1, #0]
 8003b50:	4313      	orrs	r3, r2
 8003b52:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	69da      	ldr	r2, [r3, #28]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a1b      	ldr	r3, [r3, #32]
 8003b66:	431a      	orrs	r2, r3
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	430a      	orrs	r2, r1
 8003b6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003b7a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	6911      	ldr	r1, [r2, #16]
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	68d2      	ldr	r2, [r2, #12]
 8003b86:	4311      	orrs	r1, r2
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	6812      	ldr	r2, [r2, #0]
 8003b8c:	430b      	orrs	r3, r1
 8003b8e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	68db      	ldr	r3, [r3, #12]
 8003b96:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	695a      	ldr	r2, [r3, #20]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	699b      	ldr	r3, [r3, #24]
 8003ba2:	431a      	orrs	r2, r3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f042 0201 	orr.w	r2, r2, #1
 8003bba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2220      	movs	r2, #32
 8003bc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003bd8:	2300      	movs	r3, #0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3710      	adds	r7, #16
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	000186a0 	.word	0x000186a0
 8003be8:	001e847f 	.word	0x001e847f
 8003bec:	003d08ff 	.word	0x003d08ff
 8003bf0:	431bde83 	.word	0x431bde83
 8003bf4:	10624dd3 	.word	0x10624dd3

08003bf8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b088      	sub	sp, #32
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e128      	b.n	8003e5c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d109      	bne.n	8003c2a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a90      	ldr	r2, [pc, #576]	; (8003e64 <HAL_I2S_Init+0x26c>)
 8003c22:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003c24:	6878      	ldr	r0, [r7, #4]
 8003c26:	f7fc fe25 	bl	8000874 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2202      	movs	r2, #2
 8003c2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	69db      	ldr	r3, [r3, #28]
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	6812      	ldr	r2, [r2, #0]
 8003c3c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003c40:	f023 030f 	bic.w	r3, r3, #15
 8003c44:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	695b      	ldr	r3, [r3, #20]
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d060      	beq.n	8003d18 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d102      	bne.n	8003c64 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003c5e:	2310      	movs	r3, #16
 8003c60:	617b      	str	r3, [r7, #20]
 8003c62:	e001      	b.n	8003c68 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003c64:	2320      	movs	r3, #32
 8003c66:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	2b20      	cmp	r3, #32
 8003c6e:	d802      	bhi.n	8003c76 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	005b      	lsls	r3, r3, #1
 8003c74:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003c76:	2001      	movs	r0, #1
 8003c78:	f001 f9a2 	bl	8004fc0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003c7c:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c86:	d125      	bne.n	8003cd4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d010      	beq.n	8003cb2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	68fa      	ldr	r2, [r7, #12]
 8003c96:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c9a:	4613      	mov	r3, r2
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	4413      	add	r3, r2
 8003ca0:	005b      	lsls	r3, r3, #1
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	695b      	ldr	r3, [r3, #20]
 8003ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cac:	3305      	adds	r3, #5
 8003cae:	613b      	str	r3, [r7, #16]
 8003cb0:	e01f      	b.n	8003cf2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	00db      	lsls	r3, r3, #3
 8003cb6:	68fa      	ldr	r2, [r7, #12]
 8003cb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	4413      	add	r3, r2
 8003cc2:	005b      	lsls	r3, r3, #1
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	695b      	ldr	r3, [r3, #20]
 8003cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cce:	3305      	adds	r3, #5
 8003cd0:	613b      	str	r3, [r7, #16]
 8003cd2:	e00e      	b.n	8003cf2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cdc:	4613      	mov	r3, r2
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	4413      	add	r3, r2
 8003ce2:	005b      	lsls	r3, r3, #1
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cee:	3305      	adds	r3, #5
 8003cf0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	4a5c      	ldr	r2, [pc, #368]	; (8003e68 <HAL_I2S_Init+0x270>)
 8003cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cfa:	08db      	lsrs	r3, r3, #3
 8003cfc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	f003 0301 	and.w	r3, r3, #1
 8003d04:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003d06:	693a      	ldr	r2, [r7, #16]
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	085b      	lsrs	r3, r3, #1
 8003d0e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	021b      	lsls	r3, r3, #8
 8003d14:	61bb      	str	r3, [r7, #24]
 8003d16:	e003      	b.n	8003d20 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003d18:	2302      	movs	r3, #2
 8003d1a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d902      	bls.n	8003d2c <HAL_I2S_Init+0x134>
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	2bff      	cmp	r3, #255	; 0xff
 8003d2a:	d907      	bls.n	8003d3c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d30:	f043 0210 	orr.w	r2, r3, #16
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e08f      	b.n	8003e5c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	691a      	ldr	r2, [r3, #16]
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	ea42 0103 	orr.w	r1, r2, r3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	69fa      	ldr	r2, [r7, #28]
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	69db      	ldr	r3, [r3, #28]
 8003d56:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003d5a:	f023 030f 	bic.w	r3, r3, #15
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	6851      	ldr	r1, [r2, #4]
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	6892      	ldr	r2, [r2, #8]
 8003d66:	4311      	orrs	r1, r2
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	68d2      	ldr	r2, [r2, #12]
 8003d6c:	4311      	orrs	r1, r2
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	6992      	ldr	r2, [r2, #24]
 8003d72:	430a      	orrs	r2, r1
 8003d74:	431a      	orrs	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d7e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a1b      	ldr	r3, [r3, #32]
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d161      	bne.n	8003e4c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	4a38      	ldr	r2, [pc, #224]	; (8003e6c <HAL_I2S_Init+0x274>)
 8003d8c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a37      	ldr	r2, [pc, #220]	; (8003e70 <HAL_I2S_Init+0x278>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d101      	bne.n	8003d9c <HAL_I2S_Init+0x1a4>
 8003d98:	4b36      	ldr	r3, [pc, #216]	; (8003e74 <HAL_I2S_Init+0x27c>)
 8003d9a:	e001      	b.n	8003da0 <HAL_I2S_Init+0x1a8>
 8003d9c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003da0:	69db      	ldr	r3, [r3, #28]
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	6812      	ldr	r2, [r2, #0]
 8003da6:	4932      	ldr	r1, [pc, #200]	; (8003e70 <HAL_I2S_Init+0x278>)
 8003da8:	428a      	cmp	r2, r1
 8003daa:	d101      	bne.n	8003db0 <HAL_I2S_Init+0x1b8>
 8003dac:	4a31      	ldr	r2, [pc, #196]	; (8003e74 <HAL_I2S_Init+0x27c>)
 8003dae:	e001      	b.n	8003db4 <HAL_I2S_Init+0x1bc>
 8003db0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003db4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003db8:	f023 030f 	bic.w	r3, r3, #15
 8003dbc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a2b      	ldr	r2, [pc, #172]	; (8003e70 <HAL_I2S_Init+0x278>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d101      	bne.n	8003dcc <HAL_I2S_Init+0x1d4>
 8003dc8:	4b2a      	ldr	r3, [pc, #168]	; (8003e74 <HAL_I2S_Init+0x27c>)
 8003dca:	e001      	b.n	8003dd0 <HAL_I2S_Init+0x1d8>
 8003dcc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003dd0:	2202      	movs	r2, #2
 8003dd2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a25      	ldr	r2, [pc, #148]	; (8003e70 <HAL_I2S_Init+0x278>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d101      	bne.n	8003de2 <HAL_I2S_Init+0x1ea>
 8003dde:	4b25      	ldr	r3, [pc, #148]	; (8003e74 <HAL_I2S_Init+0x27c>)
 8003de0:	e001      	b.n	8003de6 <HAL_I2S_Init+0x1ee>
 8003de2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003de6:	69db      	ldr	r3, [r3, #28]
 8003de8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003df2:	d003      	beq.n	8003dfc <HAL_I2S_Init+0x204>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d103      	bne.n	8003e04 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003dfc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e00:	613b      	str	r3, [r7, #16]
 8003e02:	e001      	b.n	8003e08 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003e04:	2300      	movs	r3, #0
 8003e06:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	b299      	uxth	r1, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	699b      	ldr	r3, [r3, #24]
 8003e1c:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8003e1e:	4303      	orrs	r3, r0
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	430b      	orrs	r3, r1
 8003e24:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8003e26:	4313      	orrs	r3, r2
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	897b      	ldrh	r3, [r7, #10]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003e34:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a0d      	ldr	r2, [pc, #52]	; (8003e70 <HAL_I2S_Init+0x278>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d101      	bne.n	8003e44 <HAL_I2S_Init+0x24c>
 8003e40:	4b0c      	ldr	r3, [pc, #48]	; (8003e74 <HAL_I2S_Init+0x27c>)
 8003e42:	e001      	b.n	8003e48 <HAL_I2S_Init+0x250>
 8003e44:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e48:	897a      	ldrh	r2, [r7, #10]
 8003e4a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2201      	movs	r2, #1
 8003e56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003e5a:	2300      	movs	r3, #0
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3720      	adds	r7, #32
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}
 8003e64:	08003f6f 	.word	0x08003f6f
 8003e68:	cccccccd 	.word	0xcccccccd
 8003e6c:	08004085 	.word	0x08004085
 8003e70:	40003800 	.word	0x40003800
 8003e74:	40003400 	.word	0x40003400

08003e78 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003ea8:	bf00      	nop
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr

08003eb4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b082      	sub	sp, #8
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec0:	881a      	ldrh	r2, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ecc:	1c9a      	adds	r2, r3, #2
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	3b01      	subs	r3, #1
 8003eda:	b29a      	uxth	r2, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d10e      	bne.n	8003f08 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	685a      	ldr	r2, [r3, #4]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003ef8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2201      	movs	r2, #1
 8003efe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f7ff ffb8 	bl	8003e78 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003f08:	bf00      	nop
 8003f0a:	3708      	adds	r7, #8
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	68da      	ldr	r2, [r3, #12]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f22:	b292      	uxth	r2, r2
 8003f24:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f2a:	1c9a      	adds	r2, r3, #2
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	3b01      	subs	r3, #1
 8003f38:	b29a      	uxth	r2, r3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003f42:	b29b      	uxth	r3, r3
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d10e      	bne.n	8003f66 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	685a      	ldr	r2, [r3, #4]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003f56:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f7ff ff93 	bl	8003e8c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003f66:	bf00      	nop
 8003f68:	3708      	adds	r7, #8
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}

08003f6e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003f6e:	b580      	push	{r7, lr}
 8003f70:	b086      	sub	sp, #24
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b04      	cmp	r3, #4
 8003f88:	d13a      	bne.n	8004000 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	f003 0301 	and.w	r3, r3, #1
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d109      	bne.n	8003fa8 <I2S_IRQHandler+0x3a>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f9e:	2b40      	cmp	r3, #64	; 0x40
 8003fa0:	d102      	bne.n	8003fa8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7ff ffb4 	bl	8003f10 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fae:	2b40      	cmp	r3, #64	; 0x40
 8003fb0:	d126      	bne.n	8004000 <I2S_IRQHandler+0x92>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	f003 0320 	and.w	r3, r3, #32
 8003fbc:	2b20      	cmp	r3, #32
 8003fbe:	d11f      	bne.n	8004000 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	685a      	ldr	r2, [r3, #4]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003fce:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	613b      	str	r3, [r7, #16]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	613b      	str	r3, [r7, #16]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	613b      	str	r3, [r7, #16]
 8003fe4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff2:	f043 0202 	orr.w	r2, r3, #2
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f7ff ff50 	bl	8003ea0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004006:	b2db      	uxtb	r3, r3
 8004008:	2b03      	cmp	r3, #3
 800400a:	d136      	bne.n	800407a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	f003 0302 	and.w	r3, r3, #2
 8004012:	2b02      	cmp	r3, #2
 8004014:	d109      	bne.n	800402a <I2S_IRQHandler+0xbc>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004020:	2b80      	cmp	r3, #128	; 0x80
 8004022:	d102      	bne.n	800402a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f7ff ff45 	bl	8003eb4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	f003 0308 	and.w	r3, r3, #8
 8004030:	2b08      	cmp	r3, #8
 8004032:	d122      	bne.n	800407a <I2S_IRQHandler+0x10c>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f003 0320 	and.w	r3, r3, #32
 800403e:	2b20      	cmp	r3, #32
 8004040:	d11b      	bne.n	800407a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	685a      	ldr	r2, [r3, #4]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004050:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004052:	2300      	movs	r3, #0
 8004054:	60fb      	str	r3, [r7, #12]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	60fb      	str	r3, [r7, #12]
 800405e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800406c:	f043 0204 	orr.w	r2, r3, #4
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f7ff ff13 	bl	8003ea0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800407a:	bf00      	nop
 800407c:	3718      	adds	r7, #24
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
	...

08004084 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b088      	sub	sp, #32
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4aa2      	ldr	r2, [pc, #648]	; (8004324 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d101      	bne.n	80040a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800409e:	4ba2      	ldr	r3, [pc, #648]	; (8004328 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80040a0:	e001      	b.n	80040a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80040a2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a9b      	ldr	r2, [pc, #620]	; (8004324 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d101      	bne.n	80040c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80040bc:	4b9a      	ldr	r3, [pc, #616]	; (8004328 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80040be:	e001      	b.n	80040c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80040c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040d0:	d004      	beq.n	80040dc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	f040 8099 	bne.w	800420e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	f003 0302 	and.w	r3, r3, #2
 80040e2:	2b02      	cmp	r3, #2
 80040e4:	d107      	bne.n	80040f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d002      	beq.n	80040f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f000 f925 	bl	8004340 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	f003 0301 	and.w	r3, r3, #1
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d107      	bne.n	8004110 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004106:	2b00      	cmp	r3, #0
 8004108:	d002      	beq.n	8004110 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f9c8 	bl	80044a0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004116:	2b40      	cmp	r3, #64	; 0x40
 8004118:	d13a      	bne.n	8004190 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	f003 0320 	and.w	r3, r3, #32
 8004120:	2b00      	cmp	r3, #0
 8004122:	d035      	beq.n	8004190 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a7e      	ldr	r2, [pc, #504]	; (8004324 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d101      	bne.n	8004132 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800412e:	4b7e      	ldr	r3, [pc, #504]	; (8004328 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004130:	e001      	b.n	8004136 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004132:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004136:	685a      	ldr	r2, [r3, #4]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4979      	ldr	r1, [pc, #484]	; (8004324 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800413e:	428b      	cmp	r3, r1
 8004140:	d101      	bne.n	8004146 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004142:	4b79      	ldr	r3, [pc, #484]	; (8004328 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004144:	e001      	b.n	800414a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004146:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800414a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800414e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	685a      	ldr	r2, [r3, #4]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800415e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004160:	2300      	movs	r3, #0
 8004162:	60fb      	str	r3, [r7, #12]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	60fb      	str	r3, [r7, #12]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	60fb      	str	r3, [r7, #12]
 8004174:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2201      	movs	r2, #1
 800417a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004182:	f043 0202 	orr.w	r2, r3, #2
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f7ff fe88 	bl	8003ea0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004190:	69fb      	ldr	r3, [r7, #28]
 8004192:	f003 0308 	and.w	r3, r3, #8
 8004196:	2b08      	cmp	r3, #8
 8004198:	f040 80be 	bne.w	8004318 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	f003 0320 	and.w	r3, r3, #32
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	f000 80b8 	beq.w	8004318 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	685a      	ldr	r2, [r3, #4]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80041b6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a59      	ldr	r2, [pc, #356]	; (8004324 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d101      	bne.n	80041c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80041c2:	4b59      	ldr	r3, [pc, #356]	; (8004328 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80041c4:	e001      	b.n	80041ca <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80041c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80041ca:	685a      	ldr	r2, [r3, #4]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4954      	ldr	r1, [pc, #336]	; (8004324 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80041d2:	428b      	cmp	r3, r1
 80041d4:	d101      	bne.n	80041da <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80041d6:	4b54      	ldr	r3, [pc, #336]	; (8004328 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80041d8:	e001      	b.n	80041de <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80041da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80041de:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80041e2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80041e4:	2300      	movs	r3, #0
 80041e6:	60bb      	str	r3, [r7, #8]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	60bb      	str	r3, [r7, #8]
 80041f0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2201      	movs	r2, #1
 80041f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041fe:	f043 0204 	orr.w	r2, r3, #4
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f7ff fe4a 	bl	8003ea0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800420c:	e084      	b.n	8004318 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	f003 0302 	and.w	r3, r3, #2
 8004214:	2b02      	cmp	r3, #2
 8004216:	d107      	bne.n	8004228 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800421e:	2b00      	cmp	r3, #0
 8004220:	d002      	beq.n	8004228 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 f8be 	bl	80043a4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	f003 0301 	and.w	r3, r3, #1
 800422e:	2b01      	cmp	r3, #1
 8004230:	d107      	bne.n	8004242 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004238:	2b00      	cmp	r3, #0
 800423a:	d002      	beq.n	8004242 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f000 f8fd 	bl	800443c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004248:	2b40      	cmp	r3, #64	; 0x40
 800424a:	d12f      	bne.n	80042ac <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	f003 0320 	and.w	r3, r3, #32
 8004252:	2b00      	cmp	r3, #0
 8004254:	d02a      	beq.n	80042ac <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004264:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a2e      	ldr	r2, [pc, #184]	; (8004324 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d101      	bne.n	8004274 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004270:	4b2d      	ldr	r3, [pc, #180]	; (8004328 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004272:	e001      	b.n	8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004274:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004278:	685a      	ldr	r2, [r3, #4]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4929      	ldr	r1, [pc, #164]	; (8004324 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004280:	428b      	cmp	r3, r1
 8004282:	d101      	bne.n	8004288 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004284:	4b28      	ldr	r3, [pc, #160]	; (8004328 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004286:	e001      	b.n	800428c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004288:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800428c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004290:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800429e:	f043 0202 	orr.w	r2, r3, #2
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f7ff fdfa 	bl	8003ea0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80042ac:	69bb      	ldr	r3, [r7, #24]
 80042ae:	f003 0308 	and.w	r3, r3, #8
 80042b2:	2b08      	cmp	r3, #8
 80042b4:	d131      	bne.n	800431a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	f003 0320 	and.w	r3, r3, #32
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d02c      	beq.n	800431a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a17      	ldr	r2, [pc, #92]	; (8004324 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d101      	bne.n	80042ce <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80042ca:	4b17      	ldr	r3, [pc, #92]	; (8004328 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80042cc:	e001      	b.n	80042d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80042ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80042d2:	685a      	ldr	r2, [r3, #4]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4912      	ldr	r1, [pc, #72]	; (8004324 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80042da:	428b      	cmp	r3, r1
 80042dc:	d101      	bne.n	80042e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 80042de:	4b12      	ldr	r3, [pc, #72]	; (8004328 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80042e0:	e001      	b.n	80042e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 80042e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80042e6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80042ea:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	685a      	ldr	r2, [r3, #4]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80042fa:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004308:	f043 0204 	orr.w	r2, r3, #4
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7ff fdc5 	bl	8003ea0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004316:	e000      	b.n	800431a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004318:	bf00      	nop
}
 800431a:	bf00      	nop
 800431c:	3720      	adds	r7, #32
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	40003800 	.word	0x40003800
 8004328:	40003400 	.word	0x40003400

0800432c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004334:	bf00      	nop
 8004336:	370c      	adds	r7, #12
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b082      	sub	sp, #8
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800434c:	1c99      	adds	r1, r3, #2
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	6251      	str	r1, [r2, #36]	; 0x24
 8004352:	881a      	ldrh	r2, [r3, #0]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800435e:	b29b      	uxth	r3, r3
 8004360:	3b01      	subs	r3, #1
 8004362:	b29a      	uxth	r2, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800436c:	b29b      	uxth	r3, r3
 800436e:	2b00      	cmp	r3, #0
 8004370:	d113      	bne.n	800439a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	685a      	ldr	r2, [r3, #4]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004380:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004386:	b29b      	uxth	r3, r3
 8004388:	2b00      	cmp	r3, #0
 800438a:	d106      	bne.n	800439a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f7ff ffc9 	bl	800432c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800439a:	bf00      	nop
 800439c:	3708      	adds	r7, #8
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
	...

080043a4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b082      	sub	sp, #8
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b0:	1c99      	adds	r1, r3, #2
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	6251      	str	r1, [r2, #36]	; 0x24
 80043b6:	8819      	ldrh	r1, [r3, #0]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a1d      	ldr	r2, [pc, #116]	; (8004434 <I2SEx_TxISR_I2SExt+0x90>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d101      	bne.n	80043c6 <I2SEx_TxISR_I2SExt+0x22>
 80043c2:	4b1d      	ldr	r3, [pc, #116]	; (8004438 <I2SEx_TxISR_I2SExt+0x94>)
 80043c4:	e001      	b.n	80043ca <I2SEx_TxISR_I2SExt+0x26>
 80043c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80043ca:	460a      	mov	r2, r1
 80043cc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043d2:	b29b      	uxth	r3, r3
 80043d4:	3b01      	subs	r3, #1
 80043d6:	b29a      	uxth	r2, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d121      	bne.n	800442a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a12      	ldr	r2, [pc, #72]	; (8004434 <I2SEx_TxISR_I2SExt+0x90>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d101      	bne.n	80043f4 <I2SEx_TxISR_I2SExt+0x50>
 80043f0:	4b11      	ldr	r3, [pc, #68]	; (8004438 <I2SEx_TxISR_I2SExt+0x94>)
 80043f2:	e001      	b.n	80043f8 <I2SEx_TxISR_I2SExt+0x54>
 80043f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80043f8:	685a      	ldr	r2, [r3, #4]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	490d      	ldr	r1, [pc, #52]	; (8004434 <I2SEx_TxISR_I2SExt+0x90>)
 8004400:	428b      	cmp	r3, r1
 8004402:	d101      	bne.n	8004408 <I2SEx_TxISR_I2SExt+0x64>
 8004404:	4b0c      	ldr	r3, [pc, #48]	; (8004438 <I2SEx_TxISR_I2SExt+0x94>)
 8004406:	e001      	b.n	800440c <I2SEx_TxISR_I2SExt+0x68>
 8004408:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800440c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004410:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004416:	b29b      	uxth	r3, r3
 8004418:	2b00      	cmp	r3, #0
 800441a:	d106      	bne.n	800442a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f7ff ff81 	bl	800432c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800442a:	bf00      	nop
 800442c:	3708      	adds	r7, #8
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop
 8004434:	40003800 	.word	0x40003800
 8004438:	40003400 	.word	0x40003400

0800443c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b082      	sub	sp, #8
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68d8      	ldr	r0, [r3, #12]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800444e:	1c99      	adds	r1, r3, #2
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004454:	b282      	uxth	r2, r0
 8004456:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800445c:	b29b      	uxth	r3, r3
 800445e:	3b01      	subs	r3, #1
 8004460:	b29a      	uxth	r2, r3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800446a:	b29b      	uxth	r3, r3
 800446c:	2b00      	cmp	r3, #0
 800446e:	d113      	bne.n	8004498 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	685a      	ldr	r2, [r3, #4]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800447e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004484:	b29b      	uxth	r3, r3
 8004486:	2b00      	cmp	r3, #0
 8004488:	d106      	bne.n	8004498 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2201      	movs	r2, #1
 800448e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f7ff ff4a 	bl	800432c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004498:	bf00      	nop
 800449a:	3708      	adds	r7, #8
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}

080044a0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b082      	sub	sp, #8
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a20      	ldr	r2, [pc, #128]	; (8004530 <I2SEx_RxISR_I2SExt+0x90>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d101      	bne.n	80044b6 <I2SEx_RxISR_I2SExt+0x16>
 80044b2:	4b20      	ldr	r3, [pc, #128]	; (8004534 <I2SEx_RxISR_I2SExt+0x94>)
 80044b4:	e001      	b.n	80044ba <I2SEx_RxISR_I2SExt+0x1a>
 80044b6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044ba:	68d8      	ldr	r0, [r3, #12]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c0:	1c99      	adds	r1, r3, #2
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	62d1      	str	r1, [r2, #44]	; 0x2c
 80044c6:	b282      	uxth	r2, r0
 80044c8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	3b01      	subs	r3, #1
 80044d2:	b29a      	uxth	r2, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80044dc:	b29b      	uxth	r3, r3
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d121      	bne.n	8004526 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a12      	ldr	r2, [pc, #72]	; (8004530 <I2SEx_RxISR_I2SExt+0x90>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d101      	bne.n	80044f0 <I2SEx_RxISR_I2SExt+0x50>
 80044ec:	4b11      	ldr	r3, [pc, #68]	; (8004534 <I2SEx_RxISR_I2SExt+0x94>)
 80044ee:	e001      	b.n	80044f4 <I2SEx_RxISR_I2SExt+0x54>
 80044f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044f4:	685a      	ldr	r2, [r3, #4]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	490d      	ldr	r1, [pc, #52]	; (8004530 <I2SEx_RxISR_I2SExt+0x90>)
 80044fc:	428b      	cmp	r3, r1
 80044fe:	d101      	bne.n	8004504 <I2SEx_RxISR_I2SExt+0x64>
 8004500:	4b0c      	ldr	r3, [pc, #48]	; (8004534 <I2SEx_RxISR_I2SExt+0x94>)
 8004502:	e001      	b.n	8004508 <I2SEx_RxISR_I2SExt+0x68>
 8004504:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004508:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800450c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004512:	b29b      	uxth	r3, r3
 8004514:	2b00      	cmp	r3, #0
 8004516:	d106      	bne.n	8004526 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f7ff ff03 	bl	800432c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004526:	bf00      	nop
 8004528:	3708      	adds	r7, #8
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	40003800 	.word	0x40003800
 8004534:	40003400 	.word	0x40003400

08004538 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b086      	sub	sp, #24
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d101      	bne.n	800454a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e25b      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	2b00      	cmp	r3, #0
 8004554:	d075      	beq.n	8004642 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004556:	4ba3      	ldr	r3, [pc, #652]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	f003 030c 	and.w	r3, r3, #12
 800455e:	2b04      	cmp	r3, #4
 8004560:	d00c      	beq.n	800457c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004562:	4ba0      	ldr	r3, [pc, #640]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800456a:	2b08      	cmp	r3, #8
 800456c:	d112      	bne.n	8004594 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800456e:	4b9d      	ldr	r3, [pc, #628]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004576:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800457a:	d10b      	bne.n	8004594 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800457c:	4b99      	ldr	r3, [pc, #612]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d05b      	beq.n	8004640 <HAL_RCC_OscConfig+0x108>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d157      	bne.n	8004640 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e236      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800459c:	d106      	bne.n	80045ac <HAL_RCC_OscConfig+0x74>
 800459e:	4b91      	ldr	r3, [pc, #580]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a90      	ldr	r2, [pc, #576]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 80045a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045a8:	6013      	str	r3, [r2, #0]
 80045aa:	e01d      	b.n	80045e8 <HAL_RCC_OscConfig+0xb0>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045b4:	d10c      	bne.n	80045d0 <HAL_RCC_OscConfig+0x98>
 80045b6:	4b8b      	ldr	r3, [pc, #556]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a8a      	ldr	r2, [pc, #552]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 80045bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045c0:	6013      	str	r3, [r2, #0]
 80045c2:	4b88      	ldr	r3, [pc, #544]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a87      	ldr	r2, [pc, #540]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 80045c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045cc:	6013      	str	r3, [r2, #0]
 80045ce:	e00b      	b.n	80045e8 <HAL_RCC_OscConfig+0xb0>
 80045d0:	4b84      	ldr	r3, [pc, #528]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a83      	ldr	r2, [pc, #524]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 80045d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045da:	6013      	str	r3, [r2, #0]
 80045dc:	4b81      	ldr	r3, [pc, #516]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a80      	ldr	r2, [pc, #512]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 80045e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d013      	beq.n	8004618 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045f0:	f7fc fdb4 	bl	800115c <HAL_GetTick>
 80045f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045f6:	e008      	b.n	800460a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045f8:	f7fc fdb0 	bl	800115c <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	2b64      	cmp	r3, #100	; 0x64
 8004604:	d901      	bls.n	800460a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	e1fb      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800460a:	4b76      	ldr	r3, [pc, #472]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d0f0      	beq.n	80045f8 <HAL_RCC_OscConfig+0xc0>
 8004616:	e014      	b.n	8004642 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004618:	f7fc fda0 	bl	800115c <HAL_GetTick>
 800461c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800461e:	e008      	b.n	8004632 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004620:	f7fc fd9c 	bl	800115c <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	2b64      	cmp	r3, #100	; 0x64
 800462c:	d901      	bls.n	8004632 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	e1e7      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004632:	4b6c      	ldr	r3, [pc, #432]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1f0      	bne.n	8004620 <HAL_RCC_OscConfig+0xe8>
 800463e:	e000      	b.n	8004642 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004640:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0302 	and.w	r3, r3, #2
 800464a:	2b00      	cmp	r3, #0
 800464c:	d063      	beq.n	8004716 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800464e:	4b65      	ldr	r3, [pc, #404]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f003 030c 	and.w	r3, r3, #12
 8004656:	2b00      	cmp	r3, #0
 8004658:	d00b      	beq.n	8004672 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800465a:	4b62      	ldr	r3, [pc, #392]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004662:	2b08      	cmp	r3, #8
 8004664:	d11c      	bne.n	80046a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004666:	4b5f      	ldr	r3, [pc, #380]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d116      	bne.n	80046a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004672:	4b5c      	ldr	r3, [pc, #368]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0302 	and.w	r3, r3, #2
 800467a:	2b00      	cmp	r3, #0
 800467c:	d005      	beq.n	800468a <HAL_RCC_OscConfig+0x152>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	2b01      	cmp	r3, #1
 8004684:	d001      	beq.n	800468a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e1bb      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800468a:	4b56      	ldr	r3, [pc, #344]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	00db      	lsls	r3, r3, #3
 8004698:	4952      	ldr	r1, [pc, #328]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 800469a:	4313      	orrs	r3, r2
 800469c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800469e:	e03a      	b.n	8004716 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d020      	beq.n	80046ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046a8:	4b4f      	ldr	r3, [pc, #316]	; (80047e8 <HAL_RCC_OscConfig+0x2b0>)
 80046aa:	2201      	movs	r2, #1
 80046ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ae:	f7fc fd55 	bl	800115c <HAL_GetTick>
 80046b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046b4:	e008      	b.n	80046c8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046b6:	f7fc fd51 	bl	800115c <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	2b02      	cmp	r3, #2
 80046c2:	d901      	bls.n	80046c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80046c4:	2303      	movs	r3, #3
 80046c6:	e19c      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046c8:	4b46      	ldr	r3, [pc, #280]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 0302 	and.w	r3, r3, #2
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d0f0      	beq.n	80046b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046d4:	4b43      	ldr	r3, [pc, #268]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	00db      	lsls	r3, r3, #3
 80046e2:	4940      	ldr	r1, [pc, #256]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 80046e4:	4313      	orrs	r3, r2
 80046e6:	600b      	str	r3, [r1, #0]
 80046e8:	e015      	b.n	8004716 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046ea:	4b3f      	ldr	r3, [pc, #252]	; (80047e8 <HAL_RCC_OscConfig+0x2b0>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f0:	f7fc fd34 	bl	800115c <HAL_GetTick>
 80046f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046f6:	e008      	b.n	800470a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046f8:	f7fc fd30 	bl	800115c <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	2b02      	cmp	r3, #2
 8004704:	d901      	bls.n	800470a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e17b      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800470a:	4b36      	ldr	r3, [pc, #216]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1f0      	bne.n	80046f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0308 	and.w	r3, r3, #8
 800471e:	2b00      	cmp	r3, #0
 8004720:	d030      	beq.n	8004784 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	695b      	ldr	r3, [r3, #20]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d016      	beq.n	8004758 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800472a:	4b30      	ldr	r3, [pc, #192]	; (80047ec <HAL_RCC_OscConfig+0x2b4>)
 800472c:	2201      	movs	r2, #1
 800472e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004730:	f7fc fd14 	bl	800115c <HAL_GetTick>
 8004734:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004736:	e008      	b.n	800474a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004738:	f7fc fd10 	bl	800115c <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	2b02      	cmp	r3, #2
 8004744:	d901      	bls.n	800474a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e15b      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800474a:	4b26      	ldr	r3, [pc, #152]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 800474c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800474e:	f003 0302 	and.w	r3, r3, #2
 8004752:	2b00      	cmp	r3, #0
 8004754:	d0f0      	beq.n	8004738 <HAL_RCC_OscConfig+0x200>
 8004756:	e015      	b.n	8004784 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004758:	4b24      	ldr	r3, [pc, #144]	; (80047ec <HAL_RCC_OscConfig+0x2b4>)
 800475a:	2200      	movs	r2, #0
 800475c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800475e:	f7fc fcfd 	bl	800115c <HAL_GetTick>
 8004762:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004764:	e008      	b.n	8004778 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004766:	f7fc fcf9 	bl	800115c <HAL_GetTick>
 800476a:	4602      	mov	r2, r0
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	1ad3      	subs	r3, r2, r3
 8004770:	2b02      	cmp	r3, #2
 8004772:	d901      	bls.n	8004778 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004774:	2303      	movs	r3, #3
 8004776:	e144      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004778:	4b1a      	ldr	r3, [pc, #104]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 800477a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800477c:	f003 0302 	and.w	r3, r3, #2
 8004780:	2b00      	cmp	r3, #0
 8004782:	d1f0      	bne.n	8004766 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0304 	and.w	r3, r3, #4
 800478c:	2b00      	cmp	r3, #0
 800478e:	f000 80a0 	beq.w	80048d2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004792:	2300      	movs	r3, #0
 8004794:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004796:	4b13      	ldr	r3, [pc, #76]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 8004798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d10f      	bne.n	80047c2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047a2:	2300      	movs	r3, #0
 80047a4:	60bb      	str	r3, [r7, #8]
 80047a6:	4b0f      	ldr	r3, [pc, #60]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 80047a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047aa:	4a0e      	ldr	r2, [pc, #56]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 80047ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047b0:	6413      	str	r3, [r2, #64]	; 0x40
 80047b2:	4b0c      	ldr	r3, [pc, #48]	; (80047e4 <HAL_RCC_OscConfig+0x2ac>)
 80047b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ba:	60bb      	str	r3, [r7, #8]
 80047bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047be:	2301      	movs	r3, #1
 80047c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047c2:	4b0b      	ldr	r3, [pc, #44]	; (80047f0 <HAL_RCC_OscConfig+0x2b8>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d121      	bne.n	8004812 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047ce:	4b08      	ldr	r3, [pc, #32]	; (80047f0 <HAL_RCC_OscConfig+0x2b8>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a07      	ldr	r2, [pc, #28]	; (80047f0 <HAL_RCC_OscConfig+0x2b8>)
 80047d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047da:	f7fc fcbf 	bl	800115c <HAL_GetTick>
 80047de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047e0:	e011      	b.n	8004806 <HAL_RCC_OscConfig+0x2ce>
 80047e2:	bf00      	nop
 80047e4:	40023800 	.word	0x40023800
 80047e8:	42470000 	.word	0x42470000
 80047ec:	42470e80 	.word	0x42470e80
 80047f0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047f4:	f7fc fcb2 	bl	800115c <HAL_GetTick>
 80047f8:	4602      	mov	r2, r0
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d901      	bls.n	8004806 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e0fd      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004806:	4b81      	ldr	r3, [pc, #516]	; (8004a0c <HAL_RCC_OscConfig+0x4d4>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800480e:	2b00      	cmp	r3, #0
 8004810:	d0f0      	beq.n	80047f4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	2b01      	cmp	r3, #1
 8004818:	d106      	bne.n	8004828 <HAL_RCC_OscConfig+0x2f0>
 800481a:	4b7d      	ldr	r3, [pc, #500]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 800481c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800481e:	4a7c      	ldr	r2, [pc, #496]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 8004820:	f043 0301 	orr.w	r3, r3, #1
 8004824:	6713      	str	r3, [r2, #112]	; 0x70
 8004826:	e01c      	b.n	8004862 <HAL_RCC_OscConfig+0x32a>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	2b05      	cmp	r3, #5
 800482e:	d10c      	bne.n	800484a <HAL_RCC_OscConfig+0x312>
 8004830:	4b77      	ldr	r3, [pc, #476]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 8004832:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004834:	4a76      	ldr	r2, [pc, #472]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 8004836:	f043 0304 	orr.w	r3, r3, #4
 800483a:	6713      	str	r3, [r2, #112]	; 0x70
 800483c:	4b74      	ldr	r3, [pc, #464]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 800483e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004840:	4a73      	ldr	r2, [pc, #460]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 8004842:	f043 0301 	orr.w	r3, r3, #1
 8004846:	6713      	str	r3, [r2, #112]	; 0x70
 8004848:	e00b      	b.n	8004862 <HAL_RCC_OscConfig+0x32a>
 800484a:	4b71      	ldr	r3, [pc, #452]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 800484c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800484e:	4a70      	ldr	r2, [pc, #448]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 8004850:	f023 0301 	bic.w	r3, r3, #1
 8004854:	6713      	str	r3, [r2, #112]	; 0x70
 8004856:	4b6e      	ldr	r3, [pc, #440]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 8004858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800485a:	4a6d      	ldr	r2, [pc, #436]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 800485c:	f023 0304 	bic.w	r3, r3, #4
 8004860:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d015      	beq.n	8004896 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800486a:	f7fc fc77 	bl	800115c <HAL_GetTick>
 800486e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004870:	e00a      	b.n	8004888 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004872:	f7fc fc73 	bl	800115c <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004880:	4293      	cmp	r3, r2
 8004882:	d901      	bls.n	8004888 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004884:	2303      	movs	r3, #3
 8004886:	e0bc      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004888:	4b61      	ldr	r3, [pc, #388]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 800488a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800488c:	f003 0302 	and.w	r3, r3, #2
 8004890:	2b00      	cmp	r3, #0
 8004892:	d0ee      	beq.n	8004872 <HAL_RCC_OscConfig+0x33a>
 8004894:	e014      	b.n	80048c0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004896:	f7fc fc61 	bl	800115c <HAL_GetTick>
 800489a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800489c:	e00a      	b.n	80048b4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800489e:	f7fc fc5d 	bl	800115c <HAL_GetTick>
 80048a2:	4602      	mov	r2, r0
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d901      	bls.n	80048b4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80048b0:	2303      	movs	r3, #3
 80048b2:	e0a6      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048b4:	4b56      	ldr	r3, [pc, #344]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 80048b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b8:	f003 0302 	and.w	r3, r3, #2
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d1ee      	bne.n	800489e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048c0:	7dfb      	ldrb	r3, [r7, #23]
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d105      	bne.n	80048d2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048c6:	4b52      	ldr	r3, [pc, #328]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 80048c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ca:	4a51      	ldr	r2, [pc, #324]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 80048cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048d0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	f000 8092 	beq.w	8004a00 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048dc:	4b4c      	ldr	r3, [pc, #304]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	f003 030c 	and.w	r3, r3, #12
 80048e4:	2b08      	cmp	r3, #8
 80048e6:	d05c      	beq.n	80049a2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	699b      	ldr	r3, [r3, #24]
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d141      	bne.n	8004974 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048f0:	4b48      	ldr	r3, [pc, #288]	; (8004a14 <HAL_RCC_OscConfig+0x4dc>)
 80048f2:	2200      	movs	r2, #0
 80048f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048f6:	f7fc fc31 	bl	800115c <HAL_GetTick>
 80048fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048fc:	e008      	b.n	8004910 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048fe:	f7fc fc2d 	bl	800115c <HAL_GetTick>
 8004902:	4602      	mov	r2, r0
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	1ad3      	subs	r3, r2, r3
 8004908:	2b02      	cmp	r3, #2
 800490a:	d901      	bls.n	8004910 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800490c:	2303      	movs	r3, #3
 800490e:	e078      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004910:	4b3f      	ldr	r3, [pc, #252]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d1f0      	bne.n	80048fe <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	69da      	ldr	r2, [r3, #28]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6a1b      	ldr	r3, [r3, #32]
 8004924:	431a      	orrs	r2, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800492a:	019b      	lsls	r3, r3, #6
 800492c:	431a      	orrs	r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004932:	085b      	lsrs	r3, r3, #1
 8004934:	3b01      	subs	r3, #1
 8004936:	041b      	lsls	r3, r3, #16
 8004938:	431a      	orrs	r2, r3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800493e:	061b      	lsls	r3, r3, #24
 8004940:	4933      	ldr	r1, [pc, #204]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 8004942:	4313      	orrs	r3, r2
 8004944:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004946:	4b33      	ldr	r3, [pc, #204]	; (8004a14 <HAL_RCC_OscConfig+0x4dc>)
 8004948:	2201      	movs	r2, #1
 800494a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800494c:	f7fc fc06 	bl	800115c <HAL_GetTick>
 8004950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004952:	e008      	b.n	8004966 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004954:	f7fc fc02 	bl	800115c <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	2b02      	cmp	r3, #2
 8004960:	d901      	bls.n	8004966 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e04d      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004966:	4b2a      	ldr	r3, [pc, #168]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d0f0      	beq.n	8004954 <HAL_RCC_OscConfig+0x41c>
 8004972:	e045      	b.n	8004a00 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004974:	4b27      	ldr	r3, [pc, #156]	; (8004a14 <HAL_RCC_OscConfig+0x4dc>)
 8004976:	2200      	movs	r2, #0
 8004978:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800497a:	f7fc fbef 	bl	800115c <HAL_GetTick>
 800497e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004980:	e008      	b.n	8004994 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004982:	f7fc fbeb 	bl	800115c <HAL_GetTick>
 8004986:	4602      	mov	r2, r0
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	1ad3      	subs	r3, r2, r3
 800498c:	2b02      	cmp	r3, #2
 800498e:	d901      	bls.n	8004994 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004990:	2303      	movs	r3, #3
 8004992:	e036      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004994:	4b1e      	ldr	r3, [pc, #120]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1f0      	bne.n	8004982 <HAL_RCC_OscConfig+0x44a>
 80049a0:	e02e      	b.n	8004a00 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d101      	bne.n	80049ae <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e029      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80049ae:	4b18      	ldr	r3, [pc, #96]	; (8004a10 <HAL_RCC_OscConfig+0x4d8>)
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	69db      	ldr	r3, [r3, #28]
 80049be:	429a      	cmp	r2, r3
 80049c0:	d11c      	bne.n	80049fc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d115      	bne.n	80049fc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80049d0:	68fa      	ldr	r2, [r7, #12]
 80049d2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80049d6:	4013      	ands	r3, r2
 80049d8:	687a      	ldr	r2, [r7, #4]
 80049da:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049dc:	4293      	cmp	r3, r2
 80049de:	d10d      	bne.n	80049fc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d106      	bne.n	80049fc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d001      	beq.n	8004a00 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e000      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004a00:	2300      	movs	r3, #0
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3718      	adds	r7, #24
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	40007000 	.word	0x40007000
 8004a10:	40023800 	.word	0x40023800
 8004a14:	42470060 	.word	0x42470060

08004a18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d101      	bne.n	8004a2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e0cc      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a2c:	4b68      	ldr	r3, [pc, #416]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 030f 	and.w	r3, r3, #15
 8004a34:	683a      	ldr	r2, [r7, #0]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d90c      	bls.n	8004a54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a3a:	4b65      	ldr	r3, [pc, #404]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a3c:	683a      	ldr	r2, [r7, #0]
 8004a3e:	b2d2      	uxtb	r2, r2
 8004a40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a42:	4b63      	ldr	r3, [pc, #396]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 030f 	and.w	r3, r3, #15
 8004a4a:	683a      	ldr	r2, [r7, #0]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d001      	beq.n	8004a54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e0b8      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d020      	beq.n	8004aa2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0304 	and.w	r3, r3, #4
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d005      	beq.n	8004a78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a6c:	4b59      	ldr	r3, [pc, #356]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	4a58      	ldr	r2, [pc, #352]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a76:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0308 	and.w	r3, r3, #8
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d005      	beq.n	8004a90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a84:	4b53      	ldr	r3, [pc, #332]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	4a52      	ldr	r2, [pc, #328]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a90:	4b50      	ldr	r3, [pc, #320]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	494d      	ldr	r1, [pc, #308]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0301 	and.w	r3, r3, #1
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d044      	beq.n	8004b38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d107      	bne.n	8004ac6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ab6:	4b47      	ldr	r3, [pc, #284]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d119      	bne.n	8004af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e07f      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d003      	beq.n	8004ad6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ad2:	2b03      	cmp	r3, #3
 8004ad4:	d107      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ad6:	4b3f      	ldr	r3, [pc, #252]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d109      	bne.n	8004af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e06f      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ae6:	4b3b      	ldr	r3, [pc, #236]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0302 	and.w	r3, r3, #2
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d101      	bne.n	8004af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e067      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004af6:	4b37      	ldr	r3, [pc, #220]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	f023 0203 	bic.w	r2, r3, #3
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	4934      	ldr	r1, [pc, #208]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b04:	4313      	orrs	r3, r2
 8004b06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b08:	f7fc fb28 	bl	800115c <HAL_GetTick>
 8004b0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b0e:	e00a      	b.n	8004b26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b10:	f7fc fb24 	bl	800115c <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d901      	bls.n	8004b26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e04f      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b26:	4b2b      	ldr	r3, [pc, #172]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f003 020c 	and.w	r2, r3, #12
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d1eb      	bne.n	8004b10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b38:	4b25      	ldr	r3, [pc, #148]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 030f 	and.w	r3, r3, #15
 8004b40:	683a      	ldr	r2, [r7, #0]
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d20c      	bcs.n	8004b60 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b46:	4b22      	ldr	r3, [pc, #136]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b48:	683a      	ldr	r2, [r7, #0]
 8004b4a:	b2d2      	uxtb	r2, r2
 8004b4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b4e:	4b20      	ldr	r3, [pc, #128]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 030f 	and.w	r3, r3, #15
 8004b56:	683a      	ldr	r2, [r7, #0]
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d001      	beq.n	8004b60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e032      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0304 	and.w	r3, r3, #4
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d008      	beq.n	8004b7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b6c:	4b19      	ldr	r3, [pc, #100]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	4916      	ldr	r1, [pc, #88]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0308 	and.w	r3, r3, #8
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d009      	beq.n	8004b9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b8a:	4b12      	ldr	r3, [pc, #72]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	00db      	lsls	r3, r3, #3
 8004b98:	490e      	ldr	r1, [pc, #56]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b9e:	f000 f821 	bl	8004be4 <HAL_RCC_GetSysClockFreq>
 8004ba2:	4601      	mov	r1, r0
 8004ba4:	4b0b      	ldr	r3, [pc, #44]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	091b      	lsrs	r3, r3, #4
 8004baa:	f003 030f 	and.w	r3, r3, #15
 8004bae:	4a0a      	ldr	r2, [pc, #40]	; (8004bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8004bb0:	5cd3      	ldrb	r3, [r2, r3]
 8004bb2:	fa21 f303 	lsr.w	r3, r1, r3
 8004bb6:	4a09      	ldr	r2, [pc, #36]	; (8004bdc <HAL_RCC_ClockConfig+0x1c4>)
 8004bb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004bba:	4b09      	ldr	r3, [pc, #36]	; (8004be0 <HAL_RCC_ClockConfig+0x1c8>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7fc fa88 	bl	80010d4 <HAL_InitTick>

  return HAL_OK;
 8004bc4:	2300      	movs	r3, #0
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3710      	adds	r7, #16
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	bf00      	nop
 8004bd0:	40023c00 	.word	0x40023c00
 8004bd4:	40023800 	.word	0x40023800
 8004bd8:	08009f38 	.word	0x08009f38
 8004bdc:	20000000 	.word	0x20000000
 8004be0:	20000004 	.word	0x20000004

08004be4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004be6:	b085      	sub	sp, #20
 8004be8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004bea:	2300      	movs	r3, #0
 8004bec:	607b      	str	r3, [r7, #4]
 8004bee:	2300      	movs	r3, #0
 8004bf0:	60fb      	str	r3, [r7, #12]
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bfa:	4b63      	ldr	r3, [pc, #396]	; (8004d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	f003 030c 	and.w	r3, r3, #12
 8004c02:	2b04      	cmp	r3, #4
 8004c04:	d007      	beq.n	8004c16 <HAL_RCC_GetSysClockFreq+0x32>
 8004c06:	2b08      	cmp	r3, #8
 8004c08:	d008      	beq.n	8004c1c <HAL_RCC_GetSysClockFreq+0x38>
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	f040 80b4 	bne.w	8004d78 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c10:	4b5e      	ldr	r3, [pc, #376]	; (8004d8c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004c12:	60bb      	str	r3, [r7, #8]
       break;
 8004c14:	e0b3      	b.n	8004d7e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c16:	4b5e      	ldr	r3, [pc, #376]	; (8004d90 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004c18:	60bb      	str	r3, [r7, #8]
      break;
 8004c1a:	e0b0      	b.n	8004d7e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c1c:	4b5a      	ldr	r3, [pc, #360]	; (8004d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c24:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c26:	4b58      	ldr	r3, [pc, #352]	; (8004d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d04a      	beq.n	8004cc8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c32:	4b55      	ldr	r3, [pc, #340]	; (8004d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	099b      	lsrs	r3, r3, #6
 8004c38:	f04f 0400 	mov.w	r4, #0
 8004c3c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004c40:	f04f 0200 	mov.w	r2, #0
 8004c44:	ea03 0501 	and.w	r5, r3, r1
 8004c48:	ea04 0602 	and.w	r6, r4, r2
 8004c4c:	4629      	mov	r1, r5
 8004c4e:	4632      	mov	r2, r6
 8004c50:	f04f 0300 	mov.w	r3, #0
 8004c54:	f04f 0400 	mov.w	r4, #0
 8004c58:	0154      	lsls	r4, r2, #5
 8004c5a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004c5e:	014b      	lsls	r3, r1, #5
 8004c60:	4619      	mov	r1, r3
 8004c62:	4622      	mov	r2, r4
 8004c64:	1b49      	subs	r1, r1, r5
 8004c66:	eb62 0206 	sbc.w	r2, r2, r6
 8004c6a:	f04f 0300 	mov.w	r3, #0
 8004c6e:	f04f 0400 	mov.w	r4, #0
 8004c72:	0194      	lsls	r4, r2, #6
 8004c74:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004c78:	018b      	lsls	r3, r1, #6
 8004c7a:	1a5b      	subs	r3, r3, r1
 8004c7c:	eb64 0402 	sbc.w	r4, r4, r2
 8004c80:	f04f 0100 	mov.w	r1, #0
 8004c84:	f04f 0200 	mov.w	r2, #0
 8004c88:	00e2      	lsls	r2, r4, #3
 8004c8a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004c8e:	00d9      	lsls	r1, r3, #3
 8004c90:	460b      	mov	r3, r1
 8004c92:	4614      	mov	r4, r2
 8004c94:	195b      	adds	r3, r3, r5
 8004c96:	eb44 0406 	adc.w	r4, r4, r6
 8004c9a:	f04f 0100 	mov.w	r1, #0
 8004c9e:	f04f 0200 	mov.w	r2, #0
 8004ca2:	0262      	lsls	r2, r4, #9
 8004ca4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004ca8:	0259      	lsls	r1, r3, #9
 8004caa:	460b      	mov	r3, r1
 8004cac:	4614      	mov	r4, r2
 8004cae:	4618      	mov	r0, r3
 8004cb0:	4621      	mov	r1, r4
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f04f 0400 	mov.w	r4, #0
 8004cb8:	461a      	mov	r2, r3
 8004cba:	4623      	mov	r3, r4
 8004cbc:	f7fb fa84 	bl	80001c8 <__aeabi_uldivmod>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	460c      	mov	r4, r1
 8004cc4:	60fb      	str	r3, [r7, #12]
 8004cc6:	e049      	b.n	8004d5c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cc8:	4b2f      	ldr	r3, [pc, #188]	; (8004d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	099b      	lsrs	r3, r3, #6
 8004cce:	f04f 0400 	mov.w	r4, #0
 8004cd2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004cd6:	f04f 0200 	mov.w	r2, #0
 8004cda:	ea03 0501 	and.w	r5, r3, r1
 8004cde:	ea04 0602 	and.w	r6, r4, r2
 8004ce2:	4629      	mov	r1, r5
 8004ce4:	4632      	mov	r2, r6
 8004ce6:	f04f 0300 	mov.w	r3, #0
 8004cea:	f04f 0400 	mov.w	r4, #0
 8004cee:	0154      	lsls	r4, r2, #5
 8004cf0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004cf4:	014b      	lsls	r3, r1, #5
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	4622      	mov	r2, r4
 8004cfa:	1b49      	subs	r1, r1, r5
 8004cfc:	eb62 0206 	sbc.w	r2, r2, r6
 8004d00:	f04f 0300 	mov.w	r3, #0
 8004d04:	f04f 0400 	mov.w	r4, #0
 8004d08:	0194      	lsls	r4, r2, #6
 8004d0a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004d0e:	018b      	lsls	r3, r1, #6
 8004d10:	1a5b      	subs	r3, r3, r1
 8004d12:	eb64 0402 	sbc.w	r4, r4, r2
 8004d16:	f04f 0100 	mov.w	r1, #0
 8004d1a:	f04f 0200 	mov.w	r2, #0
 8004d1e:	00e2      	lsls	r2, r4, #3
 8004d20:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004d24:	00d9      	lsls	r1, r3, #3
 8004d26:	460b      	mov	r3, r1
 8004d28:	4614      	mov	r4, r2
 8004d2a:	195b      	adds	r3, r3, r5
 8004d2c:	eb44 0406 	adc.w	r4, r4, r6
 8004d30:	f04f 0100 	mov.w	r1, #0
 8004d34:	f04f 0200 	mov.w	r2, #0
 8004d38:	02a2      	lsls	r2, r4, #10
 8004d3a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004d3e:	0299      	lsls	r1, r3, #10
 8004d40:	460b      	mov	r3, r1
 8004d42:	4614      	mov	r4, r2
 8004d44:	4618      	mov	r0, r3
 8004d46:	4621      	mov	r1, r4
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f04f 0400 	mov.w	r4, #0
 8004d4e:	461a      	mov	r2, r3
 8004d50:	4623      	mov	r3, r4
 8004d52:	f7fb fa39 	bl	80001c8 <__aeabi_uldivmod>
 8004d56:	4603      	mov	r3, r0
 8004d58:	460c      	mov	r4, r1
 8004d5a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d5c:	4b0a      	ldr	r3, [pc, #40]	; (8004d88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	0c1b      	lsrs	r3, r3, #16
 8004d62:	f003 0303 	and.w	r3, r3, #3
 8004d66:	3301      	adds	r3, #1
 8004d68:	005b      	lsls	r3, r3, #1
 8004d6a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004d6c:	68fa      	ldr	r2, [r7, #12]
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d74:	60bb      	str	r3, [r7, #8]
      break;
 8004d76:	e002      	b.n	8004d7e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d78:	4b04      	ldr	r3, [pc, #16]	; (8004d8c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004d7a:	60bb      	str	r3, [r7, #8]
      break;
 8004d7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d7e:	68bb      	ldr	r3, [r7, #8]
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3714      	adds	r7, #20
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d88:	40023800 	.word	0x40023800
 8004d8c:	00f42400 	.word	0x00f42400
 8004d90:	007a1200 	.word	0x007a1200

08004d94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d94:	b480      	push	{r7}
 8004d96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d98:	4b03      	ldr	r3, [pc, #12]	; (8004da8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr
 8004da6:	bf00      	nop
 8004da8:	20000000 	.word	0x20000000

08004dac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004db0:	f7ff fff0 	bl	8004d94 <HAL_RCC_GetHCLKFreq>
 8004db4:	4601      	mov	r1, r0
 8004db6:	4b05      	ldr	r3, [pc, #20]	; (8004dcc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	0a9b      	lsrs	r3, r3, #10
 8004dbc:	f003 0307 	and.w	r3, r3, #7
 8004dc0:	4a03      	ldr	r2, [pc, #12]	; (8004dd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004dc2:	5cd3      	ldrb	r3, [r2, r3]
 8004dc4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	40023800 	.word	0x40023800
 8004dd0:	08009f48 	.word	0x08009f48

08004dd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004dd8:	f7ff ffdc 	bl	8004d94 <HAL_RCC_GetHCLKFreq>
 8004ddc:	4601      	mov	r1, r0
 8004dde:	4b05      	ldr	r3, [pc, #20]	; (8004df4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	0b5b      	lsrs	r3, r3, #13
 8004de4:	f003 0307 	and.w	r3, r3, #7
 8004de8:	4a03      	ldr	r2, [pc, #12]	; (8004df8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004dea:	5cd3      	ldrb	r3, [r2, r3]
 8004dec:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	40023800 	.word	0x40023800
 8004df8:	08009f48 	.word	0x08009f48

08004dfc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b086      	sub	sp, #24
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e04:	2300      	movs	r3, #0
 8004e06:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0301 	and.w	r3, r3, #1
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d105      	bne.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d035      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004e24:	4b62      	ldr	r3, [pc, #392]	; (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004e26:	2200      	movs	r2, #0
 8004e28:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e2a:	f7fc f997 	bl	800115c <HAL_GetTick>
 8004e2e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e30:	e008      	b.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004e32:	f7fc f993 	bl	800115c <HAL_GetTick>
 8004e36:	4602      	mov	r2, r0
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	2b02      	cmp	r3, #2
 8004e3e:	d901      	bls.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e40:	2303      	movs	r3, #3
 8004e42:	e0b0      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e44:	4b5b      	ldr	r3, [pc, #364]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1f0      	bne.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	019a      	lsls	r2, r3, #6
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	071b      	lsls	r3, r3, #28
 8004e5c:	4955      	ldr	r1, [pc, #340]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e64:	4b52      	ldr	r3, [pc, #328]	; (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004e66:	2201      	movs	r2, #1
 8004e68:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e6a:	f7fc f977 	bl	800115c <HAL_GetTick>
 8004e6e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e70:	e008      	b.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004e72:	f7fc f973 	bl	800115c <HAL_GetTick>
 8004e76:	4602      	mov	r2, r0
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	2b02      	cmp	r3, #2
 8004e7e:	d901      	bls.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e80:	2303      	movs	r3, #3
 8004e82:	e090      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e84:	4b4b      	ldr	r3, [pc, #300]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d0f0      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0302 	and.w	r3, r3, #2
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	f000 8083 	beq.w	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	60fb      	str	r3, [r7, #12]
 8004ea2:	4b44      	ldr	r3, [pc, #272]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea6:	4a43      	ldr	r2, [pc, #268]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ea8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004eac:	6413      	str	r3, [r2, #64]	; 0x40
 8004eae:	4b41      	ldr	r3, [pc, #260]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004eb6:	60fb      	str	r3, [r7, #12]
 8004eb8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004eba:	4b3f      	ldr	r3, [pc, #252]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a3e      	ldr	r2, [pc, #248]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ec0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ec4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004ec6:	f7fc f949 	bl	800115c <HAL_GetTick>
 8004eca:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004ecc:	e008      	b.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004ece:	f7fc f945 	bl	800115c <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d901      	bls.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004edc:	2303      	movs	r3, #3
 8004ede:	e062      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004ee0:	4b35      	ldr	r3, [pc, #212]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d0f0      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004eec:	4b31      	ldr	r3, [pc, #196]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004eee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ef0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ef4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d02f      	beq.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f04:	693a      	ldr	r2, [r7, #16]
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d028      	beq.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f0a:	4b2a      	ldr	r3, [pc, #168]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f12:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f14:	4b29      	ldr	r3, [pc, #164]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004f16:	2201      	movs	r2, #1
 8004f18:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f1a:	4b28      	ldr	r3, [pc, #160]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004f20:	4a24      	ldr	r2, [pc, #144]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f26:	4b23      	ldr	r3, [pc, #140]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d114      	bne.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004f32:	f7fc f913 	bl	800115c <HAL_GetTick>
 8004f36:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f38:	e00a      	b.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f3a:	f7fc f90f 	bl	800115c <HAL_GetTick>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	1ad3      	subs	r3, r2, r3
 8004f44:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d901      	bls.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004f4c:	2303      	movs	r3, #3
 8004f4e:	e02a      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f50:	4b18      	ldr	r3, [pc, #96]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f54:	f003 0302 	and.w	r3, r3, #2
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d0ee      	beq.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f64:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f68:	d10d      	bne.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004f6a:	4b12      	ldr	r3, [pc, #72]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004f7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f7e:	490d      	ldr	r1, [pc, #52]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f80:	4313      	orrs	r3, r2
 8004f82:	608b      	str	r3, [r1, #8]
 8004f84:	e005      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004f86:	4b0b      	ldr	r3, [pc, #44]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	4a0a      	ldr	r2, [pc, #40]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f8c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004f90:	6093      	str	r3, [r2, #8]
 8004f92:	4b08      	ldr	r3, [pc, #32]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f94:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f9e:	4905      	ldr	r1, [pc, #20]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3718      	adds	r7, #24
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
 8004fae:	bf00      	nop
 8004fb0:	42470068 	.word	0x42470068
 8004fb4:	40023800 	.word	0x40023800
 8004fb8:	40007000 	.word	0x40007000
 8004fbc:	42470e40 	.word	0x42470e40

08004fc0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b087      	sub	sp, #28
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d13d      	bne.n	800505a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004fde:	4b22      	ldr	r3, [pc, #136]	; (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004fe6:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d004      	beq.n	8004ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d12f      	bne.n	8005052 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004ff2:	4b1e      	ldr	r3, [pc, #120]	; (800506c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004ff4:	617b      	str	r3, [r7, #20]
          break;
 8004ff6:	e02f      	b.n	8005058 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004ff8:	4b1b      	ldr	r3, [pc, #108]	; (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005000:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005004:	d108      	bne.n	8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005006:	4b18      	ldr	r3, [pc, #96]	; (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800500e:	4a18      	ldr	r2, [pc, #96]	; (8005070 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005010:	fbb2 f3f3 	udiv	r3, r2, r3
 8005014:	613b      	str	r3, [r7, #16]
 8005016:	e007      	b.n	8005028 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005018:	4b13      	ldr	r3, [pc, #76]	; (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005020:	4a14      	ldr	r2, [pc, #80]	; (8005074 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005022:	fbb2 f3f3 	udiv	r3, r2, r3
 8005026:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005028:	4b0f      	ldr	r3, [pc, #60]	; (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800502a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800502e:	099b      	lsrs	r3, r3, #6
 8005030:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	fb02 f303 	mul.w	r3, r2, r3
 800503a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800503c:	4b0a      	ldr	r3, [pc, #40]	; (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800503e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005042:	0f1b      	lsrs	r3, r3, #28
 8005044:	f003 0307 	and.w	r3, r3, #7
 8005048:	68ba      	ldr	r2, [r7, #8]
 800504a:	fbb2 f3f3 	udiv	r3, r2, r3
 800504e:	617b      	str	r3, [r7, #20]
          break;
 8005050:	e002      	b.n	8005058 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005052:	2300      	movs	r3, #0
 8005054:	617b      	str	r3, [r7, #20]
          break;
 8005056:	bf00      	nop
        }
      }
      break;
 8005058:	bf00      	nop
    }
  }
  return frequency;
 800505a:	697b      	ldr	r3, [r7, #20]
}
 800505c:	4618      	mov	r0, r3
 800505e:	371c      	adds	r7, #28
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr
 8005068:	40023800 	.word	0x40023800
 800506c:	00bb8000 	.word	0x00bb8000
 8005070:	007a1200 	.word	0x007a1200
 8005074:	00f42400 	.word	0x00f42400

08005078 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b082      	sub	sp, #8
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d101      	bne.n	800508a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e056      	b.n	8005138 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2200      	movs	r2, #0
 800508e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005096:	b2db      	uxtb	r3, r3
 8005098:	2b00      	cmp	r3, #0
 800509a:	d106      	bne.n	80050aa <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f7fb fd65 	bl	8000b74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2202      	movs	r2, #2
 80050ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050c0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	685a      	ldr	r2, [r3, #4]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	431a      	orrs	r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	68db      	ldr	r3, [r3, #12]
 80050d0:	431a      	orrs	r2, r3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	691b      	ldr	r3, [r3, #16]
 80050d6:	431a      	orrs	r2, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	431a      	orrs	r2, r3
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050e6:	431a      	orrs	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	69db      	ldr	r3, [r3, #28]
 80050ec:	431a      	orrs	r2, r3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6a1b      	ldr	r3, [r3, #32]
 80050f2:	ea42 0103 	orr.w	r1, r2, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	430a      	orrs	r2, r1
 8005100:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	699b      	ldr	r3, [r3, #24]
 8005106:	0c1b      	lsrs	r3, r3, #16
 8005108:	f003 0104 	and.w	r1, r3, #4
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	430a      	orrs	r2, r1
 8005116:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	69da      	ldr	r2, [r3, #28]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005126:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2201      	movs	r2, #1
 8005132:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005136:	2300      	movs	r3, #0
}
 8005138:	4618      	mov	r0, r3
 800513a:	3708      	adds	r7, #8
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d101      	bne.n	8005152 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e03f      	b.n	80051d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005158:	b2db      	uxtb	r3, r3
 800515a:	2b00      	cmp	r3, #0
 800515c:	d106      	bne.n	800516c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f7fb feb4 	bl	8000ed4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2224      	movs	r2, #36	; 0x24
 8005170:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68da      	ldr	r2, [r3, #12]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005182:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 fcd3 	bl	8005b30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	691a      	ldr	r2, [r3, #16]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005198:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	695a      	ldr	r2, [r3, #20]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80051a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	68da      	ldr	r2, [r3, #12]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80051b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2200      	movs	r2, #0
 80051be:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2220      	movs	r2, #32
 80051c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2220      	movs	r2, #32
 80051cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80051d0:	2300      	movs	r3, #0
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3708      	adds	r7, #8
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}

080051da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051da:	b580      	push	{r7, lr}
 80051dc:	b088      	sub	sp, #32
 80051de:	af02      	add	r7, sp, #8
 80051e0:	60f8      	str	r0, [r7, #12]
 80051e2:	60b9      	str	r1, [r7, #8]
 80051e4:	603b      	str	r3, [r7, #0]
 80051e6:	4613      	mov	r3, r2
 80051e8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80051ea:	2300      	movs	r3, #0
 80051ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	2b20      	cmp	r3, #32
 80051f8:	f040 8083 	bne.w	8005302 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d002      	beq.n	8005208 <HAL_UART_Transmit+0x2e>
 8005202:	88fb      	ldrh	r3, [r7, #6]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d101      	bne.n	800520c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e07b      	b.n	8005304 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005212:	2b01      	cmp	r3, #1
 8005214:	d101      	bne.n	800521a <HAL_UART_Transmit+0x40>
 8005216:	2302      	movs	r3, #2
 8005218:	e074      	b.n	8005304 <HAL_UART_Transmit+0x12a>
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2201      	movs	r2, #1
 800521e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2200      	movs	r2, #0
 8005226:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2221      	movs	r2, #33	; 0x21
 800522c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005230:	f7fb ff94 	bl	800115c <HAL_GetTick>
 8005234:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	88fa      	ldrh	r2, [r7, #6]
 800523a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	88fa      	ldrh	r2, [r7, #6]
 8005240:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800524a:	e042      	b.n	80052d2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005250:	b29b      	uxth	r3, r3
 8005252:	3b01      	subs	r3, #1
 8005254:	b29a      	uxth	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005262:	d122      	bne.n	80052aa <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	9300      	str	r3, [sp, #0]
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	2200      	movs	r2, #0
 800526c:	2180      	movs	r1, #128	; 0x80
 800526e:	68f8      	ldr	r0, [r7, #12]
 8005270:	f000 fadc 	bl	800582c <UART_WaitOnFlagUntilTimeout>
 8005274:	4603      	mov	r3, r0
 8005276:	2b00      	cmp	r3, #0
 8005278:	d001      	beq.n	800527e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800527a:	2303      	movs	r3, #3
 800527c:	e042      	b.n	8005304 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	881b      	ldrh	r3, [r3, #0]
 8005286:	461a      	mov	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005290:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d103      	bne.n	80052a2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	3302      	adds	r3, #2
 800529e:	60bb      	str	r3, [r7, #8]
 80052a0:	e017      	b.n	80052d2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	3301      	adds	r3, #1
 80052a6:	60bb      	str	r3, [r7, #8]
 80052a8:	e013      	b.n	80052d2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	9300      	str	r3, [sp, #0]
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	2200      	movs	r2, #0
 80052b2:	2180      	movs	r1, #128	; 0x80
 80052b4:	68f8      	ldr	r0, [r7, #12]
 80052b6:	f000 fab9 	bl	800582c <UART_WaitOnFlagUntilTimeout>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d001      	beq.n	80052c4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e01f      	b.n	8005304 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	1c5a      	adds	r2, r3, #1
 80052c8:	60ba      	str	r2, [r7, #8]
 80052ca:	781a      	ldrb	r2, [r3, #0]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d1b7      	bne.n	800524c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	9300      	str	r3, [sp, #0]
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	2200      	movs	r2, #0
 80052e4:	2140      	movs	r1, #64	; 0x40
 80052e6:	68f8      	ldr	r0, [r7, #12]
 80052e8:	f000 faa0 	bl	800582c <UART_WaitOnFlagUntilTimeout>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d001      	beq.n	80052f6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80052f2:	2303      	movs	r3, #3
 80052f4:	e006      	b.n	8005304 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2220      	movs	r2, #32
 80052fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80052fe:	2300      	movs	r3, #0
 8005300:	e000      	b.n	8005304 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005302:	2302      	movs	r3, #2
  }
}
 8005304:	4618      	mov	r0, r3
 8005306:	3718      	adds	r7, #24
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}

0800530c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b086      	sub	sp, #24
 8005310:	af00      	add	r7, sp, #0
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	4613      	mov	r3, r2
 8005318:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b20      	cmp	r3, #32
 8005324:	d166      	bne.n	80053f4 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d002      	beq.n	8005332 <HAL_UART_Receive_DMA+0x26>
 800532c:	88fb      	ldrh	r3, [r7, #6]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d101      	bne.n	8005336 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e05f      	b.n	80053f6 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800533c:	2b01      	cmp	r3, #1
 800533e:	d101      	bne.n	8005344 <HAL_UART_Receive_DMA+0x38>
 8005340:	2302      	movs	r3, #2
 8005342:	e058      	b.n	80053f6 <HAL_UART_Receive_DMA+0xea>
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800534c:	68ba      	ldr	r2, [r7, #8]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	88fa      	ldrh	r2, [r7, #6]
 8005356:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2200      	movs	r2, #0
 800535c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2222      	movs	r2, #34	; 0x22
 8005362:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800536a:	4a25      	ldr	r2, [pc, #148]	; (8005400 <HAL_UART_Receive_DMA+0xf4>)
 800536c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005372:	4a24      	ldr	r2, [pc, #144]	; (8005404 <HAL_UART_Receive_DMA+0xf8>)
 8005374:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800537a:	4a23      	ldr	r2, [pc, #140]	; (8005408 <HAL_UART_Receive_DMA+0xfc>)
 800537c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005382:	2200      	movs	r2, #0
 8005384:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8005386:	f107 0308 	add.w	r3, r7, #8
 800538a:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	3304      	adds	r3, #4
 8005396:	4619      	mov	r1, r3
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	88fb      	ldrh	r3, [r7, #6]
 800539e:	f7fc f8cb 	bl	8001538 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80053a2:	2300      	movs	r3, #0
 80053a4:	613b      	str	r3, [r7, #16]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	613b      	str	r3, [r7, #16]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	613b      	str	r3, [r7, #16]
 80053b6:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68da      	ldr	r2, [r3, #12]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053ce:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	695a      	ldr	r2, [r3, #20]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f042 0201 	orr.w	r2, r2, #1
 80053de:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	695a      	ldr	r2, [r3, #20]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80053ee:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80053f0:	2300      	movs	r3, #0
 80053f2:	e000      	b.n	80053f6 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80053f4:	2302      	movs	r3, #2
  }
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3718      	adds	r7, #24
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	08005715 	.word	0x08005715
 8005404:	0800577d 	.word	0x0800577d
 8005408:	08005799 	.word	0x08005799

0800540c <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b084      	sub	sp, #16
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005414:	2300      	movs	r3, #0
 8005416:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005422:	2b80      	cmp	r3, #128	; 0x80
 8005424:	bf0c      	ite	eq
 8005426:	2301      	moveq	r3, #1
 8005428:	2300      	movne	r3, #0
 800542a:	b2db      	uxtb	r3, r3
 800542c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005434:	b2db      	uxtb	r3, r3
 8005436:	2b21      	cmp	r3, #33	; 0x21
 8005438:	d116      	bne.n	8005468 <HAL_UART_DMAStop+0x5c>
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d013      	beq.n	8005468 <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	695a      	ldr	r2, [r3, #20]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800544e:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005454:	2b00      	cmp	r3, #0
 8005456:	d004      	beq.n	8005462 <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800545c:	4618      	mov	r0, r3
 800545e:	f7fc f8c3 	bl	80015e8 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 fa2c 	bl	80058c0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005472:	2b40      	cmp	r3, #64	; 0x40
 8005474:	bf0c      	ite	eq
 8005476:	2301      	moveq	r3, #1
 8005478:	2300      	movne	r3, #0
 800547a:	b2db      	uxtb	r3, r3
 800547c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005484:	b2db      	uxtb	r3, r3
 8005486:	2b22      	cmp	r3, #34	; 0x22
 8005488:	d116      	bne.n	80054b8 <HAL_UART_DMAStop+0xac>
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d013      	beq.n	80054b8 <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	695a      	ldr	r2, [r3, #20]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800549e:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d004      	beq.n	80054b2 <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054ac:	4618      	mov	r0, r3
 80054ae:	f7fc f89b 	bl	80015e8 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 fa1a 	bl	80058ec <UART_EndRxTransfer>
  }

  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3710      	adds	r7, #16
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
	...

080054c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b088      	sub	sp, #32
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80054e4:	2300      	movs	r3, #0
 80054e6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80054e8:	2300      	movs	r3, #0
 80054ea:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80054ec:	69fb      	ldr	r3, [r7, #28]
 80054ee:	f003 030f 	and.w	r3, r3, #15
 80054f2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10d      	bne.n	8005516 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054fa:	69fb      	ldr	r3, [r7, #28]
 80054fc:	f003 0320 	and.w	r3, r3, #32
 8005500:	2b00      	cmp	r3, #0
 8005502:	d008      	beq.n	8005516 <HAL_UART_IRQHandler+0x52>
 8005504:	69bb      	ldr	r3, [r7, #24]
 8005506:	f003 0320 	and.w	r3, r3, #32
 800550a:	2b00      	cmp	r3, #0
 800550c:	d003      	beq.n	8005516 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f000 fa8c 	bl	8005a2c <UART_Receive_IT>
      return;
 8005514:	e0d1      	b.n	80056ba <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	2b00      	cmp	r3, #0
 800551a:	f000 80b0 	beq.w	800567e <HAL_UART_IRQHandler+0x1ba>
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	f003 0301 	and.w	r3, r3, #1
 8005524:	2b00      	cmp	r3, #0
 8005526:	d105      	bne.n	8005534 <HAL_UART_IRQHandler+0x70>
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800552e:	2b00      	cmp	r3, #0
 8005530:	f000 80a5 	beq.w	800567e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	f003 0301 	and.w	r3, r3, #1
 800553a:	2b00      	cmp	r3, #0
 800553c:	d00a      	beq.n	8005554 <HAL_UART_IRQHandler+0x90>
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005544:	2b00      	cmp	r3, #0
 8005546:	d005      	beq.n	8005554 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800554c:	f043 0201 	orr.w	r2, r3, #1
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	f003 0304 	and.w	r3, r3, #4
 800555a:	2b00      	cmp	r3, #0
 800555c:	d00a      	beq.n	8005574 <HAL_UART_IRQHandler+0xb0>
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	f003 0301 	and.w	r3, r3, #1
 8005564:	2b00      	cmp	r3, #0
 8005566:	d005      	beq.n	8005574 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800556c:	f043 0202 	orr.w	r2, r3, #2
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005574:	69fb      	ldr	r3, [r7, #28]
 8005576:	f003 0302 	and.w	r3, r3, #2
 800557a:	2b00      	cmp	r3, #0
 800557c:	d00a      	beq.n	8005594 <HAL_UART_IRQHandler+0xd0>
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	2b00      	cmp	r3, #0
 8005586:	d005      	beq.n	8005594 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800558c:	f043 0204 	orr.w	r2, r3, #4
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005594:	69fb      	ldr	r3, [r7, #28]
 8005596:	f003 0308 	and.w	r3, r3, #8
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00f      	beq.n	80055be <HAL_UART_IRQHandler+0xfa>
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	f003 0320 	and.w	r3, r3, #32
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d104      	bne.n	80055b2 <HAL_UART_IRQHandler+0xee>
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	f003 0301 	and.w	r3, r3, #1
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d005      	beq.n	80055be <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055b6:	f043 0208 	orr.w	r2, r3, #8
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d078      	beq.n	80056b8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	f003 0320 	and.w	r3, r3, #32
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d007      	beq.n	80055e0 <HAL_UART_IRQHandler+0x11c>
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	f003 0320 	and.w	r3, r3, #32
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d002      	beq.n	80055e0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f000 fa26 	bl	8005a2c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	695b      	ldr	r3, [r3, #20]
 80055e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ea:	2b40      	cmp	r3, #64	; 0x40
 80055ec:	bf0c      	ite	eq
 80055ee:	2301      	moveq	r3, #1
 80055f0:	2300      	movne	r3, #0
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055fa:	f003 0308 	and.w	r3, r3, #8
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d102      	bne.n	8005608 <HAL_UART_IRQHandler+0x144>
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d031      	beq.n	800566c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	f000 f96f 	bl	80058ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	695b      	ldr	r3, [r3, #20]
 8005614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005618:	2b40      	cmp	r3, #64	; 0x40
 800561a:	d123      	bne.n	8005664 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	695a      	ldr	r2, [r3, #20]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800562a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005630:	2b00      	cmp	r3, #0
 8005632:	d013      	beq.n	800565c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005638:	4a21      	ldr	r2, [pc, #132]	; (80056c0 <HAL_UART_IRQHandler+0x1fc>)
 800563a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005640:	4618      	mov	r0, r3
 8005642:	f7fc f841 	bl	80016c8 <HAL_DMA_Abort_IT>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d016      	beq.n	800567a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005650:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005656:	4610      	mov	r0, r2
 8005658:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800565a:	e00e      	b.n	800567a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f000 f84f 	bl	8005700 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005662:	e00a      	b.n	800567a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f000 f84b 	bl	8005700 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800566a:	e006      	b.n	800567a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f000 f847 	bl	8005700 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005678:	e01e      	b.n	80056b8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800567a:	bf00      	nop
    return;
 800567c:	e01c      	b.n	80056b8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800567e:	69fb      	ldr	r3, [r7, #28]
 8005680:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005684:	2b00      	cmp	r3, #0
 8005686:	d008      	beq.n	800569a <HAL_UART_IRQHandler+0x1d6>
 8005688:	69bb      	ldr	r3, [r7, #24]
 800568a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800568e:	2b00      	cmp	r3, #0
 8005690:	d003      	beq.n	800569a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f000 f95c 	bl	8005950 <UART_Transmit_IT>
    return;
 8005698:	e00f      	b.n	80056ba <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800569a:	69fb      	ldr	r3, [r7, #28]
 800569c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d00a      	beq.n	80056ba <HAL_UART_IRQHandler+0x1f6>
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d005      	beq.n	80056ba <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f000 f9a4 	bl	80059fc <UART_EndTransmit_IT>
    return;
 80056b4:	bf00      	nop
 80056b6:	e000      	b.n	80056ba <HAL_UART_IRQHandler+0x1f6>
    return;
 80056b8:	bf00      	nop
  }
}
 80056ba:	3720      	adds	r7, #32
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	08005929 	.word	0x08005929

080056c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80056cc:	bf00      	nop
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80056d8:	b480      	push	{r7}
 80056da:	b083      	sub	sp, #12
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80056e0:	bf00      	nop
 80056e2:	370c      	adds	r7, #12
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr

080056ec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80056f4:	bf00      	nop
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005708:	bf00      	nop
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr

08005714 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005720:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800572c:	2b00      	cmp	r3, #0
 800572e:	d11e      	bne.n	800576e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2200      	movs	r2, #0
 8005734:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	68da      	ldr	r2, [r3, #12]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005744:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	695a      	ldr	r2, [r3, #20]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f022 0201 	bic.w	r2, r2, #1
 8005754:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	695a      	ldr	r2, [r3, #20]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005764:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2220      	movs	r2, #32
 800576a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800576e:	68f8      	ldr	r0, [r7, #12]
 8005770:	f7ff ffb2 	bl	80056d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005774:	bf00      	nop
 8005776:	3710      	adds	r7, #16
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005788:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800578a:	68f8      	ldr	r0, [r7, #12]
 800578c:	f7ff ffae 	bl	80056ec <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005790:	bf00      	nop
 8005792:	3710      	adds	r7, #16
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}

08005798 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b084      	sub	sp, #16
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80057a0:	2300      	movs	r3, #0
 80057a2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057a8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	695b      	ldr	r3, [r3, #20]
 80057b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057b4:	2b80      	cmp	r3, #128	; 0x80
 80057b6:	bf0c      	ite	eq
 80057b8:	2301      	moveq	r3, #1
 80057ba:	2300      	movne	r3, #0
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b21      	cmp	r3, #33	; 0x21
 80057ca:	d108      	bne.n	80057de <UART_DMAError+0x46>
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d005      	beq.n	80057de <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	2200      	movs	r2, #0
 80057d6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80057d8:	68b8      	ldr	r0, [r7, #8]
 80057da:	f000 f871 	bl	80058c0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	695b      	ldr	r3, [r3, #20]
 80057e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e8:	2b40      	cmp	r3, #64	; 0x40
 80057ea:	bf0c      	ite	eq
 80057ec:	2301      	moveq	r3, #1
 80057ee:	2300      	movne	r3, #0
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	2b22      	cmp	r3, #34	; 0x22
 80057fe:	d108      	bne.n	8005812 <UART_DMAError+0x7a>
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d005      	beq.n	8005812 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	2200      	movs	r2, #0
 800580a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800580c:	68b8      	ldr	r0, [r7, #8]
 800580e:	f000 f86d 	bl	80058ec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005816:	f043 0210 	orr.w	r2, r3, #16
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800581e:	68b8      	ldr	r0, [r7, #8]
 8005820:	f7ff ff6e 	bl	8005700 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005824:	bf00      	nop
 8005826:	3710      	adds	r7, #16
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b084      	sub	sp, #16
 8005830:	af00      	add	r7, sp, #0
 8005832:	60f8      	str	r0, [r7, #12]
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	603b      	str	r3, [r7, #0]
 8005838:	4613      	mov	r3, r2
 800583a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800583c:	e02c      	b.n	8005898 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005844:	d028      	beq.n	8005898 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005846:	69bb      	ldr	r3, [r7, #24]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d007      	beq.n	800585c <UART_WaitOnFlagUntilTimeout+0x30>
 800584c:	f7fb fc86 	bl	800115c <HAL_GetTick>
 8005850:	4602      	mov	r2, r0
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	1ad3      	subs	r3, r2, r3
 8005856:	69ba      	ldr	r2, [r7, #24]
 8005858:	429a      	cmp	r2, r3
 800585a:	d21d      	bcs.n	8005898 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68da      	ldr	r2, [r3, #12]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800586a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	695a      	ldr	r2, [r3, #20]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f022 0201 	bic.w	r2, r2, #1
 800587a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2220      	movs	r2, #32
 8005880:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2220      	movs	r2, #32
 8005888:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	e00f      	b.n	80058b8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	4013      	ands	r3, r2
 80058a2:	68ba      	ldr	r2, [r7, #8]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	bf0c      	ite	eq
 80058a8:	2301      	moveq	r3, #1
 80058aa:	2300      	movne	r3, #0
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	461a      	mov	r2, r3
 80058b0:	79fb      	ldrb	r3, [r7, #7]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d0c3      	beq.n	800583e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80058b6:	2300      	movs	r3, #0
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3710      	adds	r7, #16
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}

080058c0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68da      	ldr	r2, [r3, #12]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80058d6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2220      	movs	r2, #32
 80058dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80058e0:	bf00      	nop
 80058e2:	370c      	adds	r7, #12
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr

080058ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b083      	sub	sp, #12
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68da      	ldr	r2, [r3, #12]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005902:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	695a      	ldr	r2, [r3, #20]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f022 0201 	bic.w	r2, r2, #1
 8005912:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2220      	movs	r2, #32
 8005918:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800591c:	bf00      	nop
 800591e:	370c      	adds	r7, #12
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr

08005928 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005934:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2200      	movs	r2, #0
 800593a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2200      	movs	r2, #0
 8005940:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005942:	68f8      	ldr	r0, [r7, #12]
 8005944:	f7ff fedc 	bl	8005700 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005948:	bf00      	nop
 800594a:	3710      	adds	r7, #16
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}

08005950 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005950:	b480      	push	{r7}
 8005952:	b085      	sub	sp, #20
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800595e:	b2db      	uxtb	r3, r3
 8005960:	2b21      	cmp	r3, #33	; 0x21
 8005962:	d144      	bne.n	80059ee <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800596c:	d11a      	bne.n	80059a4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6a1b      	ldr	r3, [r3, #32]
 8005972:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	881b      	ldrh	r3, [r3, #0]
 8005978:	461a      	mov	r2, r3
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005982:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d105      	bne.n	8005998 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6a1b      	ldr	r3, [r3, #32]
 8005990:	1c9a      	adds	r2, r3, #2
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	621a      	str	r2, [r3, #32]
 8005996:	e00e      	b.n	80059b6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6a1b      	ldr	r3, [r3, #32]
 800599c:	1c5a      	adds	r2, r3, #1
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	621a      	str	r2, [r3, #32]
 80059a2:	e008      	b.n	80059b6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6a1b      	ldr	r3, [r3, #32]
 80059a8:	1c59      	adds	r1, r3, #1
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	6211      	str	r1, [r2, #32]
 80059ae:	781a      	ldrb	r2, [r3, #0]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059ba:	b29b      	uxth	r3, r3
 80059bc:	3b01      	subs	r3, #1
 80059be:	b29b      	uxth	r3, r3
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	4619      	mov	r1, r3
 80059c4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d10f      	bne.n	80059ea <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68da      	ldr	r2, [r3, #12]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80059d8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68da      	ldr	r2, [r3, #12]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059e8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80059ea:	2300      	movs	r3, #0
 80059ec:	e000      	b.n	80059f0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80059ee:	2302      	movs	r3, #2
  }
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3714      	adds	r7, #20
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr

080059fc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b082      	sub	sp, #8
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	68da      	ldr	r2, [r3, #12]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a12:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2220      	movs	r2, #32
 8005a18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f7ff fe51 	bl	80056c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005a22:	2300      	movs	r3, #0
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3708      	adds	r7, #8
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	2b22      	cmp	r3, #34	; 0x22
 8005a3e:	d171      	bne.n	8005b24 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a48:	d123      	bne.n	8005a92 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a4e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	691b      	ldr	r3, [r3, #16]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d10e      	bne.n	8005a76 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a64:	b29a      	uxth	r2, r3
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a6e:	1c9a      	adds	r2, r3, #2
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	629a      	str	r2, [r3, #40]	; 0x28
 8005a74:	e029      	b.n	8005aca <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	b29a      	uxth	r2, r3
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a8a:	1c5a      	adds	r2, r3, #1
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	629a      	str	r2, [r3, #40]	; 0x28
 8005a90:	e01b      	b.n	8005aca <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	691b      	ldr	r3, [r3, #16]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d10a      	bne.n	8005ab0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	6858      	ldr	r0, [r3, #4]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aa4:	1c59      	adds	r1, r3, #1
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	6291      	str	r1, [r2, #40]	; 0x28
 8005aaa:	b2c2      	uxtb	r2, r0
 8005aac:	701a      	strb	r2, [r3, #0]
 8005aae:	e00c      	b.n	8005aca <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	b2da      	uxtb	r2, r3
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005abc:	1c58      	adds	r0, r3, #1
 8005abe:	6879      	ldr	r1, [r7, #4]
 8005ac0:	6288      	str	r0, [r1, #40]	; 0x28
 8005ac2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005ac6:	b2d2      	uxtb	r2, r2
 8005ac8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	3b01      	subs	r3, #1
 8005ad2:	b29b      	uxth	r3, r3
 8005ad4:	687a      	ldr	r2, [r7, #4]
 8005ad6:	4619      	mov	r1, r3
 8005ad8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d120      	bne.n	8005b20 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68da      	ldr	r2, [r3, #12]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f022 0220 	bic.w	r2, r2, #32
 8005aec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68da      	ldr	r2, [r3, #12]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005afc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	695a      	ldr	r2, [r3, #20]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f022 0201 	bic.w	r2, r2, #1
 8005b0c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2220      	movs	r2, #32
 8005b12:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f7ff fdde 	bl	80056d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	e002      	b.n	8005b26 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005b20:	2300      	movs	r3, #0
 8005b22:	e000      	b.n	8005b26 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005b24:	2302      	movs	r3, #2
  }
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3710      	adds	r7, #16
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}
	...

08005b30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b34:	b085      	sub	sp, #20
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	691b      	ldr	r3, [r3, #16]
 8005b40:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	68da      	ldr	r2, [r3, #12]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	430a      	orrs	r2, r1
 8005b4e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	689a      	ldr	r2, [r3, #8]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	691b      	ldr	r3, [r3, #16]
 8005b58:	431a      	orrs	r2, r3
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	431a      	orrs	r2, r3
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	69db      	ldr	r3, [r3, #28]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	68db      	ldr	r3, [r3, #12]
 8005b6e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005b72:	f023 030c 	bic.w	r3, r3, #12
 8005b76:	687a      	ldr	r2, [r7, #4]
 8005b78:	6812      	ldr	r2, [r2, #0]
 8005b7a:	68f9      	ldr	r1, [r7, #12]
 8005b7c:	430b      	orrs	r3, r1
 8005b7e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	695b      	ldr	r3, [r3, #20]
 8005b86:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	699a      	ldr	r2, [r3, #24]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	430a      	orrs	r2, r1
 8005b94:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	69db      	ldr	r3, [r3, #28]
 8005b9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b9e:	f040 818b 	bne.w	8005eb8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4ac1      	ldr	r2, [pc, #772]	; (8005eac <UART_SetConfig+0x37c>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d005      	beq.n	8005bb8 <UART_SetConfig+0x88>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4abf      	ldr	r2, [pc, #764]	; (8005eb0 <UART_SetConfig+0x380>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	f040 80bd 	bne.w	8005d32 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005bb8:	f7ff f90c 	bl	8004dd4 <HAL_RCC_GetPCLK2Freq>
 8005bbc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	461d      	mov	r5, r3
 8005bc2:	f04f 0600 	mov.w	r6, #0
 8005bc6:	46a8      	mov	r8, r5
 8005bc8:	46b1      	mov	r9, r6
 8005bca:	eb18 0308 	adds.w	r3, r8, r8
 8005bce:	eb49 0409 	adc.w	r4, r9, r9
 8005bd2:	4698      	mov	r8, r3
 8005bd4:	46a1      	mov	r9, r4
 8005bd6:	eb18 0805 	adds.w	r8, r8, r5
 8005bda:	eb49 0906 	adc.w	r9, r9, r6
 8005bde:	f04f 0100 	mov.w	r1, #0
 8005be2:	f04f 0200 	mov.w	r2, #0
 8005be6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005bea:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005bee:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005bf2:	4688      	mov	r8, r1
 8005bf4:	4691      	mov	r9, r2
 8005bf6:	eb18 0005 	adds.w	r0, r8, r5
 8005bfa:	eb49 0106 	adc.w	r1, r9, r6
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	461d      	mov	r5, r3
 8005c04:	f04f 0600 	mov.w	r6, #0
 8005c08:	196b      	adds	r3, r5, r5
 8005c0a:	eb46 0406 	adc.w	r4, r6, r6
 8005c0e:	461a      	mov	r2, r3
 8005c10:	4623      	mov	r3, r4
 8005c12:	f7fa fad9 	bl	80001c8 <__aeabi_uldivmod>
 8005c16:	4603      	mov	r3, r0
 8005c18:	460c      	mov	r4, r1
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	4ba5      	ldr	r3, [pc, #660]	; (8005eb4 <UART_SetConfig+0x384>)
 8005c1e:	fba3 2302 	umull	r2, r3, r3, r2
 8005c22:	095b      	lsrs	r3, r3, #5
 8005c24:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	461d      	mov	r5, r3
 8005c2c:	f04f 0600 	mov.w	r6, #0
 8005c30:	46a9      	mov	r9, r5
 8005c32:	46b2      	mov	sl, r6
 8005c34:	eb19 0309 	adds.w	r3, r9, r9
 8005c38:	eb4a 040a 	adc.w	r4, sl, sl
 8005c3c:	4699      	mov	r9, r3
 8005c3e:	46a2      	mov	sl, r4
 8005c40:	eb19 0905 	adds.w	r9, r9, r5
 8005c44:	eb4a 0a06 	adc.w	sl, sl, r6
 8005c48:	f04f 0100 	mov.w	r1, #0
 8005c4c:	f04f 0200 	mov.w	r2, #0
 8005c50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c54:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005c58:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005c5c:	4689      	mov	r9, r1
 8005c5e:	4692      	mov	sl, r2
 8005c60:	eb19 0005 	adds.w	r0, r9, r5
 8005c64:	eb4a 0106 	adc.w	r1, sl, r6
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	461d      	mov	r5, r3
 8005c6e:	f04f 0600 	mov.w	r6, #0
 8005c72:	196b      	adds	r3, r5, r5
 8005c74:	eb46 0406 	adc.w	r4, r6, r6
 8005c78:	461a      	mov	r2, r3
 8005c7a:	4623      	mov	r3, r4
 8005c7c:	f7fa faa4 	bl	80001c8 <__aeabi_uldivmod>
 8005c80:	4603      	mov	r3, r0
 8005c82:	460c      	mov	r4, r1
 8005c84:	461a      	mov	r2, r3
 8005c86:	4b8b      	ldr	r3, [pc, #556]	; (8005eb4 <UART_SetConfig+0x384>)
 8005c88:	fba3 1302 	umull	r1, r3, r3, r2
 8005c8c:	095b      	lsrs	r3, r3, #5
 8005c8e:	2164      	movs	r1, #100	; 0x64
 8005c90:	fb01 f303 	mul.w	r3, r1, r3
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	00db      	lsls	r3, r3, #3
 8005c98:	3332      	adds	r3, #50	; 0x32
 8005c9a:	4a86      	ldr	r2, [pc, #536]	; (8005eb4 <UART_SetConfig+0x384>)
 8005c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005ca0:	095b      	lsrs	r3, r3, #5
 8005ca2:	005b      	lsls	r3, r3, #1
 8005ca4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005ca8:	4498      	add	r8, r3
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	461d      	mov	r5, r3
 8005cae:	f04f 0600 	mov.w	r6, #0
 8005cb2:	46a9      	mov	r9, r5
 8005cb4:	46b2      	mov	sl, r6
 8005cb6:	eb19 0309 	adds.w	r3, r9, r9
 8005cba:	eb4a 040a 	adc.w	r4, sl, sl
 8005cbe:	4699      	mov	r9, r3
 8005cc0:	46a2      	mov	sl, r4
 8005cc2:	eb19 0905 	adds.w	r9, r9, r5
 8005cc6:	eb4a 0a06 	adc.w	sl, sl, r6
 8005cca:	f04f 0100 	mov.w	r1, #0
 8005cce:	f04f 0200 	mov.w	r2, #0
 8005cd2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005cd6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005cda:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005cde:	4689      	mov	r9, r1
 8005ce0:	4692      	mov	sl, r2
 8005ce2:	eb19 0005 	adds.w	r0, r9, r5
 8005ce6:	eb4a 0106 	adc.w	r1, sl, r6
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	461d      	mov	r5, r3
 8005cf0:	f04f 0600 	mov.w	r6, #0
 8005cf4:	196b      	adds	r3, r5, r5
 8005cf6:	eb46 0406 	adc.w	r4, r6, r6
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	4623      	mov	r3, r4
 8005cfe:	f7fa fa63 	bl	80001c8 <__aeabi_uldivmod>
 8005d02:	4603      	mov	r3, r0
 8005d04:	460c      	mov	r4, r1
 8005d06:	461a      	mov	r2, r3
 8005d08:	4b6a      	ldr	r3, [pc, #424]	; (8005eb4 <UART_SetConfig+0x384>)
 8005d0a:	fba3 1302 	umull	r1, r3, r3, r2
 8005d0e:	095b      	lsrs	r3, r3, #5
 8005d10:	2164      	movs	r1, #100	; 0x64
 8005d12:	fb01 f303 	mul.w	r3, r1, r3
 8005d16:	1ad3      	subs	r3, r2, r3
 8005d18:	00db      	lsls	r3, r3, #3
 8005d1a:	3332      	adds	r3, #50	; 0x32
 8005d1c:	4a65      	ldr	r2, [pc, #404]	; (8005eb4 <UART_SetConfig+0x384>)
 8005d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d22:	095b      	lsrs	r3, r3, #5
 8005d24:	f003 0207 	and.w	r2, r3, #7
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4442      	add	r2, r8
 8005d2e:	609a      	str	r2, [r3, #8]
 8005d30:	e26f      	b.n	8006212 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005d32:	f7ff f83b 	bl	8004dac <HAL_RCC_GetPCLK1Freq>
 8005d36:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	461d      	mov	r5, r3
 8005d3c:	f04f 0600 	mov.w	r6, #0
 8005d40:	46a8      	mov	r8, r5
 8005d42:	46b1      	mov	r9, r6
 8005d44:	eb18 0308 	adds.w	r3, r8, r8
 8005d48:	eb49 0409 	adc.w	r4, r9, r9
 8005d4c:	4698      	mov	r8, r3
 8005d4e:	46a1      	mov	r9, r4
 8005d50:	eb18 0805 	adds.w	r8, r8, r5
 8005d54:	eb49 0906 	adc.w	r9, r9, r6
 8005d58:	f04f 0100 	mov.w	r1, #0
 8005d5c:	f04f 0200 	mov.w	r2, #0
 8005d60:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005d64:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005d68:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005d6c:	4688      	mov	r8, r1
 8005d6e:	4691      	mov	r9, r2
 8005d70:	eb18 0005 	adds.w	r0, r8, r5
 8005d74:	eb49 0106 	adc.w	r1, r9, r6
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	461d      	mov	r5, r3
 8005d7e:	f04f 0600 	mov.w	r6, #0
 8005d82:	196b      	adds	r3, r5, r5
 8005d84:	eb46 0406 	adc.w	r4, r6, r6
 8005d88:	461a      	mov	r2, r3
 8005d8a:	4623      	mov	r3, r4
 8005d8c:	f7fa fa1c 	bl	80001c8 <__aeabi_uldivmod>
 8005d90:	4603      	mov	r3, r0
 8005d92:	460c      	mov	r4, r1
 8005d94:	461a      	mov	r2, r3
 8005d96:	4b47      	ldr	r3, [pc, #284]	; (8005eb4 <UART_SetConfig+0x384>)
 8005d98:	fba3 2302 	umull	r2, r3, r3, r2
 8005d9c:	095b      	lsrs	r3, r3, #5
 8005d9e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	461d      	mov	r5, r3
 8005da6:	f04f 0600 	mov.w	r6, #0
 8005daa:	46a9      	mov	r9, r5
 8005dac:	46b2      	mov	sl, r6
 8005dae:	eb19 0309 	adds.w	r3, r9, r9
 8005db2:	eb4a 040a 	adc.w	r4, sl, sl
 8005db6:	4699      	mov	r9, r3
 8005db8:	46a2      	mov	sl, r4
 8005dba:	eb19 0905 	adds.w	r9, r9, r5
 8005dbe:	eb4a 0a06 	adc.w	sl, sl, r6
 8005dc2:	f04f 0100 	mov.w	r1, #0
 8005dc6:	f04f 0200 	mov.w	r2, #0
 8005dca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005dce:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005dd2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005dd6:	4689      	mov	r9, r1
 8005dd8:	4692      	mov	sl, r2
 8005dda:	eb19 0005 	adds.w	r0, r9, r5
 8005dde:	eb4a 0106 	adc.w	r1, sl, r6
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	461d      	mov	r5, r3
 8005de8:	f04f 0600 	mov.w	r6, #0
 8005dec:	196b      	adds	r3, r5, r5
 8005dee:	eb46 0406 	adc.w	r4, r6, r6
 8005df2:	461a      	mov	r2, r3
 8005df4:	4623      	mov	r3, r4
 8005df6:	f7fa f9e7 	bl	80001c8 <__aeabi_uldivmod>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	460c      	mov	r4, r1
 8005dfe:	461a      	mov	r2, r3
 8005e00:	4b2c      	ldr	r3, [pc, #176]	; (8005eb4 <UART_SetConfig+0x384>)
 8005e02:	fba3 1302 	umull	r1, r3, r3, r2
 8005e06:	095b      	lsrs	r3, r3, #5
 8005e08:	2164      	movs	r1, #100	; 0x64
 8005e0a:	fb01 f303 	mul.w	r3, r1, r3
 8005e0e:	1ad3      	subs	r3, r2, r3
 8005e10:	00db      	lsls	r3, r3, #3
 8005e12:	3332      	adds	r3, #50	; 0x32
 8005e14:	4a27      	ldr	r2, [pc, #156]	; (8005eb4 <UART_SetConfig+0x384>)
 8005e16:	fba2 2303 	umull	r2, r3, r2, r3
 8005e1a:	095b      	lsrs	r3, r3, #5
 8005e1c:	005b      	lsls	r3, r3, #1
 8005e1e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005e22:	4498      	add	r8, r3
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	461d      	mov	r5, r3
 8005e28:	f04f 0600 	mov.w	r6, #0
 8005e2c:	46a9      	mov	r9, r5
 8005e2e:	46b2      	mov	sl, r6
 8005e30:	eb19 0309 	adds.w	r3, r9, r9
 8005e34:	eb4a 040a 	adc.w	r4, sl, sl
 8005e38:	4699      	mov	r9, r3
 8005e3a:	46a2      	mov	sl, r4
 8005e3c:	eb19 0905 	adds.w	r9, r9, r5
 8005e40:	eb4a 0a06 	adc.w	sl, sl, r6
 8005e44:	f04f 0100 	mov.w	r1, #0
 8005e48:	f04f 0200 	mov.w	r2, #0
 8005e4c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e50:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005e54:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005e58:	4689      	mov	r9, r1
 8005e5a:	4692      	mov	sl, r2
 8005e5c:	eb19 0005 	adds.w	r0, r9, r5
 8005e60:	eb4a 0106 	adc.w	r1, sl, r6
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	461d      	mov	r5, r3
 8005e6a:	f04f 0600 	mov.w	r6, #0
 8005e6e:	196b      	adds	r3, r5, r5
 8005e70:	eb46 0406 	adc.w	r4, r6, r6
 8005e74:	461a      	mov	r2, r3
 8005e76:	4623      	mov	r3, r4
 8005e78:	f7fa f9a6 	bl	80001c8 <__aeabi_uldivmod>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	460c      	mov	r4, r1
 8005e80:	461a      	mov	r2, r3
 8005e82:	4b0c      	ldr	r3, [pc, #48]	; (8005eb4 <UART_SetConfig+0x384>)
 8005e84:	fba3 1302 	umull	r1, r3, r3, r2
 8005e88:	095b      	lsrs	r3, r3, #5
 8005e8a:	2164      	movs	r1, #100	; 0x64
 8005e8c:	fb01 f303 	mul.w	r3, r1, r3
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	00db      	lsls	r3, r3, #3
 8005e94:	3332      	adds	r3, #50	; 0x32
 8005e96:	4a07      	ldr	r2, [pc, #28]	; (8005eb4 <UART_SetConfig+0x384>)
 8005e98:	fba2 2303 	umull	r2, r3, r2, r3
 8005e9c:	095b      	lsrs	r3, r3, #5
 8005e9e:	f003 0207 	and.w	r2, r3, #7
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4442      	add	r2, r8
 8005ea8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005eaa:	e1b2      	b.n	8006212 <UART_SetConfig+0x6e2>
 8005eac:	40011000 	.word	0x40011000
 8005eb0:	40011400 	.word	0x40011400
 8005eb4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4ad7      	ldr	r2, [pc, #860]	; (800621c <UART_SetConfig+0x6ec>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d005      	beq.n	8005ece <UART_SetConfig+0x39e>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4ad6      	ldr	r2, [pc, #856]	; (8006220 <UART_SetConfig+0x6f0>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	f040 80d1 	bne.w	8006070 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ece:	f7fe ff81 	bl	8004dd4 <HAL_RCC_GetPCLK2Freq>
 8005ed2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	469a      	mov	sl, r3
 8005ed8:	f04f 0b00 	mov.w	fp, #0
 8005edc:	46d0      	mov	r8, sl
 8005ede:	46d9      	mov	r9, fp
 8005ee0:	eb18 0308 	adds.w	r3, r8, r8
 8005ee4:	eb49 0409 	adc.w	r4, r9, r9
 8005ee8:	4698      	mov	r8, r3
 8005eea:	46a1      	mov	r9, r4
 8005eec:	eb18 080a 	adds.w	r8, r8, sl
 8005ef0:	eb49 090b 	adc.w	r9, r9, fp
 8005ef4:	f04f 0100 	mov.w	r1, #0
 8005ef8:	f04f 0200 	mov.w	r2, #0
 8005efc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005f00:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005f04:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005f08:	4688      	mov	r8, r1
 8005f0a:	4691      	mov	r9, r2
 8005f0c:	eb1a 0508 	adds.w	r5, sl, r8
 8005f10:	eb4b 0609 	adc.w	r6, fp, r9
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	4619      	mov	r1, r3
 8005f1a:	f04f 0200 	mov.w	r2, #0
 8005f1e:	f04f 0300 	mov.w	r3, #0
 8005f22:	f04f 0400 	mov.w	r4, #0
 8005f26:	0094      	lsls	r4, r2, #2
 8005f28:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005f2c:	008b      	lsls	r3, r1, #2
 8005f2e:	461a      	mov	r2, r3
 8005f30:	4623      	mov	r3, r4
 8005f32:	4628      	mov	r0, r5
 8005f34:	4631      	mov	r1, r6
 8005f36:	f7fa f947 	bl	80001c8 <__aeabi_uldivmod>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	460c      	mov	r4, r1
 8005f3e:	461a      	mov	r2, r3
 8005f40:	4bb8      	ldr	r3, [pc, #736]	; (8006224 <UART_SetConfig+0x6f4>)
 8005f42:	fba3 2302 	umull	r2, r3, r3, r2
 8005f46:	095b      	lsrs	r3, r3, #5
 8005f48:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	469b      	mov	fp, r3
 8005f50:	f04f 0c00 	mov.w	ip, #0
 8005f54:	46d9      	mov	r9, fp
 8005f56:	46e2      	mov	sl, ip
 8005f58:	eb19 0309 	adds.w	r3, r9, r9
 8005f5c:	eb4a 040a 	adc.w	r4, sl, sl
 8005f60:	4699      	mov	r9, r3
 8005f62:	46a2      	mov	sl, r4
 8005f64:	eb19 090b 	adds.w	r9, r9, fp
 8005f68:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005f6c:	f04f 0100 	mov.w	r1, #0
 8005f70:	f04f 0200 	mov.w	r2, #0
 8005f74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f78:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005f7c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005f80:	4689      	mov	r9, r1
 8005f82:	4692      	mov	sl, r2
 8005f84:	eb1b 0509 	adds.w	r5, fp, r9
 8005f88:	eb4c 060a 	adc.w	r6, ip, sl
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	4619      	mov	r1, r3
 8005f92:	f04f 0200 	mov.w	r2, #0
 8005f96:	f04f 0300 	mov.w	r3, #0
 8005f9a:	f04f 0400 	mov.w	r4, #0
 8005f9e:	0094      	lsls	r4, r2, #2
 8005fa0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005fa4:	008b      	lsls	r3, r1, #2
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	4623      	mov	r3, r4
 8005faa:	4628      	mov	r0, r5
 8005fac:	4631      	mov	r1, r6
 8005fae:	f7fa f90b 	bl	80001c8 <__aeabi_uldivmod>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	460c      	mov	r4, r1
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	4b9a      	ldr	r3, [pc, #616]	; (8006224 <UART_SetConfig+0x6f4>)
 8005fba:	fba3 1302 	umull	r1, r3, r3, r2
 8005fbe:	095b      	lsrs	r3, r3, #5
 8005fc0:	2164      	movs	r1, #100	; 0x64
 8005fc2:	fb01 f303 	mul.w	r3, r1, r3
 8005fc6:	1ad3      	subs	r3, r2, r3
 8005fc8:	011b      	lsls	r3, r3, #4
 8005fca:	3332      	adds	r3, #50	; 0x32
 8005fcc:	4a95      	ldr	r2, [pc, #596]	; (8006224 <UART_SetConfig+0x6f4>)
 8005fce:	fba2 2303 	umull	r2, r3, r2, r3
 8005fd2:	095b      	lsrs	r3, r3, #5
 8005fd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005fd8:	4498      	add	r8, r3
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	469b      	mov	fp, r3
 8005fde:	f04f 0c00 	mov.w	ip, #0
 8005fe2:	46d9      	mov	r9, fp
 8005fe4:	46e2      	mov	sl, ip
 8005fe6:	eb19 0309 	adds.w	r3, r9, r9
 8005fea:	eb4a 040a 	adc.w	r4, sl, sl
 8005fee:	4699      	mov	r9, r3
 8005ff0:	46a2      	mov	sl, r4
 8005ff2:	eb19 090b 	adds.w	r9, r9, fp
 8005ff6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005ffa:	f04f 0100 	mov.w	r1, #0
 8005ffe:	f04f 0200 	mov.w	r2, #0
 8006002:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006006:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800600a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800600e:	4689      	mov	r9, r1
 8006010:	4692      	mov	sl, r2
 8006012:	eb1b 0509 	adds.w	r5, fp, r9
 8006016:	eb4c 060a 	adc.w	r6, ip, sl
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	4619      	mov	r1, r3
 8006020:	f04f 0200 	mov.w	r2, #0
 8006024:	f04f 0300 	mov.w	r3, #0
 8006028:	f04f 0400 	mov.w	r4, #0
 800602c:	0094      	lsls	r4, r2, #2
 800602e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006032:	008b      	lsls	r3, r1, #2
 8006034:	461a      	mov	r2, r3
 8006036:	4623      	mov	r3, r4
 8006038:	4628      	mov	r0, r5
 800603a:	4631      	mov	r1, r6
 800603c:	f7fa f8c4 	bl	80001c8 <__aeabi_uldivmod>
 8006040:	4603      	mov	r3, r0
 8006042:	460c      	mov	r4, r1
 8006044:	461a      	mov	r2, r3
 8006046:	4b77      	ldr	r3, [pc, #476]	; (8006224 <UART_SetConfig+0x6f4>)
 8006048:	fba3 1302 	umull	r1, r3, r3, r2
 800604c:	095b      	lsrs	r3, r3, #5
 800604e:	2164      	movs	r1, #100	; 0x64
 8006050:	fb01 f303 	mul.w	r3, r1, r3
 8006054:	1ad3      	subs	r3, r2, r3
 8006056:	011b      	lsls	r3, r3, #4
 8006058:	3332      	adds	r3, #50	; 0x32
 800605a:	4a72      	ldr	r2, [pc, #456]	; (8006224 <UART_SetConfig+0x6f4>)
 800605c:	fba2 2303 	umull	r2, r3, r2, r3
 8006060:	095b      	lsrs	r3, r3, #5
 8006062:	f003 020f 	and.w	r2, r3, #15
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4442      	add	r2, r8
 800606c:	609a      	str	r2, [r3, #8]
 800606e:	e0d0      	b.n	8006212 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006070:	f7fe fe9c 	bl	8004dac <HAL_RCC_GetPCLK1Freq>
 8006074:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	469a      	mov	sl, r3
 800607a:	f04f 0b00 	mov.w	fp, #0
 800607e:	46d0      	mov	r8, sl
 8006080:	46d9      	mov	r9, fp
 8006082:	eb18 0308 	adds.w	r3, r8, r8
 8006086:	eb49 0409 	adc.w	r4, r9, r9
 800608a:	4698      	mov	r8, r3
 800608c:	46a1      	mov	r9, r4
 800608e:	eb18 080a 	adds.w	r8, r8, sl
 8006092:	eb49 090b 	adc.w	r9, r9, fp
 8006096:	f04f 0100 	mov.w	r1, #0
 800609a:	f04f 0200 	mov.w	r2, #0
 800609e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80060a2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80060a6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80060aa:	4688      	mov	r8, r1
 80060ac:	4691      	mov	r9, r2
 80060ae:	eb1a 0508 	adds.w	r5, sl, r8
 80060b2:	eb4b 0609 	adc.w	r6, fp, r9
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	4619      	mov	r1, r3
 80060bc:	f04f 0200 	mov.w	r2, #0
 80060c0:	f04f 0300 	mov.w	r3, #0
 80060c4:	f04f 0400 	mov.w	r4, #0
 80060c8:	0094      	lsls	r4, r2, #2
 80060ca:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80060ce:	008b      	lsls	r3, r1, #2
 80060d0:	461a      	mov	r2, r3
 80060d2:	4623      	mov	r3, r4
 80060d4:	4628      	mov	r0, r5
 80060d6:	4631      	mov	r1, r6
 80060d8:	f7fa f876 	bl	80001c8 <__aeabi_uldivmod>
 80060dc:	4603      	mov	r3, r0
 80060de:	460c      	mov	r4, r1
 80060e0:	461a      	mov	r2, r3
 80060e2:	4b50      	ldr	r3, [pc, #320]	; (8006224 <UART_SetConfig+0x6f4>)
 80060e4:	fba3 2302 	umull	r2, r3, r3, r2
 80060e8:	095b      	lsrs	r3, r3, #5
 80060ea:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	469b      	mov	fp, r3
 80060f2:	f04f 0c00 	mov.w	ip, #0
 80060f6:	46d9      	mov	r9, fp
 80060f8:	46e2      	mov	sl, ip
 80060fa:	eb19 0309 	adds.w	r3, r9, r9
 80060fe:	eb4a 040a 	adc.w	r4, sl, sl
 8006102:	4699      	mov	r9, r3
 8006104:	46a2      	mov	sl, r4
 8006106:	eb19 090b 	adds.w	r9, r9, fp
 800610a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800610e:	f04f 0100 	mov.w	r1, #0
 8006112:	f04f 0200 	mov.w	r2, #0
 8006116:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800611a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800611e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006122:	4689      	mov	r9, r1
 8006124:	4692      	mov	sl, r2
 8006126:	eb1b 0509 	adds.w	r5, fp, r9
 800612a:	eb4c 060a 	adc.w	r6, ip, sl
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	4619      	mov	r1, r3
 8006134:	f04f 0200 	mov.w	r2, #0
 8006138:	f04f 0300 	mov.w	r3, #0
 800613c:	f04f 0400 	mov.w	r4, #0
 8006140:	0094      	lsls	r4, r2, #2
 8006142:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006146:	008b      	lsls	r3, r1, #2
 8006148:	461a      	mov	r2, r3
 800614a:	4623      	mov	r3, r4
 800614c:	4628      	mov	r0, r5
 800614e:	4631      	mov	r1, r6
 8006150:	f7fa f83a 	bl	80001c8 <__aeabi_uldivmod>
 8006154:	4603      	mov	r3, r0
 8006156:	460c      	mov	r4, r1
 8006158:	461a      	mov	r2, r3
 800615a:	4b32      	ldr	r3, [pc, #200]	; (8006224 <UART_SetConfig+0x6f4>)
 800615c:	fba3 1302 	umull	r1, r3, r3, r2
 8006160:	095b      	lsrs	r3, r3, #5
 8006162:	2164      	movs	r1, #100	; 0x64
 8006164:	fb01 f303 	mul.w	r3, r1, r3
 8006168:	1ad3      	subs	r3, r2, r3
 800616a:	011b      	lsls	r3, r3, #4
 800616c:	3332      	adds	r3, #50	; 0x32
 800616e:	4a2d      	ldr	r2, [pc, #180]	; (8006224 <UART_SetConfig+0x6f4>)
 8006170:	fba2 2303 	umull	r2, r3, r2, r3
 8006174:	095b      	lsrs	r3, r3, #5
 8006176:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800617a:	4498      	add	r8, r3
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	469b      	mov	fp, r3
 8006180:	f04f 0c00 	mov.w	ip, #0
 8006184:	46d9      	mov	r9, fp
 8006186:	46e2      	mov	sl, ip
 8006188:	eb19 0309 	adds.w	r3, r9, r9
 800618c:	eb4a 040a 	adc.w	r4, sl, sl
 8006190:	4699      	mov	r9, r3
 8006192:	46a2      	mov	sl, r4
 8006194:	eb19 090b 	adds.w	r9, r9, fp
 8006198:	eb4a 0a0c 	adc.w	sl, sl, ip
 800619c:	f04f 0100 	mov.w	r1, #0
 80061a0:	f04f 0200 	mov.w	r2, #0
 80061a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80061a8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80061ac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80061b0:	4689      	mov	r9, r1
 80061b2:	4692      	mov	sl, r2
 80061b4:	eb1b 0509 	adds.w	r5, fp, r9
 80061b8:	eb4c 060a 	adc.w	r6, ip, sl
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	4619      	mov	r1, r3
 80061c2:	f04f 0200 	mov.w	r2, #0
 80061c6:	f04f 0300 	mov.w	r3, #0
 80061ca:	f04f 0400 	mov.w	r4, #0
 80061ce:	0094      	lsls	r4, r2, #2
 80061d0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80061d4:	008b      	lsls	r3, r1, #2
 80061d6:	461a      	mov	r2, r3
 80061d8:	4623      	mov	r3, r4
 80061da:	4628      	mov	r0, r5
 80061dc:	4631      	mov	r1, r6
 80061de:	f7f9 fff3 	bl	80001c8 <__aeabi_uldivmod>
 80061e2:	4603      	mov	r3, r0
 80061e4:	460c      	mov	r4, r1
 80061e6:	461a      	mov	r2, r3
 80061e8:	4b0e      	ldr	r3, [pc, #56]	; (8006224 <UART_SetConfig+0x6f4>)
 80061ea:	fba3 1302 	umull	r1, r3, r3, r2
 80061ee:	095b      	lsrs	r3, r3, #5
 80061f0:	2164      	movs	r1, #100	; 0x64
 80061f2:	fb01 f303 	mul.w	r3, r1, r3
 80061f6:	1ad3      	subs	r3, r2, r3
 80061f8:	011b      	lsls	r3, r3, #4
 80061fa:	3332      	adds	r3, #50	; 0x32
 80061fc:	4a09      	ldr	r2, [pc, #36]	; (8006224 <UART_SetConfig+0x6f4>)
 80061fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006202:	095b      	lsrs	r3, r3, #5
 8006204:	f003 020f 	and.w	r2, r3, #15
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4442      	add	r2, r8
 800620e:	609a      	str	r2, [r3, #8]
}
 8006210:	e7ff      	b.n	8006212 <UART_SetConfig+0x6e2>
 8006212:	bf00      	nop
 8006214:	3714      	adds	r7, #20
 8006216:	46bd      	mov	sp, r7
 8006218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800621c:	40011000 	.word	0x40011000
 8006220:	40011400 	.word	0x40011400
 8006224:	51eb851f 	.word	0x51eb851f

08006228 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006228:	b084      	sub	sp, #16
 800622a:	b580      	push	{r7, lr}
 800622c:	b084      	sub	sp, #16
 800622e:	af00      	add	r7, sp, #0
 8006230:	6078      	str	r0, [r7, #4]
 8006232:	f107 001c 	add.w	r0, r7, #28
 8006236:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800623a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800623c:	2b01      	cmp	r3, #1
 800623e:	d122      	bne.n	8006286 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006244:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006254:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006258:	687a      	ldr	r2, [r7, #4]
 800625a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	68db      	ldr	r3, [r3, #12]
 8006260:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006268:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800626a:	2b01      	cmp	r3, #1
 800626c:	d105      	bne.n	800627a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 f94a 	bl	8006514 <USB_CoreReset>
 8006280:	4603      	mov	r3, r0
 8006282:	73fb      	strb	r3, [r7, #15]
 8006284:	e01a      	b.n	80062bc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	68db      	ldr	r3, [r3, #12]
 800628a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f000 f93e 	bl	8006514 <USB_CoreReset>
 8006298:	4603      	mov	r3, r0
 800629a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800629c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d106      	bne.n	80062b0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062a6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	639a      	str	r2, [r3, #56]	; 0x38
 80062ae:	e005      	b.n	80062bc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80062bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d10b      	bne.n	80062da <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	f043 0206 	orr.w	r2, r3, #6
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	f043 0220 	orr.w	r2, r3, #32
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80062da:	7bfb      	ldrb	r3, [r7, #15]
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3710      	adds	r7, #16
 80062e0:	46bd      	mov	sp, r7
 80062e2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80062e6:	b004      	add	sp, #16
 80062e8:	4770      	bx	lr

080062ea <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80062ea:	b480      	push	{r7}
 80062ec:	b083      	sub	sp, #12
 80062ee:	af00      	add	r7, sp, #0
 80062f0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	689b      	ldr	r3, [r3, #8]
 80062f6:	f043 0201 	orr.w	r2, r3, #1
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80062fe:	2300      	movs	r3, #0
}
 8006300:	4618      	mov	r0, r3
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr

0800630c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800630c:	b480      	push	{r7}
 800630e:	b083      	sub	sp, #12
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	f023 0201 	bic.w	r2, r3, #1
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	370c      	adds	r7, #12
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr

0800632e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800632e:	b580      	push	{r7, lr}
 8006330:	b082      	sub	sp, #8
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]
 8006336:	460b      	mov	r3, r1
 8006338:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006346:	78fb      	ldrb	r3, [r7, #3]
 8006348:	2b01      	cmp	r3, #1
 800634a:	d106      	bne.n	800635a <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	68db      	ldr	r3, [r3, #12]
 8006350:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	60da      	str	r2, [r3, #12]
 8006358:	e00b      	b.n	8006372 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800635a:	78fb      	ldrb	r3, [r7, #3]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d106      	bne.n	800636e <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	68db      	ldr	r3, [r3, #12]
 8006364:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	60da      	str	r2, [r3, #12]
 800636c:	e001      	b.n	8006372 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	e003      	b.n	800637a <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006372:	2032      	movs	r0, #50	; 0x32
 8006374:	f7fa fefe 	bl	8001174 <HAL_Delay>

  return HAL_OK;
 8006378:	2300      	movs	r3, #0
}
 800637a:	4618      	mov	r0, r3
 800637c:	3708      	adds	r7, #8
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}
	...

08006384 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006384:	b480      	push	{r7}
 8006386:	b085      	sub	sp, #20
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800638e:	2300      	movs	r3, #0
 8006390:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	019b      	lsls	r3, r3, #6
 8006396:	f043 0220 	orr.w	r2, r3, #32
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	3301      	adds	r3, #1
 80063a2:	60fb      	str	r3, [r7, #12]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	4a09      	ldr	r2, [pc, #36]	; (80063cc <USB_FlushTxFifo+0x48>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d901      	bls.n	80063b0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80063ac:	2303      	movs	r3, #3
 80063ae:	e006      	b.n	80063be <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	691b      	ldr	r3, [r3, #16]
 80063b4:	f003 0320 	and.w	r3, r3, #32
 80063b8:	2b20      	cmp	r3, #32
 80063ba:	d0f0      	beq.n	800639e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80063bc:	2300      	movs	r3, #0
}
 80063be:	4618      	mov	r0, r3
 80063c0:	3714      	adds	r7, #20
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop
 80063cc:	00030d40 	.word	0x00030d40

080063d0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b085      	sub	sp, #20
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80063d8:	2300      	movs	r3, #0
 80063da:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2210      	movs	r2, #16
 80063e0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	3301      	adds	r3, #1
 80063e6:	60fb      	str	r3, [r7, #12]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	4a09      	ldr	r2, [pc, #36]	; (8006410 <USB_FlushRxFifo+0x40>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d901      	bls.n	80063f4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80063f0:	2303      	movs	r3, #3
 80063f2:	e006      	b.n	8006402 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	691b      	ldr	r3, [r3, #16]
 80063f8:	f003 0310 	and.w	r3, r3, #16
 80063fc:	2b10      	cmp	r3, #16
 80063fe:	d0f0      	beq.n	80063e2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006400:	2300      	movs	r3, #0
}
 8006402:	4618      	mov	r0, r3
 8006404:	3714      	adds	r7, #20
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr
 800640e:	bf00      	nop
 8006410:	00030d40 	.word	0x00030d40

08006414 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006414:	b480      	push	{r7}
 8006416:	b089      	sub	sp, #36	; 0x24
 8006418:	af00      	add	r7, sp, #0
 800641a:	60f8      	str	r0, [r7, #12]
 800641c:	60b9      	str	r1, [r7, #8]
 800641e:	4611      	mov	r1, r2
 8006420:	461a      	mov	r2, r3
 8006422:	460b      	mov	r3, r1
 8006424:	71fb      	strb	r3, [r7, #7]
 8006426:	4613      	mov	r3, r2
 8006428:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8006432:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006436:	2b00      	cmp	r3, #0
 8006438:	d11a      	bne.n	8006470 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800643a:	88bb      	ldrh	r3, [r7, #4]
 800643c:	3303      	adds	r3, #3
 800643e:	089b      	lsrs	r3, r3, #2
 8006440:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006442:	2300      	movs	r3, #0
 8006444:	61bb      	str	r3, [r7, #24]
 8006446:	e00f      	b.n	8006468 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006448:	79fb      	ldrb	r3, [r7, #7]
 800644a:	031a      	lsls	r2, r3, #12
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	4413      	add	r3, r2
 8006450:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006454:	461a      	mov	r2, r3
 8006456:	69fb      	ldr	r3, [r7, #28]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	3304      	adds	r3, #4
 8006460:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006462:	69bb      	ldr	r3, [r7, #24]
 8006464:	3301      	adds	r3, #1
 8006466:	61bb      	str	r3, [r7, #24]
 8006468:	69ba      	ldr	r2, [r7, #24]
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	429a      	cmp	r2, r3
 800646e:	d3eb      	bcc.n	8006448 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006470:	2300      	movs	r3, #0
}
 8006472:	4618      	mov	r0, r3
 8006474:	3724      	adds	r7, #36	; 0x24
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr

0800647e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800647e:	b480      	push	{r7}
 8006480:	b089      	sub	sp, #36	; 0x24
 8006482:	af00      	add	r7, sp, #0
 8006484:	60f8      	str	r0, [r7, #12]
 8006486:	60b9      	str	r1, [r7, #8]
 8006488:	4613      	mov	r3, r2
 800648a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8006494:	88fb      	ldrh	r3, [r7, #6]
 8006496:	3303      	adds	r3, #3
 8006498:	089b      	lsrs	r3, r3, #2
 800649a:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800649c:	2300      	movs	r3, #0
 800649e:	61bb      	str	r3, [r7, #24]
 80064a0:	e00b      	b.n	80064ba <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	601a      	str	r2, [r3, #0]
    pDest++;
 80064ae:	69fb      	ldr	r3, [r7, #28]
 80064b0:	3304      	adds	r3, #4
 80064b2:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80064b4:	69bb      	ldr	r3, [r7, #24]
 80064b6:	3301      	adds	r3, #1
 80064b8:	61bb      	str	r3, [r7, #24]
 80064ba:	69ba      	ldr	r2, [r7, #24]
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	429a      	cmp	r2, r3
 80064c0:	d3ef      	bcc.n	80064a2 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80064c2:	69fb      	ldr	r3, [r7, #28]
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3724      	adds	r7, #36	; 0x24
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr

080064d0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b085      	sub	sp, #20
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	695b      	ldr	r3, [r3, #20]
 80064dc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	699b      	ldr	r3, [r3, #24]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	4013      	ands	r3, r2
 80064e6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80064e8:	68fb      	ldr	r3, [r7, #12]
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3714      	adds	r7, #20
 80064ee:	46bd      	mov	sp, r7
 80064f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f4:	4770      	bx	lr

080064f6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80064f6:	b480      	push	{r7}
 80064f8:	b083      	sub	sp, #12
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	695b      	ldr	r3, [r3, #20]
 8006502:	f003 0301 	and.w	r3, r3, #1
}
 8006506:	4618      	mov	r0, r3
 8006508:	370c      	adds	r7, #12
 800650a:	46bd      	mov	sp, r7
 800650c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006510:	4770      	bx	lr
	...

08006514 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006514:	b480      	push	{r7}
 8006516:	b085      	sub	sp, #20
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800651c:	2300      	movs	r3, #0
 800651e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	3301      	adds	r3, #1
 8006524:	60fb      	str	r3, [r7, #12]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	4a13      	ldr	r2, [pc, #76]	; (8006578 <USB_CoreReset+0x64>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d901      	bls.n	8006532 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e01b      	b.n	800656a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	691b      	ldr	r3, [r3, #16]
 8006536:	2b00      	cmp	r3, #0
 8006538:	daf2      	bge.n	8006520 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800653a:	2300      	movs	r3, #0
 800653c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	691b      	ldr	r3, [r3, #16]
 8006542:	f043 0201 	orr.w	r2, r3, #1
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	3301      	adds	r3, #1
 800654e:	60fb      	str	r3, [r7, #12]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	4a09      	ldr	r2, [pc, #36]	; (8006578 <USB_CoreReset+0x64>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d901      	bls.n	800655c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	e006      	b.n	800656a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	691b      	ldr	r3, [r3, #16]
 8006560:	f003 0301 	and.w	r3, r3, #1
 8006564:	2b01      	cmp	r3, #1
 8006566:	d0f0      	beq.n	800654a <USB_CoreReset+0x36>

  return HAL_OK;
 8006568:	2300      	movs	r3, #0
}
 800656a:	4618      	mov	r0, r3
 800656c:	3714      	adds	r7, #20
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr
 8006576:	bf00      	nop
 8006578:	00030d40 	.word	0x00030d40

0800657c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800657c:	b084      	sub	sp, #16
 800657e:	b580      	push	{r7, lr}
 8006580:	b084      	sub	sp, #16
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
 8006586:	f107 001c 	add.w	r0, r7, #28
 800658a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006598:	461a      	mov	r2, r3
 800659a:	2300      	movs	r3, #0
 800659c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065a2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ae:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ba:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d018      	beq.n	8006600 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80065ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d10a      	bne.n	80065ea <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68ba      	ldr	r2, [r7, #8]
 80065de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065e2:	f043 0304 	orr.w	r3, r3, #4
 80065e6:	6013      	str	r3, [r2, #0]
 80065e8:	e014      	b.n	8006614 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	68ba      	ldr	r2, [r7, #8]
 80065f4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065f8:	f023 0304 	bic.w	r3, r3, #4
 80065fc:	6013      	str	r3, [r2, #0]
 80065fe:	e009      	b.n	8006614 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	68ba      	ldr	r2, [r7, #8]
 800660a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800660e:	f023 0304 	bic.w	r3, r3, #4
 8006612:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8006614:	2110      	movs	r1, #16
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f7ff feb4 	bl	8006384 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f7ff fed7 	bl	80063d0 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006622:	2300      	movs	r3, #0
 8006624:	60fb      	str	r3, [r7, #12]
 8006626:	e015      	b.n	8006654 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	015a      	lsls	r2, r3, #5
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	4413      	add	r3, r2
 8006630:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006634:	461a      	mov	r2, r3
 8006636:	f04f 33ff 	mov.w	r3, #4294967295
 800663a:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	015a      	lsls	r2, r3, #5
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	4413      	add	r3, r2
 8006644:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006648:	461a      	mov	r2, r3
 800664a:	2300      	movs	r3, #0
 800664c:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	3301      	adds	r3, #1
 8006652:	60fb      	str	r3, [r7, #12]
 8006654:	6a3b      	ldr	r3, [r7, #32]
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	429a      	cmp	r2, r3
 800665a:	d3e5      	bcc.n	8006628 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800665c:	2101      	movs	r1, #1
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 f8ac 	bl	80067bc <USB_DriveVbus>

  HAL_Delay(200U);
 8006664:	20c8      	movs	r0, #200	; 0xc8
 8006666:	f7fa fd85 	bl	8001174 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f04f 32ff 	mov.w	r2, #4294967295
 8006676:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800667c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006680:	2b00      	cmp	r3, #0
 8006682:	d00b      	beq.n	800669c <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f44f 7200 	mov.w	r2, #512	; 0x200
 800668a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	4a14      	ldr	r2, [pc, #80]	; (80066e0 <USB_HostInit+0x164>)
 8006690:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	4a13      	ldr	r2, [pc, #76]	; (80066e4 <USB_HostInit+0x168>)
 8006696:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800669a:	e009      	b.n	80066b0 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2280      	movs	r2, #128	; 0x80
 80066a0:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	4a10      	ldr	r2, [pc, #64]	; (80066e8 <USB_HostInit+0x16c>)
 80066a6:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	4a10      	ldr	r2, [pc, #64]	; (80066ec <USB_HostInit+0x170>)
 80066ac:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80066b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d105      	bne.n	80066c2 <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	699b      	ldr	r3, [r3, #24]
 80066ba:	f043 0210 	orr.w	r2, r3, #16
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	699a      	ldr	r2, [r3, #24]
 80066c6:	4b0a      	ldr	r3, [pc, #40]	; (80066f0 <USB_HostInit+0x174>)
 80066c8:	4313      	orrs	r3, r2
 80066ca:	687a      	ldr	r2, [r7, #4]
 80066cc:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80066ce:	2300      	movs	r3, #0
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3710      	adds	r7, #16
 80066d4:	46bd      	mov	sp, r7
 80066d6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80066da:	b004      	add	sp, #16
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	01000200 	.word	0x01000200
 80066e4:	00e00300 	.word	0x00e00300
 80066e8:	00600080 	.word	0x00600080
 80066ec:	004000e0 	.word	0x004000e0
 80066f0:	a3200008 	.word	0xa3200008

080066f4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b085      	sub	sp, #20
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	460b      	mov	r3, r1
 80066fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68fa      	ldr	r2, [r7, #12]
 800670e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006712:	f023 0303 	bic.w	r3, r3, #3
 8006716:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	78fb      	ldrb	r3, [r7, #3]
 8006722:	f003 0303 	and.w	r3, r3, #3
 8006726:	68f9      	ldr	r1, [r7, #12]
 8006728:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800672c:	4313      	orrs	r3, r2
 800672e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8006730:	78fb      	ldrb	r3, [r7, #3]
 8006732:	2b01      	cmp	r3, #1
 8006734:	d107      	bne.n	8006746 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800673c:	461a      	mov	r2, r3
 800673e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8006742:	6053      	str	r3, [r2, #4]
 8006744:	e009      	b.n	800675a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8006746:	78fb      	ldrb	r3, [r7, #3]
 8006748:	2b02      	cmp	r3, #2
 800674a:	d106      	bne.n	800675a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006752:	461a      	mov	r2, r3
 8006754:	f241 7370 	movw	r3, #6000	; 0x1770
 8006758:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800675a:	2300      	movs	r3, #0
}
 800675c:	4618      	mov	r0, r3
 800675e:	3714      	adds	r7, #20
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr

08006768 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8006774:	2300      	movs	r3, #0
 8006776:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006788:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	68fa      	ldr	r2, [r7, #12]
 800678e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006792:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006796:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8006798:	2064      	movs	r0, #100	; 0x64
 800679a:	f7fa fceb 	bl	8001174 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	68fa      	ldr	r2, [r7, #12]
 80067a2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80067a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80067aa:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80067ac:	200a      	movs	r0, #10
 80067ae:	f7fa fce1 	bl	8001174 <HAL_Delay>

  return HAL_OK;
 80067b2:	2300      	movs	r3, #0
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	3710      	adds	r7, #16
 80067b8:	46bd      	mov	sp, r7
 80067ba:	bd80      	pop	{r7, pc}

080067bc <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80067bc:	b480      	push	{r7}
 80067be:	b085      	sub	sp, #20
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	460b      	mov	r3, r1
 80067c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80067cc:	2300      	movs	r3, #0
 80067ce:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80067e0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d109      	bne.n	8006800 <USB_DriveVbus+0x44>
 80067ec:	78fb      	ldrb	r3, [r7, #3]
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d106      	bne.n	8006800 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	68fa      	ldr	r2, [r7, #12]
 80067f6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80067fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80067fe:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006806:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800680a:	d109      	bne.n	8006820 <USB_DriveVbus+0x64>
 800680c:	78fb      	ldrb	r3, [r7, #3]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d106      	bne.n	8006820 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	68fa      	ldr	r2, [r7, #12]
 8006816:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800681a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800681e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	3714      	adds	r7, #20
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr

0800682e <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800682e:	b480      	push	{r7}
 8006830:	b085      	sub	sp, #20
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800683a:	2300      	movs	r3, #0
 800683c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	0c5b      	lsrs	r3, r3, #17
 800684c:	f003 0303 	and.w	r3, r3, #3
}
 8006850:	4618      	mov	r0, r3
 8006852:	3714      	adds	r7, #20
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr

0800685c <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800685c:	b480      	push	{r7}
 800685e:	b085      	sub	sp, #20
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	b29b      	uxth	r3, r3
}
 8006872:	4618      	mov	r0, r3
 8006874:	3714      	adds	r7, #20
 8006876:	46bd      	mov	sp, r7
 8006878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687c:	4770      	bx	lr
	...

08006880 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8006880:	b480      	push	{r7}
 8006882:	b087      	sub	sp, #28
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
 8006888:	4608      	mov	r0, r1
 800688a:	4611      	mov	r1, r2
 800688c:	461a      	mov	r2, r3
 800688e:	4603      	mov	r3, r0
 8006890:	70fb      	strb	r3, [r7, #3]
 8006892:	460b      	mov	r3, r1
 8006894:	70bb      	strb	r3, [r7, #2]
 8006896:	4613      	mov	r3, r2
 8006898:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800689a:	2300      	movs	r3, #0
 800689c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 80068a2:	78fb      	ldrb	r3, [r7, #3]
 80068a4:	015a      	lsls	r2, r3, #5
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	4413      	add	r3, r2
 80068aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068ae:	461a      	mov	r2, r3
 80068b0:	f04f 33ff 	mov.w	r3, #4294967295
 80068b4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80068b6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80068ba:	2b03      	cmp	r3, #3
 80068bc:	d87e      	bhi.n	80069bc <USB_HC_Init+0x13c>
 80068be:	a201      	add	r2, pc, #4	; (adr r2, 80068c4 <USB_HC_Init+0x44>)
 80068c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068c4:	080068d5 	.word	0x080068d5
 80068c8:	0800697f 	.word	0x0800697f
 80068cc:	080068d5 	.word	0x080068d5
 80068d0:	08006941 	.word	0x08006941
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80068d4:	78fb      	ldrb	r3, [r7, #3]
 80068d6:	015a      	lsls	r2, r3, #5
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	4413      	add	r3, r2
 80068dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068e0:	461a      	mov	r2, r3
 80068e2:	f240 439d 	movw	r3, #1181	; 0x49d
 80068e6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80068e8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	da10      	bge.n	8006912 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80068f0:	78fb      	ldrb	r3, [r7, #3]
 80068f2:	015a      	lsls	r2, r3, #5
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	4413      	add	r3, r2
 80068f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068fc:	68db      	ldr	r3, [r3, #12]
 80068fe:	78fa      	ldrb	r2, [r7, #3]
 8006900:	0151      	lsls	r1, r2, #5
 8006902:	68ba      	ldr	r2, [r7, #8]
 8006904:	440a      	add	r2, r1
 8006906:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800690a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800690e:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8006910:	e057      	b.n	80069c2 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800691a:	2b00      	cmp	r3, #0
 800691c:	d051      	beq.n	80069c2 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800691e:	78fb      	ldrb	r3, [r7, #3]
 8006920:	015a      	lsls	r2, r3, #5
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	4413      	add	r3, r2
 8006926:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800692a:	68db      	ldr	r3, [r3, #12]
 800692c:	78fa      	ldrb	r2, [r7, #3]
 800692e:	0151      	lsls	r1, r2, #5
 8006930:	68ba      	ldr	r2, [r7, #8]
 8006932:	440a      	add	r2, r1
 8006934:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006938:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800693c:	60d3      	str	r3, [r2, #12]
      break;
 800693e:	e040      	b.n	80069c2 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006940:	78fb      	ldrb	r3, [r7, #3]
 8006942:	015a      	lsls	r2, r3, #5
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	4413      	add	r3, r2
 8006948:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800694c:	461a      	mov	r2, r3
 800694e:	f240 639d 	movw	r3, #1693	; 0x69d
 8006952:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006954:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006958:	2b00      	cmp	r3, #0
 800695a:	da34      	bge.n	80069c6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800695c:	78fb      	ldrb	r3, [r7, #3]
 800695e:	015a      	lsls	r2, r3, #5
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	4413      	add	r3, r2
 8006964:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	78fa      	ldrb	r2, [r7, #3]
 800696c:	0151      	lsls	r1, r2, #5
 800696e:	68ba      	ldr	r2, [r7, #8]
 8006970:	440a      	add	r2, r1
 8006972:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006976:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800697a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800697c:	e023      	b.n	80069c6 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800697e:	78fb      	ldrb	r3, [r7, #3]
 8006980:	015a      	lsls	r2, r3, #5
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	4413      	add	r3, r2
 8006986:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800698a:	461a      	mov	r2, r3
 800698c:	f240 2325 	movw	r3, #549	; 0x225
 8006990:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006992:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006996:	2b00      	cmp	r3, #0
 8006998:	da17      	bge.n	80069ca <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800699a:	78fb      	ldrb	r3, [r7, #3]
 800699c:	015a      	lsls	r2, r3, #5
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	4413      	add	r3, r2
 80069a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	78fa      	ldrb	r2, [r7, #3]
 80069aa:	0151      	lsls	r1, r2, #5
 80069ac:	68ba      	ldr	r2, [r7, #8]
 80069ae:	440a      	add	r2, r1
 80069b0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80069b4:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80069b8:	60d3      	str	r3, [r2, #12]
      }
      break;
 80069ba:	e006      	b.n	80069ca <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 80069bc:	2301      	movs	r3, #1
 80069be:	75fb      	strb	r3, [r7, #23]
      break;
 80069c0:	e004      	b.n	80069cc <USB_HC_Init+0x14c>
      break;
 80069c2:	bf00      	nop
 80069c4:	e002      	b.n	80069cc <USB_HC_Init+0x14c>
      break;
 80069c6:	bf00      	nop
 80069c8:	e000      	b.n	80069cc <USB_HC_Init+0x14c>
      break;
 80069ca:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80069d2:	699a      	ldr	r2, [r3, #24]
 80069d4:	78fb      	ldrb	r3, [r7, #3]
 80069d6:	f003 030f 	and.w	r3, r3, #15
 80069da:	2101      	movs	r1, #1
 80069dc:	fa01 f303 	lsl.w	r3, r1, r3
 80069e0:	68b9      	ldr	r1, [r7, #8]
 80069e2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80069e6:	4313      	orrs	r3, r2
 80069e8:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	699b      	ldr	r3, [r3, #24]
 80069ee:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80069f6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	da03      	bge.n	8006a06 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80069fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a02:	613b      	str	r3, [r7, #16]
 8006a04:	e001      	b.n	8006a0a <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8006a06:	2300      	movs	r3, #0
 8006a08:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8006a0a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006a0e:	2b02      	cmp	r3, #2
 8006a10:	d103      	bne.n	8006a1a <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8006a12:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006a16:	60fb      	str	r3, [r7, #12]
 8006a18:	e001      	b.n	8006a1e <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006a1e:	787b      	ldrb	r3, [r7, #1]
 8006a20:	059b      	lsls	r3, r3, #22
 8006a22:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006a26:	78bb      	ldrb	r3, [r7, #2]
 8006a28:	02db      	lsls	r3, r3, #11
 8006a2a:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006a2e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006a30:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006a34:	049b      	lsls	r3, r3, #18
 8006a36:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006a3a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006a3c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006a3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006a42:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006a48:	78fb      	ldrb	r3, [r7, #3]
 8006a4a:	0159      	lsls	r1, r3, #5
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	440b      	add	r3, r1
 8006a50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a54:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006a5a:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8006a5c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006a60:	2b03      	cmp	r3, #3
 8006a62:	d10f      	bne.n	8006a84 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8006a64:	78fb      	ldrb	r3, [r7, #3]
 8006a66:	015a      	lsls	r2, r3, #5
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	4413      	add	r3, r2
 8006a6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	78fa      	ldrb	r2, [r7, #3]
 8006a74:	0151      	lsls	r1, r2, #5
 8006a76:	68ba      	ldr	r2, [r7, #8]
 8006a78:	440a      	add	r2, r1
 8006a7a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006a7e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006a82:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006a84:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	371c      	adds	r7, #28
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a90:	4770      	bx	lr
 8006a92:	bf00      	nop

08006a94 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b08c      	sub	sp, #48	; 0x30
 8006a98:	af02      	add	r7, sp, #8
 8006a9a:	60f8      	str	r0, [r7, #12]
 8006a9c:	60b9      	str	r1, [r7, #8]
 8006a9e:	4613      	mov	r3, r2
 8006aa0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	785b      	ldrb	r3, [r3, #1]
 8006aaa:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8006aac:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ab0:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d028      	beq.n	8006b10 <USB_HC_StartXfer+0x7c>
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	791b      	ldrb	r3, [r3, #4]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d124      	bne.n	8006b10 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 8006ac6:	79fb      	ldrb	r3, [r7, #7]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d10b      	bne.n	8006ae4 <USB_HC_StartXfer+0x50>
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	795b      	ldrb	r3, [r3, #5]
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d107      	bne.n	8006ae4 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	785b      	ldrb	r3, [r3, #1]
 8006ad8:	4619      	mov	r1, r3
 8006ada:	68f8      	ldr	r0, [r7, #12]
 8006adc:	f000 fa30 	bl	8006f40 <USB_DoPing>
      return HAL_OK;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	e114      	b.n	8006d0e <USB_HC_StartXfer+0x27a>
    }
    else if (dma == 1U)
 8006ae4:	79fb      	ldrb	r3, [r7, #7]
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d112      	bne.n	8006b10 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	015a      	lsls	r2, r3, #5
 8006aee:	6a3b      	ldr	r3, [r7, #32]
 8006af0:	4413      	add	r3, r2
 8006af2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	69fa      	ldr	r2, [r7, #28]
 8006afa:	0151      	lsls	r1, r2, #5
 8006afc:	6a3a      	ldr	r2, [r7, #32]
 8006afe:	440a      	add	r2, r1
 8006b00:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006b04:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8006b08:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	691b      	ldr	r3, [r3, #16]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d018      	beq.n	8006b4a <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	691b      	ldr	r3, [r3, #16]
 8006b1c:	68ba      	ldr	r2, [r7, #8]
 8006b1e:	8912      	ldrh	r2, [r2, #8]
 8006b20:	4413      	add	r3, r2
 8006b22:	3b01      	subs	r3, #1
 8006b24:	68ba      	ldr	r2, [r7, #8]
 8006b26:	8912      	ldrh	r2, [r2, #8]
 8006b28:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b2c:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8006b2e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006b30:	8b7b      	ldrh	r3, [r7, #26]
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d90b      	bls.n	8006b4e <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 8006b36:	8b7b      	ldrh	r3, [r7, #26]
 8006b38:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8006b3a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006b3c:	68ba      	ldr	r2, [r7, #8]
 8006b3e:	8912      	ldrh	r2, [r2, #8]
 8006b40:	fb02 f203 	mul.w	r2, r2, r3
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	611a      	str	r2, [r3, #16]
 8006b48:	e001      	b.n	8006b4e <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	78db      	ldrb	r3, [r3, #3]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d006      	beq.n	8006b64 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8006b56:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006b58:	68ba      	ldr	r2, [r7, #8]
 8006b5a:	8912      	ldrh	r2, [r2, #8]
 8006b5c:	fb02 f203 	mul.w	r2, r2, r3
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	691b      	ldr	r3, [r3, #16]
 8006b68:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006b6c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006b6e:	04d9      	lsls	r1, r3, #19
 8006b70:	4b69      	ldr	r3, [pc, #420]	; (8006d18 <USB_HC_StartXfer+0x284>)
 8006b72:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8006b74:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	7a9b      	ldrb	r3, [r3, #10]
 8006b7a:	075b      	lsls	r3, r3, #29
 8006b7c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8006b80:	69f9      	ldr	r1, [r7, #28]
 8006b82:	0148      	lsls	r0, r1, #5
 8006b84:	6a39      	ldr	r1, [r7, #32]
 8006b86:	4401      	add	r1, r0
 8006b88:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006b8c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8006b8e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006b90:	79fb      	ldrb	r3, [r7, #7]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d009      	beq.n	8006baa <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	68d9      	ldr	r1, [r3, #12]
 8006b9a:	69fb      	ldr	r3, [r7, #28]
 8006b9c:	015a      	lsls	r2, r3, #5
 8006b9e:	6a3b      	ldr	r3, [r7, #32]
 8006ba0:	4413      	add	r3, r2
 8006ba2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ba6:	460a      	mov	r2, r1
 8006ba8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006baa:	6a3b      	ldr	r3, [r7, #32]
 8006bac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	f003 0301 	and.w	r3, r3, #1
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	bf0c      	ite	eq
 8006bba:	2301      	moveq	r3, #1
 8006bbc:	2300      	movne	r3, #0
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006bc2:	69fb      	ldr	r3, [r7, #28]
 8006bc4:	015a      	lsls	r2, r3, #5
 8006bc6:	6a3b      	ldr	r3, [r7, #32]
 8006bc8:	4413      	add	r3, r2
 8006bca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	69fa      	ldr	r2, [r7, #28]
 8006bd2:	0151      	lsls	r1, r2, #5
 8006bd4:	6a3a      	ldr	r2, [r7, #32]
 8006bd6:	440a      	add	r2, r1
 8006bd8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006bdc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006be0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006be2:	69fb      	ldr	r3, [r7, #28]
 8006be4:	015a      	lsls	r2, r3, #5
 8006be6:	6a3b      	ldr	r3, [r7, #32]
 8006be8:	4413      	add	r3, r2
 8006bea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	7e7b      	ldrb	r3, [r7, #25]
 8006bf2:	075b      	lsls	r3, r3, #29
 8006bf4:	69f9      	ldr	r1, [r7, #28]
 8006bf6:	0148      	lsls	r0, r1, #5
 8006bf8:	6a39      	ldr	r1, [r7, #32]
 8006bfa:	4401      	add	r1, r0
 8006bfc:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8006c00:	4313      	orrs	r3, r2
 8006c02:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006c04:	69fb      	ldr	r3, [r7, #28]
 8006c06:	015a      	lsls	r2, r3, #5
 8006c08:	6a3b      	ldr	r3, [r7, #32]
 8006c0a:	4413      	add	r3, r2
 8006c0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a42      	ldr	r2, [pc, #264]	; (8006d1c <USB_HC_StartXfer+0x288>)
 8006c14:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006c16:	4b41      	ldr	r3, [pc, #260]	; (8006d1c <USB_HC_StartXfer+0x288>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006c1e:	4a3f      	ldr	r2, [pc, #252]	; (8006d1c <USB_HC_StartXfer+0x288>)
 8006c20:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	78db      	ldrb	r3, [r3, #3]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d006      	beq.n	8006c38 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006c2a:	4b3c      	ldr	r3, [pc, #240]	; (8006d1c <USB_HC_StartXfer+0x288>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c32:	4a3a      	ldr	r2, [pc, #232]	; (8006d1c <USB_HC_StartXfer+0x288>)
 8006c34:	6013      	str	r3, [r2, #0]
 8006c36:	e005      	b.n	8006c44 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006c38:	4b38      	ldr	r3, [pc, #224]	; (8006d1c <USB_HC_StartXfer+0x288>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006c40:	4a36      	ldr	r2, [pc, #216]	; (8006d1c <USB_HC_StartXfer+0x288>)
 8006c42:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006c44:	4b35      	ldr	r3, [pc, #212]	; (8006d1c <USB_HC_StartXfer+0x288>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006c4c:	4a33      	ldr	r2, [pc, #204]	; (8006d1c <USB_HC_StartXfer+0x288>)
 8006c4e:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006c50:	69fb      	ldr	r3, [r7, #28]
 8006c52:	015a      	lsls	r2, r3, #5
 8006c54:	6a3b      	ldr	r3, [r7, #32]
 8006c56:	4413      	add	r3, r2
 8006c58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	4b2f      	ldr	r3, [pc, #188]	; (8006d1c <USB_HC_StartXfer+0x288>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006c64:	79fb      	ldrb	r3, [r7, #7]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d001      	beq.n	8006c6e <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	e04f      	b.n	8006d0e <USB_HC_StartXfer+0x27a>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	78db      	ldrb	r3, [r3, #3]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d14a      	bne.n	8006d0c <USB_HC_StartXfer+0x278>
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	691b      	ldr	r3, [r3, #16]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d046      	beq.n	8006d0c <USB_HC_StartXfer+0x278>
  {
    switch (hc->ep_type)
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	79db      	ldrb	r3, [r3, #7]
 8006c82:	2b03      	cmp	r3, #3
 8006c84:	d830      	bhi.n	8006ce8 <USB_HC_StartXfer+0x254>
 8006c86:	a201      	add	r2, pc, #4	; (adr r2, 8006c8c <USB_HC_StartXfer+0x1f8>)
 8006c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c8c:	08006c9d 	.word	0x08006c9d
 8006c90:	08006cc1 	.word	0x08006cc1
 8006c94:	08006c9d 	.word	0x08006c9d
 8006c98:	08006cc1 	.word	0x08006cc1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	691b      	ldr	r3, [r3, #16]
 8006ca0:	3303      	adds	r3, #3
 8006ca2:	089b      	lsrs	r3, r3, #2
 8006ca4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006ca6:	8afa      	ldrh	r2, [r7, #22]
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cac:	b29b      	uxth	r3, r3
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d91c      	bls.n	8006cec <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	699b      	ldr	r3, [r3, #24]
 8006cb6:	f043 0220 	orr.w	r2, r3, #32
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	619a      	str	r2, [r3, #24]
        }
        break;
 8006cbe:	e015      	b.n	8006cec <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	691b      	ldr	r3, [r3, #16]
 8006cc4:	3303      	adds	r3, #3
 8006cc6:	089b      	lsrs	r3, r3, #2
 8006cc8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006cca:	8afa      	ldrh	r2, [r7, #22]
 8006ccc:	6a3b      	ldr	r3, [r7, #32]
 8006cce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006cd2:	691b      	ldr	r3, [r3, #16]
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d90a      	bls.n	8006cf0 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	699b      	ldr	r3, [r3, #24]
 8006cde:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	619a      	str	r2, [r3, #24]
        }
        break;
 8006ce6:	e003      	b.n	8006cf0 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8006ce8:	bf00      	nop
 8006cea:	e002      	b.n	8006cf2 <USB_HC_StartXfer+0x25e>
        break;
 8006cec:	bf00      	nop
 8006cee:	e000      	b.n	8006cf2 <USB_HC_StartXfer+0x25e>
        break;
 8006cf0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	68d9      	ldr	r1, [r3, #12]
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	785a      	ldrb	r2, [r3, #1]
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	691b      	ldr	r3, [r3, #16]
 8006cfe:	b298      	uxth	r0, r3
 8006d00:	2300      	movs	r3, #0
 8006d02:	9300      	str	r3, [sp, #0]
 8006d04:	4603      	mov	r3, r0
 8006d06:	68f8      	ldr	r0, [r7, #12]
 8006d08:	f7ff fb84 	bl	8006414 <USB_WritePacket>
  }

  return HAL_OK;
 8006d0c:	2300      	movs	r3, #0
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3728      	adds	r7, #40	; 0x28
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}
 8006d16:	bf00      	nop
 8006d18:	1ff80000 	.word	0x1ff80000
 8006d1c:	200000b0 	.word	0x200000b0

08006d20 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b085      	sub	sp, #20
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d32:	695b      	ldr	r3, [r3, #20]
 8006d34:	b29b      	uxth	r3, r3
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3714      	adds	r7, #20
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d40:	4770      	bx	lr

08006d42 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006d42:	b480      	push	{r7}
 8006d44:	b087      	sub	sp, #28
 8006d46:	af00      	add	r7, sp, #0
 8006d48:	6078      	str	r0, [r7, #4]
 8006d4a:	460b      	mov	r3, r1
 8006d4c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8006d52:	78fb      	ldrb	r3, [r7, #3]
 8006d54:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8006d56:	2300      	movs	r3, #0
 8006d58:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	015a      	lsls	r2, r3, #5
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	4413      	add	r3, r2
 8006d62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	0c9b      	lsrs	r3, r3, #18
 8006d6a:	f003 0303 	and.w	r3, r3, #3
 8006d6e:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d002      	beq.n	8006d7c <USB_HC_Halt+0x3a>
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	2b02      	cmp	r3, #2
 8006d7a:	d16c      	bne.n	8006e56 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	015a      	lsls	r2, r3, #5
 8006d80:	693b      	ldr	r3, [r7, #16]
 8006d82:	4413      	add	r3, r2
 8006d84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	68fa      	ldr	r2, [r7, #12]
 8006d8c:	0151      	lsls	r1, r2, #5
 8006d8e:	693a      	ldr	r2, [r7, #16]
 8006d90:	440a      	add	r2, r1
 8006d92:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006d96:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006d9a:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006da0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d143      	bne.n	8006e30 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	015a      	lsls	r2, r3, #5
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	4413      	add	r3, r2
 8006db0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	68fa      	ldr	r2, [r7, #12]
 8006db8:	0151      	lsls	r1, r2, #5
 8006dba:	693a      	ldr	r2, [r7, #16]
 8006dbc:	440a      	add	r2, r1
 8006dbe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006dc2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006dc6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	015a      	lsls	r2, r3, #5
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	4413      	add	r3, r2
 8006dd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	0151      	lsls	r1, r2, #5
 8006dda:	693a      	ldr	r2, [r7, #16]
 8006ddc:	440a      	add	r2, r1
 8006dde:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006de2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006de6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	015a      	lsls	r2, r3, #5
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	4413      	add	r3, r2
 8006df0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	68fa      	ldr	r2, [r7, #12]
 8006df8:	0151      	lsls	r1, r2, #5
 8006dfa:	693a      	ldr	r2, [r7, #16]
 8006dfc:	440a      	add	r2, r1
 8006dfe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006e02:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006e06:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	3301      	adds	r3, #1
 8006e0c:	617b      	str	r3, [r7, #20]
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006e14:	d81d      	bhi.n	8006e52 <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	015a      	lsls	r2, r3, #5
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	4413      	add	r3, r2
 8006e1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006e28:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006e2c:	d0ec      	beq.n	8006e08 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006e2e:	e080      	b.n	8006f32 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	015a      	lsls	r2, r3, #5
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	4413      	add	r3, r2
 8006e38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	68fa      	ldr	r2, [r7, #12]
 8006e40:	0151      	lsls	r1, r2, #5
 8006e42:	693a      	ldr	r2, [r7, #16]
 8006e44:	440a      	add	r2, r1
 8006e46:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006e4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006e4e:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006e50:	e06f      	b.n	8006f32 <USB_HC_Halt+0x1f0>
          break;
 8006e52:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006e54:	e06d      	b.n	8006f32 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	015a      	lsls	r2, r3, #5
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	4413      	add	r3, r2
 8006e5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	68fa      	ldr	r2, [r7, #12]
 8006e66:	0151      	lsls	r1, r2, #5
 8006e68:	693a      	ldr	r2, [r7, #16]
 8006e6a:	440a      	add	r2, r1
 8006e6c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006e70:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006e74:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006e76:	693b      	ldr	r3, [r7, #16]
 8006e78:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e7c:	691b      	ldr	r3, [r3, #16]
 8006e7e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d143      	bne.n	8006f0e <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	015a      	lsls	r2, r3, #5
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	4413      	add	r3, r2
 8006e8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	68fa      	ldr	r2, [r7, #12]
 8006e96:	0151      	lsls	r1, r2, #5
 8006e98:	693a      	ldr	r2, [r7, #16]
 8006e9a:	440a      	add	r2, r1
 8006e9c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006ea0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006ea4:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	015a      	lsls	r2, r3, #5
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	4413      	add	r3, r2
 8006eae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	68fa      	ldr	r2, [r7, #12]
 8006eb6:	0151      	lsls	r1, r2, #5
 8006eb8:	693a      	ldr	r2, [r7, #16]
 8006eba:	440a      	add	r2, r1
 8006ebc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006ec0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006ec4:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	015a      	lsls	r2, r3, #5
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	4413      	add	r3, r2
 8006ece:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68fa      	ldr	r2, [r7, #12]
 8006ed6:	0151      	lsls	r1, r2, #5
 8006ed8:	693a      	ldr	r2, [r7, #16]
 8006eda:	440a      	add	r2, r1
 8006edc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006ee0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006ee4:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	3301      	adds	r3, #1
 8006eea:	617b      	str	r3, [r7, #20]
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ef2:	d81d      	bhi.n	8006f30 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	015a      	lsls	r2, r3, #5
 8006ef8:	693b      	ldr	r3, [r7, #16]
 8006efa:	4413      	add	r3, r2
 8006efc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006f06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006f0a:	d0ec      	beq.n	8006ee6 <USB_HC_Halt+0x1a4>
 8006f0c:	e011      	b.n	8006f32 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	015a      	lsls	r2, r3, #5
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	4413      	add	r3, r2
 8006f16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	68fa      	ldr	r2, [r7, #12]
 8006f1e:	0151      	lsls	r1, r2, #5
 8006f20:	693a      	ldr	r2, [r7, #16]
 8006f22:	440a      	add	r2, r1
 8006f24:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006f28:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006f2c:	6013      	str	r3, [r2, #0]
 8006f2e:	e000      	b.n	8006f32 <USB_HC_Halt+0x1f0>
          break;
 8006f30:	bf00      	nop
    }
  }

  return HAL_OK;
 8006f32:	2300      	movs	r3, #0
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	371c      	adds	r7, #28
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr

08006f40 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b087      	sub	sp, #28
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
 8006f48:	460b      	mov	r3, r1
 8006f4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8006f50:	78fb      	ldrb	r3, [r7, #3]
 8006f52:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8006f54:	2301      	movs	r3, #1
 8006f56:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	04da      	lsls	r2, r3, #19
 8006f5c:	4b15      	ldr	r3, [pc, #84]	; (8006fb4 <USB_DoPing+0x74>)
 8006f5e:	4013      	ands	r3, r2
 8006f60:	693a      	ldr	r2, [r7, #16]
 8006f62:	0151      	lsls	r1, r2, #5
 8006f64:	697a      	ldr	r2, [r7, #20]
 8006f66:	440a      	add	r2, r1
 8006f68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006f6c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006f70:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	015a      	lsls	r2, r3, #5
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	4413      	add	r3, r2
 8006f7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006f88:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006f90:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	015a      	lsls	r2, r3, #5
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	4413      	add	r3, r2
 8006f9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006fa4:	2300      	movs	r3, #0
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	371c      	adds	r7, #28
 8006faa:	46bd      	mov	sp, r7
 8006fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb0:	4770      	bx	lr
 8006fb2:	bf00      	nop
 8006fb4:	1ff80000 	.word	0x1ff80000

08006fb8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b086      	sub	sp, #24
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f7ff f99f 	bl	800630c <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8006fce:	2110      	movs	r1, #16
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f7ff f9d7 	bl	8006384 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f7ff f9fa 	bl	80063d0 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006fdc:	2300      	movs	r3, #0
 8006fde:	613b      	str	r3, [r7, #16]
 8006fe0:	e01f      	b.n	8007022 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	015a      	lsls	r2, r3, #5
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	4413      	add	r3, r2
 8006fea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006ff8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007000:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007008:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	015a      	lsls	r2, r3, #5
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	4413      	add	r3, r2
 8007012:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007016:	461a      	mov	r2, r3
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	3301      	adds	r3, #1
 8007020:	613b      	str	r3, [r7, #16]
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	2b0f      	cmp	r3, #15
 8007026:	d9dc      	bls.n	8006fe2 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007028:	2300      	movs	r3, #0
 800702a:	613b      	str	r3, [r7, #16]
 800702c:	e034      	b.n	8007098 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	015a      	lsls	r2, r3, #5
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	4413      	add	r3, r2
 8007036:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007044:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800704c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007054:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	015a      	lsls	r2, r3, #5
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	4413      	add	r3, r2
 800705e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007062:	461a      	mov	r2, r3
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	3301      	adds	r3, #1
 800706c:	617b      	str	r3, [r7, #20]
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007074:	d80c      	bhi.n	8007090 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	015a      	lsls	r2, r3, #5
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	4413      	add	r3, r2
 800707e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007088:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800708c:	d0ec      	beq.n	8007068 <USB_StopHost+0xb0>
 800708e:	e000      	b.n	8007092 <USB_StopHost+0xda>
        break;
 8007090:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	3301      	adds	r3, #1
 8007096:	613b      	str	r3, [r7, #16]
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	2b0f      	cmp	r3, #15
 800709c:	d9c7      	bls.n	800702e <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070a4:	461a      	mov	r2, r3
 80070a6:	f04f 33ff 	mov.w	r3, #4294967295
 80070aa:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	f04f 32ff 	mov.w	r2, #4294967295
 80070b2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f7ff f918 	bl	80062ea <USB_EnableGlobalInt>

  return HAL_OK;
 80070ba:	2300      	movs	r3, #0
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3718      	adds	r7, #24
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}

080070c4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80070c4:	b590      	push	{r4, r7, lr}
 80070c6:	b089      	sub	sp, #36	; 0x24
 80070c8:	af04      	add	r7, sp, #16
 80070ca:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80070cc:	2301      	movs	r3, #1
 80070ce:	2202      	movs	r2, #2
 80070d0:	2102      	movs	r1, #2
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f000 fc68 	bl	80079a8 <USBH_FindInterface>
 80070d8:	4603      	mov	r3, r0
 80070da:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80070dc:	7bfb      	ldrb	r3, [r7, #15]
 80070de:	2bff      	cmp	r3, #255	; 0xff
 80070e0:	d002      	beq.n	80070e8 <USBH_CDC_InterfaceInit+0x24>
 80070e2:	7bfb      	ldrb	r3, [r7, #15]
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d901      	bls.n	80070ec <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80070e8:	2302      	movs	r3, #2
 80070ea:	e13d      	b.n	8007368 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80070ec:	7bfb      	ldrb	r3, [r7, #15]
 80070ee:	4619      	mov	r1, r3
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	f000 fc3d 	bl	8007970 <USBH_SelectInterface>
 80070f6:	4603      	mov	r3, r0
 80070f8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80070fa:	7bbb      	ldrb	r3, [r7, #14]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d001      	beq.n	8007104 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007100:	2302      	movs	r3, #2
 8007102:	e131      	b.n	8007368 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800710a:	2050      	movs	r0, #80	; 0x50
 800710c:	f002 fa82 	bl	8009614 <malloc>
 8007110:	4603      	mov	r3, r0
 8007112:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800711a:	69db      	ldr	r3, [r3, #28]
 800711c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d101      	bne.n	8007128 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007124:	2302      	movs	r3, #2
 8007126:	e11f      	b.n	8007368 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007128:	2250      	movs	r2, #80	; 0x50
 800712a:	2100      	movs	r1, #0
 800712c:	68b8      	ldr	r0, [r7, #8]
 800712e:	f002 fa81 	bl	8009634 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8007132:	7bfb      	ldrb	r3, [r7, #15]
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	211a      	movs	r1, #26
 8007138:	fb01 f303 	mul.w	r3, r1, r3
 800713c:	4413      	add	r3, r2
 800713e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	b25b      	sxtb	r3, r3
 8007146:	2b00      	cmp	r3, #0
 8007148:	da15      	bge.n	8007176 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800714a:	7bfb      	ldrb	r3, [r7, #15]
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	211a      	movs	r1, #26
 8007150:	fb01 f303 	mul.w	r3, r1, r3
 8007154:	4413      	add	r3, r2
 8007156:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800715a:	781a      	ldrb	r2, [r3, #0]
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007160:	7bfb      	ldrb	r3, [r7, #15]
 8007162:	687a      	ldr	r2, [r7, #4]
 8007164:	211a      	movs	r1, #26
 8007166:	fb01 f303 	mul.w	r3, r1, r3
 800716a:	4413      	add	r3, r2
 800716c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007170:	881a      	ldrh	r2, [r3, #0]
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	785b      	ldrb	r3, [r3, #1]
 800717a:	4619      	mov	r1, r3
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f001 fe36 	bl	8008dee <USBH_AllocPipe>
 8007182:	4603      	mov	r3, r0
 8007184:	461a      	mov	r2, r3
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	7819      	ldrb	r1, [r3, #0]
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	7858      	ldrb	r0, [r3, #1]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800719e:	68ba      	ldr	r2, [r7, #8]
 80071a0:	8952      	ldrh	r2, [r2, #10]
 80071a2:	9202      	str	r2, [sp, #8]
 80071a4:	2203      	movs	r2, #3
 80071a6:	9201      	str	r2, [sp, #4]
 80071a8:	9300      	str	r3, [sp, #0]
 80071aa:	4623      	mov	r3, r4
 80071ac:	4602      	mov	r2, r0
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f001 fdee 	bl	8008d90 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	781b      	ldrb	r3, [r3, #0]
 80071b8:	2200      	movs	r2, #0
 80071ba:	4619      	mov	r1, r3
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f002 f979 	bl	80094b4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80071c2:	2300      	movs	r3, #0
 80071c4:	2200      	movs	r2, #0
 80071c6:	210a      	movs	r1, #10
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f000 fbed 	bl	80079a8 <USBH_FindInterface>
 80071ce:	4603      	mov	r3, r0
 80071d0:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80071d2:	7bfb      	ldrb	r3, [r7, #15]
 80071d4:	2bff      	cmp	r3, #255	; 0xff
 80071d6:	d002      	beq.n	80071de <USBH_CDC_InterfaceInit+0x11a>
 80071d8:	7bfb      	ldrb	r3, [r7, #15]
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d901      	bls.n	80071e2 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80071de:	2302      	movs	r3, #2
 80071e0:	e0c2      	b.n	8007368 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80071e2:	7bfb      	ldrb	r3, [r7, #15]
 80071e4:	687a      	ldr	r2, [r7, #4]
 80071e6:	211a      	movs	r1, #26
 80071e8:	fb01 f303 	mul.w	r3, r1, r3
 80071ec:	4413      	add	r3, r2
 80071ee:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80071f2:	781b      	ldrb	r3, [r3, #0]
 80071f4:	b25b      	sxtb	r3, r3
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	da16      	bge.n	8007228 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80071fa:	7bfb      	ldrb	r3, [r7, #15]
 80071fc:	687a      	ldr	r2, [r7, #4]
 80071fe:	211a      	movs	r1, #26
 8007200:	fb01 f303 	mul.w	r3, r1, r3
 8007204:	4413      	add	r3, r2
 8007206:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800720a:	781a      	ldrb	r2, [r3, #0]
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007210:	7bfb      	ldrb	r3, [r7, #15]
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	211a      	movs	r1, #26
 8007216:	fb01 f303 	mul.w	r3, r1, r3
 800721a:	4413      	add	r3, r2
 800721c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007220:	881a      	ldrh	r2, [r3, #0]
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	835a      	strh	r2, [r3, #26]
 8007226:	e015      	b.n	8007254 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007228:	7bfb      	ldrb	r3, [r7, #15]
 800722a:	687a      	ldr	r2, [r7, #4]
 800722c:	211a      	movs	r1, #26
 800722e:	fb01 f303 	mul.w	r3, r1, r3
 8007232:	4413      	add	r3, r2
 8007234:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007238:	781a      	ldrb	r2, [r3, #0]
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800723e:	7bfb      	ldrb	r3, [r7, #15]
 8007240:	687a      	ldr	r2, [r7, #4]
 8007242:	211a      	movs	r1, #26
 8007244:	fb01 f303 	mul.w	r3, r1, r3
 8007248:	4413      	add	r3, r2
 800724a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800724e:	881a      	ldrh	r2, [r3, #0]
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8007254:	7bfb      	ldrb	r3, [r7, #15]
 8007256:	687a      	ldr	r2, [r7, #4]
 8007258:	211a      	movs	r1, #26
 800725a:	fb01 f303 	mul.w	r3, r1, r3
 800725e:	4413      	add	r3, r2
 8007260:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007264:	781b      	ldrb	r3, [r3, #0]
 8007266:	b25b      	sxtb	r3, r3
 8007268:	2b00      	cmp	r3, #0
 800726a:	da16      	bge.n	800729a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800726c:	7bfb      	ldrb	r3, [r7, #15]
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	211a      	movs	r1, #26
 8007272:	fb01 f303 	mul.w	r3, r1, r3
 8007276:	4413      	add	r3, r2
 8007278:	f203 3356 	addw	r3, r3, #854	; 0x356
 800727c:	781a      	ldrb	r2, [r3, #0]
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007282:	7bfb      	ldrb	r3, [r7, #15]
 8007284:	687a      	ldr	r2, [r7, #4]
 8007286:	211a      	movs	r1, #26
 8007288:	fb01 f303 	mul.w	r3, r1, r3
 800728c:	4413      	add	r3, r2
 800728e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007292:	881a      	ldrh	r2, [r3, #0]
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	835a      	strh	r2, [r3, #26]
 8007298:	e015      	b.n	80072c6 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800729a:	7bfb      	ldrb	r3, [r7, #15]
 800729c:	687a      	ldr	r2, [r7, #4]
 800729e:	211a      	movs	r1, #26
 80072a0:	fb01 f303 	mul.w	r3, r1, r3
 80072a4:	4413      	add	r3, r2
 80072a6:	f203 3356 	addw	r3, r3, #854	; 0x356
 80072aa:	781a      	ldrb	r2, [r3, #0]
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80072b0:	7bfb      	ldrb	r3, [r7, #15]
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	211a      	movs	r1, #26
 80072b6:	fb01 f303 	mul.w	r3, r1, r3
 80072ba:	4413      	add	r3, r2
 80072bc:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80072c0:	881a      	ldrh	r2, [r3, #0]
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	7b9b      	ldrb	r3, [r3, #14]
 80072ca:	4619      	mov	r1, r3
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f001 fd8e 	bl	8008dee <USBH_AllocPipe>
 80072d2:	4603      	mov	r3, r0
 80072d4:	461a      	mov	r2, r3
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	7bdb      	ldrb	r3, [r3, #15]
 80072de:	4619      	mov	r1, r3
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	f001 fd84 	bl	8008dee <USBH_AllocPipe>
 80072e6:	4603      	mov	r3, r0
 80072e8:	461a      	mov	r2, r3
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	7b59      	ldrb	r1, [r3, #13]
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	7b98      	ldrb	r0, [r3, #14]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007302:	68ba      	ldr	r2, [r7, #8]
 8007304:	8b12      	ldrh	r2, [r2, #24]
 8007306:	9202      	str	r2, [sp, #8]
 8007308:	2202      	movs	r2, #2
 800730a:	9201      	str	r2, [sp, #4]
 800730c:	9300      	str	r3, [sp, #0]
 800730e:	4623      	mov	r3, r4
 8007310:	4602      	mov	r2, r0
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f001 fd3c 	bl	8008d90 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	7b19      	ldrb	r1, [r3, #12]
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	7bd8      	ldrb	r0, [r3, #15]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800732c:	68ba      	ldr	r2, [r7, #8]
 800732e:	8b52      	ldrh	r2, [r2, #26]
 8007330:	9202      	str	r2, [sp, #8]
 8007332:	2202      	movs	r2, #2
 8007334:	9201      	str	r2, [sp, #4]
 8007336:	9300      	str	r3, [sp, #0]
 8007338:	4623      	mov	r3, r4
 800733a:	4602      	mov	r2, r0
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f001 fd27 	bl	8008d90 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	2200      	movs	r2, #0
 8007346:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	7b5b      	ldrb	r3, [r3, #13]
 800734e:	2200      	movs	r2, #0
 8007350:	4619      	mov	r1, r3
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f002 f8ae 	bl	80094b4 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	7b1b      	ldrb	r3, [r3, #12]
 800735c:	2200      	movs	r2, #0
 800735e:	4619      	mov	r1, r3
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f002 f8a7 	bl	80094b4 <USBH_LL_SetToggle>

  return USBH_OK;
 8007366:	2300      	movs	r3, #0
}
 8007368:	4618      	mov	r0, r3
 800736a:	3714      	adds	r7, #20
 800736c:	46bd      	mov	sp, r7
 800736e:	bd90      	pop	{r4, r7, pc}

08007370 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b084      	sub	sp, #16
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800737e:	69db      	ldr	r3, [r3, #28]
 8007380:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d00e      	beq.n	80073a8 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	4619      	mov	r1, r3
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f001 fd1c 	bl	8008dce <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	781b      	ldrb	r3, [r3, #0]
 800739a:	4619      	mov	r1, r3
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f001 fd47 	bl	8008e30 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2200      	movs	r2, #0
 80073a6:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	7b1b      	ldrb	r3, [r3, #12]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d00e      	beq.n	80073ce <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	7b1b      	ldrb	r3, [r3, #12]
 80073b4:	4619      	mov	r1, r3
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f001 fd09 	bl	8008dce <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	7b1b      	ldrb	r3, [r3, #12]
 80073c0:	4619      	mov	r1, r3
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f001 fd34 	bl	8008e30 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	7b5b      	ldrb	r3, [r3, #13]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d00e      	beq.n	80073f4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	7b5b      	ldrb	r3, [r3, #13]
 80073da:	4619      	mov	r1, r3
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f001 fcf6 	bl	8008dce <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	7b5b      	ldrb	r3, [r3, #13]
 80073e6:	4619      	mov	r1, r3
 80073e8:	6878      	ldr	r0, [r7, #4]
 80073ea:	f001 fd21 	bl	8008e30 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2200      	movs	r2, #0
 80073f2:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80073fa:	69db      	ldr	r3, [r3, #28]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d00b      	beq.n	8007418 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007406:	69db      	ldr	r3, [r3, #28]
 8007408:	4618      	mov	r0, r3
 800740a:	f002 f90b 	bl	8009624 <free>
    phost->pActiveClass->pData = 0U;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007414:	2200      	movs	r2, #0
 8007416:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8007418:	2300      	movs	r3, #0
}
 800741a:	4618      	mov	r0, r3
 800741c:	3710      	adds	r7, #16
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}

08007422 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8007422:	b580      	push	{r7, lr}
 8007424:	b084      	sub	sp, #16
 8007426:	af00      	add	r7, sp, #0
 8007428:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007430:	69db      	ldr	r3, [r3, #28]
 8007432:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	3340      	adds	r3, #64	; 0x40
 8007438:	4619      	mov	r1, r3
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f000 f8b1 	bl	80075a2 <GetLineCoding>
 8007440:	4603      	mov	r3, r0
 8007442:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8007444:	7afb      	ldrb	r3, [r7, #11]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d105      	bne.n	8007456 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007450:	2102      	movs	r1, #2
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8007456:	7afb      	ldrb	r3, [r7, #11]
}
 8007458:	4618      	mov	r0, r3
 800745a:	3710      	adds	r7, #16
 800745c:	46bd      	mov	sp, r7
 800745e:	bd80      	pop	{r7, pc}

08007460 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b084      	sub	sp, #16
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007468:	2301      	movs	r3, #1
 800746a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800746c:	2300      	movs	r3, #0
 800746e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007476:	69db      	ldr	r3, [r3, #28]
 8007478:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007480:	2b04      	cmp	r3, #4
 8007482:	d877      	bhi.n	8007574 <USBH_CDC_Process+0x114>
 8007484:	a201      	add	r2, pc, #4	; (adr r2, 800748c <USBH_CDC_Process+0x2c>)
 8007486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800748a:	bf00      	nop
 800748c:	080074a1 	.word	0x080074a1
 8007490:	080074a7 	.word	0x080074a7
 8007494:	080074d7 	.word	0x080074d7
 8007498:	0800754b 	.word	0x0800754b
 800749c:	08007559 	.word	0x08007559
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80074a0:	2300      	movs	r3, #0
 80074a2:	73fb      	strb	r3, [r7, #15]
      break;
 80074a4:	e06d      	b.n	8007582 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074aa:	4619      	mov	r1, r3
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f000 f897 	bl	80075e0 <SetLineCoding>
 80074b2:	4603      	mov	r3, r0
 80074b4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80074b6:	7bbb      	ldrb	r3, [r7, #14]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d104      	bne.n	80074c6 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	2202      	movs	r2, #2
 80074c0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80074c4:	e058      	b.n	8007578 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80074c6:	7bbb      	ldrb	r3, [r7, #14]
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d055      	beq.n	8007578 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	2204      	movs	r2, #4
 80074d0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80074d4:	e050      	b.n	8007578 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	3340      	adds	r3, #64	; 0x40
 80074da:	4619      	mov	r1, r3
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f000 f860 	bl	80075a2 <GetLineCoding>
 80074e2:	4603      	mov	r3, r0
 80074e4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80074e6:	7bbb      	ldrb	r3, [r7, #14]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d126      	bne.n	800753a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	2200      	movs	r2, #0
 80074f0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074fe:	791b      	ldrb	r3, [r3, #4]
 8007500:	429a      	cmp	r2, r3
 8007502:	d13b      	bne.n	800757c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800750e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007510:	429a      	cmp	r2, r3
 8007512:	d133      	bne.n	800757c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800751e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007520:	429a      	cmp	r2, r3
 8007522:	d12b      	bne.n	800757c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800752c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800752e:	429a      	cmp	r2, r3
 8007530:	d124      	bne.n	800757c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 f95a 	bl	80077ec <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007538:	e020      	b.n	800757c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800753a:	7bbb      	ldrb	r3, [r7, #14]
 800753c:	2b01      	cmp	r3, #1
 800753e:	d01d      	beq.n	800757c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	2204      	movs	r2, #4
 8007544:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8007548:	e018      	b.n	800757c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f000 f867 	bl	800761e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8007550:	6878      	ldr	r0, [r7, #4]
 8007552:	f000 f8dc 	bl	800770e <CDC_ProcessReception>
      break;
 8007556:	e014      	b.n	8007582 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8007558:	2100      	movs	r1, #0
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f000 ffe5 	bl	800852a <USBH_ClrFeature>
 8007560:	4603      	mov	r3, r0
 8007562:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007564:	7bbb      	ldrb	r3, [r7, #14]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d10a      	bne.n	8007580 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	2200      	movs	r2, #0
 800756e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8007572:	e005      	b.n	8007580 <USBH_CDC_Process+0x120>

    default:
      break;
 8007574:	bf00      	nop
 8007576:	e004      	b.n	8007582 <USBH_CDC_Process+0x122>
      break;
 8007578:	bf00      	nop
 800757a:	e002      	b.n	8007582 <USBH_CDC_Process+0x122>
      break;
 800757c:	bf00      	nop
 800757e:	e000      	b.n	8007582 <USBH_CDC_Process+0x122>
      break;
 8007580:	bf00      	nop

  }

  return status;
 8007582:	7bfb      	ldrb	r3, [r7, #15]
}
 8007584:	4618      	mov	r0, r3
 8007586:	3710      	adds	r7, #16
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}

0800758c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800758c:	b480      	push	{r7}
 800758e:	b083      	sub	sp, #12
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007594:	2300      	movs	r3, #0
}
 8007596:	4618      	mov	r0, r3
 8007598:	370c      	adds	r7, #12
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr

080075a2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80075a2:	b580      	push	{r7, lr}
 80075a4:	b082      	sub	sp, #8
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	6078      	str	r0, [r7, #4]
 80075aa:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	22a1      	movs	r2, #161	; 0xa1
 80075b0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2221      	movs	r2, #33	; 0x21
 80075b6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2200      	movs	r2, #0
 80075bc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2200      	movs	r2, #0
 80075c2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2207      	movs	r2, #7
 80075c8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	2207      	movs	r2, #7
 80075ce:	4619      	mov	r1, r3
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f001 f98a 	bl	80088ea <USBH_CtlReq>
 80075d6:	4603      	mov	r3, r0
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3708      	adds	r7, #8
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}

080075e0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2221      	movs	r2, #33	; 0x21
 80075ee:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2220      	movs	r2, #32
 80075f4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2200      	movs	r2, #0
 8007600:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2207      	movs	r2, #7
 8007606:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	2207      	movs	r2, #7
 800760c:	4619      	mov	r1, r3
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f001 f96b 	bl	80088ea <USBH_CtlReq>
 8007614:	4603      	mov	r3, r0
}
 8007616:	4618      	mov	r0, r3
 8007618:	3708      	adds	r7, #8
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}

0800761e <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800761e:	b580      	push	{r7, lr}
 8007620:	b086      	sub	sp, #24
 8007622:	af02      	add	r7, sp, #8
 8007624:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800762c:	69db      	ldr	r3, [r3, #28]
 800762e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007630:	2300      	movs	r3, #0
 8007632:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800763a:	2b01      	cmp	r3, #1
 800763c:	d002      	beq.n	8007644 <CDC_ProcessTransmission+0x26>
 800763e:	2b02      	cmp	r3, #2
 8007640:	d025      	beq.n	800768e <CDC_ProcessTransmission+0x70>
        }
      }
      break;

    default:
      break;
 8007642:	e060      	b.n	8007706 <CDC_ProcessTransmission+0xe8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007648:	68fa      	ldr	r2, [r7, #12]
 800764a:	8b12      	ldrh	r2, [r2, #24]
 800764c:	4293      	cmp	r3, r2
 800764e:	d90c      	bls.n	800766a <CDC_ProcessTransmission+0x4c>
        USBH_BulkSendData(phost,
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	69d9      	ldr	r1, [r3, #28]
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	8b1a      	ldrh	r2, [r3, #24]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	7b58      	ldrb	r0, [r3, #13]
 800765c:	2301      	movs	r3, #1
 800765e:	9300      	str	r3, [sp, #0]
 8007660:	4603      	mov	r3, r0
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f001 fb51 	bl	8008d0a <USBH_BulkSendData>
 8007668:	e00c      	b.n	8007684 <CDC_ProcessTransmission+0x66>
        USBH_BulkSendData(phost,
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8007672:	b29a      	uxth	r2, r3
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	7b58      	ldrb	r0, [r3, #13]
 8007678:	2301      	movs	r3, #1
 800767a:	9300      	str	r3, [sp, #0]
 800767c:	4603      	mov	r3, r0
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f001 fb43 	bl	8008d0a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2202      	movs	r2, #2
 8007688:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800768c:	e03b      	b.n	8007706 <CDC_ProcessTransmission+0xe8>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	7b5b      	ldrb	r3, [r3, #13]
 8007692:	4619      	mov	r1, r3
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f001 fee3 	bl	8009460 <USBH_LL_GetURBState>
 800769a:	4603      	mov	r3, r0
 800769c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800769e:	7afb      	ldrb	r3, [r7, #11]
 80076a0:	2b01      	cmp	r3, #1
 80076a2:	d128      	bne.n	80076f6 <CDC_ProcessTransmission+0xd8>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076a8:	68fa      	ldr	r2, [r7, #12]
 80076aa:	8b12      	ldrh	r2, [r2, #24]
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d90e      	bls.n	80076ce <CDC_ProcessTransmission+0xb0>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076b4:	68fa      	ldr	r2, [r7, #12]
 80076b6:	8b12      	ldrh	r2, [r2, #24]
 80076b8:	1a9a      	subs	r2, r3, r2
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	69db      	ldr	r3, [r3, #28]
 80076c2:	68fa      	ldr	r2, [r7, #12]
 80076c4:	8b12      	ldrh	r2, [r2, #24]
 80076c6:	441a      	add	r2, r3
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	61da      	str	r2, [r3, #28]
 80076cc:	e002      	b.n	80076d4 <CDC_ProcessTransmission+0xb6>
          CDC_Handle->TxDataLength = 0U;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	2200      	movs	r2, #0
 80076d2:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d004      	beq.n	80076e6 <CDC_ProcessTransmission+0xc8>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80076e4:	e00e      	b.n	8007704 <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	2200      	movs	r2, #0
 80076ea:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f000 f868 	bl	80077c4 <USBH_CDC_TransmitCallback>
      break;
 80076f4:	e006      	b.n	8007704 <CDC_ProcessTransmission+0xe6>
        if (URB_Status == USBH_URB_NOTREADY)
 80076f6:	7afb      	ldrb	r3, [r7, #11]
 80076f8:	2b02      	cmp	r3, #2
 80076fa:	d103      	bne.n	8007704 <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8007704:	bf00      	nop
  }
}
 8007706:	bf00      	nop
 8007708:	3710      	adds	r7, #16
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}

0800770e <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800770e:	b580      	push	{r7, lr}
 8007710:	b086      	sub	sp, #24
 8007712:	af00      	add	r7, sp, #0
 8007714:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800771c:	69db      	ldr	r3, [r3, #28]
 800771e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007720:	2300      	movs	r3, #0
 8007722:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800772a:	2b03      	cmp	r3, #3
 800772c:	d002      	beq.n	8007734 <CDC_ProcessReception+0x26>
 800772e:	2b04      	cmp	r3, #4
 8007730:	d00e      	beq.n	8007750 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8007732:	e043      	b.n	80077bc <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	6a19      	ldr	r1, [r3, #32]
 8007738:	697b      	ldr	r3, [r7, #20]
 800773a:	8b5a      	ldrh	r2, [r3, #26]
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	7b1b      	ldrb	r3, [r3, #12]
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f001 fb07 	bl	8008d54 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	2204      	movs	r2, #4
 800774a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800774e:	e035      	b.n	80077bc <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	7b1b      	ldrb	r3, [r3, #12]
 8007754:	4619      	mov	r1, r3
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f001 fe82 	bl	8009460 <USBH_LL_GetURBState>
 800775c:	4603      	mov	r3, r0
 800775e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8007760:	7cfb      	ldrb	r3, [r7, #19]
 8007762:	2b01      	cmp	r3, #1
 8007764:	d129      	bne.n	80077ba <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	7b1b      	ldrb	r3, [r3, #12]
 800776a:	4619      	mov	r1, r3
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f001 fde5 	bl	800933c <USBH_LL_GetLastXferSize>
 8007772:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007778:	68fa      	ldr	r2, [r7, #12]
 800777a:	429a      	cmp	r2, r3
 800777c:	d016      	beq.n	80077ac <CDC_ProcessReception+0x9e>
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	8b5b      	ldrh	r3, [r3, #26]
 8007782:	461a      	mov	r2, r3
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	4293      	cmp	r3, r2
 8007788:	d910      	bls.n	80077ac <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	1ad2      	subs	r2, r2, r3
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	6a1a      	ldr	r2, [r3, #32]
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	441a      	add	r2, r3
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	2203      	movs	r2, #3
 80077a6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80077aa:	e006      	b.n	80077ba <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	2200      	movs	r2, #0
 80077b0:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80077b4:	6878      	ldr	r0, [r7, #4]
 80077b6:	f000 f80f 	bl	80077d8 <USBH_CDC_ReceiveCallback>
      break;
 80077ba:	bf00      	nop
  }
}
 80077bc:	bf00      	nop
 80077be:	3718      	adds	r7, #24
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80077cc:	bf00      	nop
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80077e0:	bf00      	nop
 80077e2:	370c      	adds	r7, #12
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr

080077ec <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80077f4:	bf00      	nop
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr

08007800 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	60b9      	str	r1, [r7, #8]
 800780a:	4613      	mov	r3, r2
 800780c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d101      	bne.n	8007818 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007814:	2302      	movs	r3, #2
 8007816:	e029      	b.n	800786c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	79fa      	ldrb	r2, [r7, #7]
 800781c:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	2200      	movs	r2, #0
 8007824:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2200      	movs	r2, #0
 800782c:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8007830:	68f8      	ldr	r0, [r7, #12]
 8007832:	f000 f81f 	bl	8007874 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2200      	movs	r2, #0
 800783a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2200      	movs	r2, #0
 8007842:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2200      	movs	r2, #0
 800784a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2200      	movs	r2, #0
 8007852:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d003      	beq.n	8007864 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	68ba      	ldr	r2, [r7, #8]
 8007860:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8007864:	68f8      	ldr	r0, [r7, #12]
 8007866:	f001 fcb7 	bl	80091d8 <USBH_LL_Init>

  return USBH_OK;
 800786a:	2300      	movs	r3, #0
}
 800786c:	4618      	mov	r0, r3
 800786e:	3710      	adds	r7, #16
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}

08007874 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007874:	b480      	push	{r7}
 8007876:	b085      	sub	sp, #20
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800787c:	2300      	movs	r3, #0
 800787e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007880:	2300      	movs	r3, #0
 8007882:	60fb      	str	r3, [r7, #12]
 8007884:	e009      	b.n	800789a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8007886:	687a      	ldr	r2, [r7, #4]
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	33e0      	adds	r3, #224	; 0xe0
 800788c:	009b      	lsls	r3, r3, #2
 800788e:	4413      	add	r3, r2
 8007890:	2200      	movs	r2, #0
 8007892:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	3301      	adds	r3, #1
 8007898:	60fb      	str	r3, [r7, #12]
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2b0e      	cmp	r3, #14
 800789e:	d9f2      	bls.n	8007886 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80078a0:	2300      	movs	r3, #0
 80078a2:	60fb      	str	r3, [r7, #12]
 80078a4:	e009      	b.n	80078ba <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80078a6:	687a      	ldr	r2, [r7, #4]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	4413      	add	r3, r2
 80078ac:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80078b0:	2200      	movs	r2, #0
 80078b2:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	3301      	adds	r3, #1
 80078b8:	60fb      	str	r3, [r7, #12]
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078c0:	d3f1      	bcc.n	80078a6 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2200      	movs	r2, #0
 80078c6:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2200      	movs	r2, #0
 80078cc:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2201      	movs	r2, #1
 80078d2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2200      	movs	r2, #0
 80078d8:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2201      	movs	r2, #1
 80078e0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2240      	movs	r2, #64	; 0x40
 80078e6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2200      	movs	r2, #0
 80078f2:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2201      	movs	r2, #1
 80078fa:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2200      	movs	r2, #0
 8007902:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800790e:	2300      	movs	r3, #0
}
 8007910:	4618      	mov	r0, r3
 8007912:	3714      	adds	r7, #20
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr

0800791c <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800791c:	b480      	push	{r7}
 800791e:	b085      	sub	sp, #20
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8007926:	2300      	movs	r3, #0
 8007928:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d016      	beq.n	800795e <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8007936:	2b00      	cmp	r3, #0
 8007938:	d10e      	bne.n	8007958 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8007940:	1c59      	adds	r1, r3, #1
 8007942:	687a      	ldr	r2, [r7, #4]
 8007944:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8007948:	687a      	ldr	r2, [r7, #4]
 800794a:	33de      	adds	r3, #222	; 0xde
 800794c:	6839      	ldr	r1, [r7, #0]
 800794e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007952:	2300      	movs	r3, #0
 8007954:	73fb      	strb	r3, [r7, #15]
 8007956:	e004      	b.n	8007962 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007958:	2302      	movs	r3, #2
 800795a:	73fb      	strb	r3, [r7, #15]
 800795c:	e001      	b.n	8007962 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800795e:	2302      	movs	r3, #2
 8007960:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007962:	7bfb      	ldrb	r3, [r7, #15]
}
 8007964:	4618      	mov	r0, r3
 8007966:	3714      	adds	r7, #20
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007970:	b480      	push	{r7}
 8007972:	b085      	sub	sp, #20
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	460b      	mov	r3, r1
 800797a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800797c:	2300      	movs	r3, #0
 800797e:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8007986:	78fa      	ldrb	r2, [r7, #3]
 8007988:	429a      	cmp	r2, r3
 800798a:	d204      	bcs.n	8007996 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	78fa      	ldrb	r2, [r7, #3]
 8007990:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8007994:	e001      	b.n	800799a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007996:	2302      	movs	r3, #2
 8007998:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800799a:	7bfb      	ldrb	r3, [r7, #15]
}
 800799c:	4618      	mov	r0, r3
 800799e:	3714      	adds	r7, #20
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr

080079a8 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b087      	sub	sp, #28
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	4608      	mov	r0, r1
 80079b2:	4611      	mov	r1, r2
 80079b4:	461a      	mov	r2, r3
 80079b6:	4603      	mov	r3, r0
 80079b8:	70fb      	strb	r3, [r7, #3]
 80079ba:	460b      	mov	r3, r1
 80079bc:	70bb      	strb	r3, [r7, #2]
 80079be:	4613      	mov	r3, r2
 80079c0:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80079c2:	2300      	movs	r3, #0
 80079c4:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 80079c6:	2300      	movs	r3, #0
 80079c8:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80079d0:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80079d2:	e025      	b.n	8007a20 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80079d4:	7dfb      	ldrb	r3, [r7, #23]
 80079d6:	221a      	movs	r2, #26
 80079d8:	fb02 f303 	mul.w	r3, r2, r3
 80079dc:	3308      	adds	r3, #8
 80079de:	68fa      	ldr	r2, [r7, #12]
 80079e0:	4413      	add	r3, r2
 80079e2:	3302      	adds	r3, #2
 80079e4:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	795b      	ldrb	r3, [r3, #5]
 80079ea:	78fa      	ldrb	r2, [r7, #3]
 80079ec:	429a      	cmp	r2, r3
 80079ee:	d002      	beq.n	80079f6 <USBH_FindInterface+0x4e>
 80079f0:	78fb      	ldrb	r3, [r7, #3]
 80079f2:	2bff      	cmp	r3, #255	; 0xff
 80079f4:	d111      	bne.n	8007a1a <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80079fa:	78ba      	ldrb	r2, [r7, #2]
 80079fc:	429a      	cmp	r2, r3
 80079fe:	d002      	beq.n	8007a06 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007a00:	78bb      	ldrb	r3, [r7, #2]
 8007a02:	2bff      	cmp	r3, #255	; 0xff
 8007a04:	d109      	bne.n	8007a1a <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007a0a:	787a      	ldrb	r2, [r7, #1]
 8007a0c:	429a      	cmp	r2, r3
 8007a0e:	d002      	beq.n	8007a16 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007a10:	787b      	ldrb	r3, [r7, #1]
 8007a12:	2bff      	cmp	r3, #255	; 0xff
 8007a14:	d101      	bne.n	8007a1a <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007a16:	7dfb      	ldrb	r3, [r7, #23]
 8007a18:	e006      	b.n	8007a28 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007a1a:	7dfb      	ldrb	r3, [r7, #23]
 8007a1c:	3301      	adds	r3, #1
 8007a1e:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007a20:	7dfb      	ldrb	r3, [r7, #23]
 8007a22:	2b01      	cmp	r3, #1
 8007a24:	d9d6      	bls.n	80079d4 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007a26:	23ff      	movs	r3, #255	; 0xff
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	371c      	adds	r7, #28
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a32:	4770      	bx	lr

08007a34 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b082      	sub	sp, #8
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8007a3c:	6878      	ldr	r0, [r7, #4]
 8007a3e:	f001 fc07 	bl	8009250 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8007a42:	2101      	movs	r1, #1
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f001 fd1e 	bl	8009486 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007a4a:	2300      	movs	r3, #0
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	3708      	adds	r7, #8
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd80      	pop	{r7, pc}

08007a54 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b088      	sub	sp, #32
 8007a58:	af04      	add	r7, sp, #16
 8007a5a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007a5c:	2302      	movs	r3, #2
 8007a5e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007a60:	2300      	movs	r3, #0
 8007a62:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8007a6a:	b2db      	uxtb	r3, r3
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d102      	bne.n	8007a76 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2203      	movs	r2, #3
 8007a74:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	781b      	ldrb	r3, [r3, #0]
 8007a7a:	b2db      	uxtb	r3, r3
 8007a7c:	2b0b      	cmp	r3, #11
 8007a7e:	f200 81b3 	bhi.w	8007de8 <USBH_Process+0x394>
 8007a82:	a201      	add	r2, pc, #4	; (adr r2, 8007a88 <USBH_Process+0x34>)
 8007a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a88:	08007ab9 	.word	0x08007ab9
 8007a8c:	08007aeb 	.word	0x08007aeb
 8007a90:	08007b53 	.word	0x08007b53
 8007a94:	08007d83 	.word	0x08007d83
 8007a98:	08007de9 	.word	0x08007de9
 8007a9c:	08007bf7 	.word	0x08007bf7
 8007aa0:	08007d29 	.word	0x08007d29
 8007aa4:	08007c2d 	.word	0x08007c2d
 8007aa8:	08007c4d 	.word	0x08007c4d
 8007aac:	08007c6d 	.word	0x08007c6d
 8007ab0:	08007c9b 	.word	0x08007c9b
 8007ab4:	08007d6b 	.word	0x08007d6b
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8007abe:	b2db      	uxtb	r3, r3
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	f000 8193 	beq.w	8007dec <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2201      	movs	r2, #1
 8007aca:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007acc:	20c8      	movs	r0, #200	; 0xc8
 8007ace:	f001 fd24 	bl	800951a <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f001 fc17 	bl	8009306 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2200      	movs	r2, #0
 8007adc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8007ae8:	e180      	b.n	8007dec <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d107      	bne.n	8007b04 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2202      	movs	r2, #2
 8007b00:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007b02:	e182      	b.n	8007e0a <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007b0a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b0e:	d914      	bls.n	8007b3a <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8007b16:	3301      	adds	r3, #1
 8007b18:	b2da      	uxtb	r2, r3
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8007b26:	2b03      	cmp	r3, #3
 8007b28:	d903      	bls.n	8007b32 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	220d      	movs	r2, #13
 8007b2e:	701a      	strb	r2, [r3, #0]
      break;
 8007b30:	e16b      	b.n	8007e0a <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2200      	movs	r2, #0
 8007b36:	701a      	strb	r2, [r3, #0]
      break;
 8007b38:	e167      	b.n	8007e0a <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007b40:	f103 020a 	add.w	r2, r3, #10
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8007b4a:	200a      	movs	r0, #10
 8007b4c:	f001 fce5 	bl	800951a <USBH_Delay>
      break;
 8007b50:	e15b      	b.n	8007e0a <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d005      	beq.n	8007b68 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007b62:	2104      	movs	r1, #4
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007b68:	2064      	movs	r0, #100	; 0x64
 8007b6a:	f001 fcd6 	bl	800951a <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f001 fba4 	bl	80092bc <USBH_LL_GetSpeed>
 8007b74:	4603      	mov	r3, r0
 8007b76:	461a      	mov	r2, r3
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2205      	movs	r2, #5
 8007b82:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007b84:	2100      	movs	r1, #0
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f001 f931 	bl	8008dee <USBH_AllocPipe>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	461a      	mov	r2, r3
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007b94:	2180      	movs	r1, #128	; 0x80
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f001 f929 	bl	8008dee <USBH_AllocPipe>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	7919      	ldrb	r1, [r3, #4]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007bb4:	687a      	ldr	r2, [r7, #4]
 8007bb6:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007bb8:	b292      	uxth	r2, r2
 8007bba:	9202      	str	r2, [sp, #8]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	9201      	str	r2, [sp, #4]
 8007bc0:	9300      	str	r3, [sp, #0]
 8007bc2:	4603      	mov	r3, r0
 8007bc4:	2280      	movs	r2, #128	; 0x80
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f001 f8e2 	bl	8008d90 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	7959      	ldrb	r1, [r3, #5]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007bdc:	687a      	ldr	r2, [r7, #4]
 8007bde:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007be0:	b292      	uxth	r2, r2
 8007be2:	9202      	str	r2, [sp, #8]
 8007be4:	2200      	movs	r2, #0
 8007be6:	9201      	str	r2, [sp, #4]
 8007be8:	9300      	str	r3, [sp, #0]
 8007bea:	4603      	mov	r3, r0
 8007bec:	2200      	movs	r2, #0
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f001 f8ce 	bl	8008d90 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007bf4:	e109      	b.n	8007e0a <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f000 f90c 	bl	8007e14 <USBH_HandleEnum>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007c00:	7bbb      	ldrb	r3, [r7, #14]
 8007c02:	b2db      	uxtb	r3, r3
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	f040 80f3 	bne.w	8007df0 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8007c18:	2b01      	cmp	r3, #1
 8007c1a:	d103      	bne.n	8007c24 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2208      	movs	r2, #8
 8007c20:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8007c22:	e0e5      	b.n	8007df0 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2207      	movs	r2, #7
 8007c28:	701a      	strb	r2, [r3, #0]
      break;
 8007c2a:	e0e1      	b.n	8007df0 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	f000 80de 	beq.w	8007df4 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007c3e:	2101      	movs	r1, #1
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2208      	movs	r2, #8
 8007c48:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007c4a:	e0d3      	b.n	8007df4 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8007c52:	b29b      	uxth	r3, r3
 8007c54:	4619      	mov	r1, r3
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f000 fc20 	bl	800849c <USBH_SetCfg>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	f040 80ca 	bne.w	8007df8 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2209      	movs	r2, #9
 8007c68:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007c6a:	e0c5      	b.n	8007df8 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8007c72:	f003 0320 	and.w	r3, r3, #32
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d00b      	beq.n	8007c92 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8007c7a:	2101      	movs	r1, #1
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f000 fc30 	bl	80084e2 <USBH_SetFeature>
 8007c82:	4603      	mov	r3, r0
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	f040 80b9 	bne.w	8007dfc <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	220a      	movs	r2, #10
 8007c8e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007c90:	e0b4      	b.n	8007dfc <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	220a      	movs	r2, #10
 8007c96:	701a      	strb	r2, [r3, #0]
      break;
 8007c98:	e0b0      	b.n	8007dfc <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	f000 80ad 	beq.w	8007e00 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007cae:	2300      	movs	r3, #0
 8007cb0:	73fb      	strb	r3, [r7, #15]
 8007cb2:	e016      	b.n	8007ce2 <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007cb4:	7bfa      	ldrb	r2, [r7, #15]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	32de      	adds	r2, #222	; 0xde
 8007cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cbe:	791a      	ldrb	r2, [r3, #4]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d108      	bne.n	8007cdc <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007cca:	7bfa      	ldrb	r2, [r7, #15]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	32de      	adds	r2, #222	; 0xde
 8007cd0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8007cda:	e005      	b.n	8007ce8 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007cdc:	7bfb      	ldrb	r3, [r7, #15]
 8007cde:	3301      	adds	r3, #1
 8007ce0:	73fb      	strb	r3, [r7, #15]
 8007ce2:	7bfb      	ldrb	r3, [r7, #15]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d0e5      	beq.n	8007cb4 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d016      	beq.n	8007d20 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	4798      	blx	r3
 8007cfe:	4603      	mov	r3, r0
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d109      	bne.n	8007d18 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2206      	movs	r2, #6
 8007d08:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007d10:	2103      	movs	r1, #3
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007d16:	e073      	b.n	8007e00 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	220d      	movs	r2, #13
 8007d1c:	701a      	strb	r2, [r3, #0]
      break;
 8007d1e:	e06f      	b.n	8007e00 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	220d      	movs	r2, #13
 8007d24:	701a      	strb	r2, [r3, #0]
      break;
 8007d26:	e06b      	b.n	8007e00 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d017      	beq.n	8007d62 <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007d38:	691b      	ldr	r3, [r3, #16]
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	4798      	blx	r3
 8007d3e:	4603      	mov	r3, r0
 8007d40:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007d42:	7bbb      	ldrb	r3, [r7, #14]
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d103      	bne.n	8007d52 <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	220b      	movs	r2, #11
 8007d4e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007d50:	e058      	b.n	8007e04 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 8007d52:	7bbb      	ldrb	r3, [r7, #14]
 8007d54:	b2db      	uxtb	r3, r3
 8007d56:	2b02      	cmp	r3, #2
 8007d58:	d154      	bne.n	8007e04 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	220d      	movs	r2, #13
 8007d5e:	701a      	strb	r2, [r3, #0]
      break;
 8007d60:	e050      	b.n	8007e04 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	220d      	movs	r2, #13
 8007d66:	701a      	strb	r2, [r3, #0]
      break;
 8007d68:	e04c      	b.n	8007e04 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d049      	beq.n	8007e08 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007d7a:	695b      	ldr	r3, [r3, #20]
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	4798      	blx	r3
      }
      break;
 8007d80:	e042      	b.n	8007e08 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2200      	movs	r2, #0
 8007d86:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f7ff fd72 	bl	8007874 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d009      	beq.n	8007dae <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007da0:	68db      	ldr	r3, [r3, #12]
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2200      	movs	r2, #0
 8007daa:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d005      	beq.n	8007dc4 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007dbe:	2105      	movs	r1, #5
 8007dc0:	6878      	ldr	r0, [r7, #4]
 8007dc2:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8007dca:	b2db      	uxtb	r3, r3
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d107      	bne.n	8007de0 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f7ff fe2b 	bl	8007a34 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007dde:	e014      	b.n	8007e0a <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	f001 fa35 	bl	8009250 <USBH_LL_Start>
      break;
 8007de6:	e010      	b.n	8007e0a <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8007de8:	bf00      	nop
 8007dea:	e00e      	b.n	8007e0a <USBH_Process+0x3b6>
      break;
 8007dec:	bf00      	nop
 8007dee:	e00c      	b.n	8007e0a <USBH_Process+0x3b6>
      break;
 8007df0:	bf00      	nop
 8007df2:	e00a      	b.n	8007e0a <USBH_Process+0x3b6>
    break;
 8007df4:	bf00      	nop
 8007df6:	e008      	b.n	8007e0a <USBH_Process+0x3b6>
      break;
 8007df8:	bf00      	nop
 8007dfa:	e006      	b.n	8007e0a <USBH_Process+0x3b6>
      break;
 8007dfc:	bf00      	nop
 8007dfe:	e004      	b.n	8007e0a <USBH_Process+0x3b6>
      break;
 8007e00:	bf00      	nop
 8007e02:	e002      	b.n	8007e0a <USBH_Process+0x3b6>
      break;
 8007e04:	bf00      	nop
 8007e06:	e000      	b.n	8007e0a <USBH_Process+0x3b6>
      break;
 8007e08:	bf00      	nop
  }
  return USBH_OK;
 8007e0a:	2300      	movs	r3, #0
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	3710      	adds	r7, #16
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bd80      	pop	{r7, pc}

08007e14 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b088      	sub	sp, #32
 8007e18:	af04      	add	r7, sp, #16
 8007e1a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8007e20:	2301      	movs	r3, #1
 8007e22:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	785b      	ldrb	r3, [r3, #1]
 8007e28:	2b07      	cmp	r3, #7
 8007e2a:	f200 81c1 	bhi.w	80081b0 <USBH_HandleEnum+0x39c>
 8007e2e:	a201      	add	r2, pc, #4	; (adr r2, 8007e34 <USBH_HandleEnum+0x20>)
 8007e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e34:	08007e55 	.word	0x08007e55
 8007e38:	08007f13 	.word	0x08007f13
 8007e3c:	08007f7d 	.word	0x08007f7d
 8007e40:	0800800b 	.word	0x0800800b
 8007e44:	08008075 	.word	0x08008075
 8007e48:	080080e5 	.word	0x080080e5
 8007e4c:	0800812b 	.word	0x0800812b
 8007e50:	08008171 	.word	0x08008171
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007e54:	2108      	movs	r1, #8
 8007e56:	6878      	ldr	r0, [r7, #4]
 8007e58:	f000 fa50 	bl	80082fc <USBH_Get_DevDesc>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007e60:	7bbb      	ldrb	r3, [r7, #14]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d130      	bne.n	8007ec8 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2201      	movs	r2, #1
 8007e74:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	7919      	ldrb	r1, [r3, #4]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007e86:	687a      	ldr	r2, [r7, #4]
 8007e88:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007e8a:	b292      	uxth	r2, r2
 8007e8c:	9202      	str	r2, [sp, #8]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	9201      	str	r2, [sp, #4]
 8007e92:	9300      	str	r3, [sp, #0]
 8007e94:	4603      	mov	r3, r0
 8007e96:	2280      	movs	r2, #128	; 0x80
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f000 ff79 	bl	8008d90 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	7959      	ldrb	r1, [r3, #5]
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007eae:	687a      	ldr	r2, [r7, #4]
 8007eb0:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007eb2:	b292      	uxth	r2, r2
 8007eb4:	9202      	str	r2, [sp, #8]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	9201      	str	r2, [sp, #4]
 8007eba:	9300      	str	r3, [sp, #0]
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f000 ff65 	bl	8008d90 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007ec6:	e175      	b.n	80081b4 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007ec8:	7bbb      	ldrb	r3, [r7, #14]
 8007eca:	2b03      	cmp	r3, #3
 8007ecc:	f040 8172 	bne.w	80081b4 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007ed6:	3301      	adds	r3, #1
 8007ed8:	b2da      	uxtb	r2, r3
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007ee6:	2b03      	cmp	r3, #3
 8007ee8:	d903      	bls.n	8007ef2 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	220d      	movs	r2, #13
 8007eee:	701a      	strb	r2, [r3, #0]
      break;
 8007ef0:	e160      	b.n	80081b4 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	795b      	ldrb	r3, [r3, #5]
 8007ef6:	4619      	mov	r1, r3
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	f000 ff99 	bl	8008e30 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	791b      	ldrb	r3, [r3, #4]
 8007f02:	4619      	mov	r1, r3
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f000 ff93 	bl	8008e30 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	701a      	strb	r2, [r3, #0]
      break;
 8007f10:	e150      	b.n	80081b4 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8007f12:	2112      	movs	r1, #18
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	f000 f9f1 	bl	80082fc <USBH_Get_DevDesc>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007f1e:	7bbb      	ldrb	r3, [r7, #14]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d103      	bne.n	8007f2c <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2202      	movs	r2, #2
 8007f28:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007f2a:	e145      	b.n	80081b8 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007f2c:	7bbb      	ldrb	r3, [r7, #14]
 8007f2e:	2b03      	cmp	r3, #3
 8007f30:	f040 8142 	bne.w	80081b8 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007f3a:	3301      	adds	r3, #1
 8007f3c:	b2da      	uxtb	r2, r3
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007f4a:	2b03      	cmp	r3, #3
 8007f4c:	d903      	bls.n	8007f56 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	220d      	movs	r2, #13
 8007f52:	701a      	strb	r2, [r3, #0]
      break;
 8007f54:	e130      	b.n	80081b8 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	795b      	ldrb	r3, [r3, #5]
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f000 ff67 	bl	8008e30 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	791b      	ldrb	r3, [r3, #4]
 8007f66:	4619      	mov	r1, r3
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f000 ff61 	bl	8008e30 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2200      	movs	r2, #0
 8007f78:	701a      	strb	r2, [r3, #0]
      break;
 8007f7a:	e11d      	b.n	80081b8 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8007f7c:	2101      	movs	r1, #1
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f000 fa68 	bl	8008454 <USBH_SetAddress>
 8007f84:	4603      	mov	r3, r0
 8007f86:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007f88:	7bbb      	ldrb	r3, [r7, #14]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d132      	bne.n	8007ff4 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8007f8e:	2002      	movs	r0, #2
 8007f90:	f001 fac3 	bl	800951a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2203      	movs	r2, #3
 8007fa0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	7919      	ldrb	r1, [r3, #4]
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007fb2:	687a      	ldr	r2, [r7, #4]
 8007fb4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007fb6:	b292      	uxth	r2, r2
 8007fb8:	9202      	str	r2, [sp, #8]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	9201      	str	r2, [sp, #4]
 8007fbe:	9300      	str	r3, [sp, #0]
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	2280      	movs	r2, #128	; 0x80
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f000 fee3 	bl	8008d90 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	7959      	ldrb	r1, [r3, #5]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007fda:	687a      	ldr	r2, [r7, #4]
 8007fdc:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007fde:	b292      	uxth	r2, r2
 8007fe0:	9202      	str	r2, [sp, #8]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	9201      	str	r2, [sp, #4]
 8007fe6:	9300      	str	r3, [sp, #0]
 8007fe8:	4603      	mov	r3, r0
 8007fea:	2200      	movs	r2, #0
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f000 fecf 	bl	8008d90 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007ff2:	e0e3      	b.n	80081bc <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007ff4:	7bbb      	ldrb	r3, [r7, #14]
 8007ff6:	2b03      	cmp	r3, #3
 8007ff8:	f040 80e0 	bne.w	80081bc <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	220d      	movs	r2, #13
 8008000:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2200      	movs	r2, #0
 8008006:	705a      	strb	r2, [r3, #1]
      break;
 8008008:	e0d8      	b.n	80081bc <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800800a:	2109      	movs	r1, #9
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f000 f99d 	bl	800834c <USBH_Get_CfgDesc>
 8008012:	4603      	mov	r3, r0
 8008014:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008016:	7bbb      	ldrb	r3, [r7, #14]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d103      	bne.n	8008024 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2204      	movs	r2, #4
 8008020:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008022:	e0cd      	b.n	80081c0 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008024:	7bbb      	ldrb	r3, [r7, #14]
 8008026:	2b03      	cmp	r3, #3
 8008028:	f040 80ca 	bne.w	80081c0 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008032:	3301      	adds	r3, #1
 8008034:	b2da      	uxtb	r2, r3
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008042:	2b03      	cmp	r3, #3
 8008044:	d903      	bls.n	800804e <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	220d      	movs	r2, #13
 800804a:	701a      	strb	r2, [r3, #0]
      break;
 800804c:	e0b8      	b.n	80081c0 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	795b      	ldrb	r3, [r3, #5]
 8008052:	4619      	mov	r1, r3
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 feeb 	bl	8008e30 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	791b      	ldrb	r3, [r3, #4]
 800805e:	4619      	mov	r1, r3
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f000 fee5 	bl	8008e30 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2200      	movs	r2, #0
 800806a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2200      	movs	r2, #0
 8008070:	701a      	strb	r2, [r3, #0]
      break;
 8008072:	e0a5      	b.n	80081c0 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800807a:	4619      	mov	r1, r3
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f000 f965 	bl	800834c <USBH_Get_CfgDesc>
 8008082:	4603      	mov	r3, r0
 8008084:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008086:	7bbb      	ldrb	r3, [r7, #14]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d103      	bne.n	8008094 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2205      	movs	r2, #5
 8008090:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008092:	e097      	b.n	80081c4 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008094:	7bbb      	ldrb	r3, [r7, #14]
 8008096:	2b03      	cmp	r3, #3
 8008098:	f040 8094 	bne.w	80081c4 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80080a2:	3301      	adds	r3, #1
 80080a4:	b2da      	uxtb	r2, r3
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80080b2:	2b03      	cmp	r3, #3
 80080b4:	d903      	bls.n	80080be <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	220d      	movs	r2, #13
 80080ba:	701a      	strb	r2, [r3, #0]
      break;
 80080bc:	e082      	b.n	80081c4 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	795b      	ldrb	r3, [r3, #5]
 80080c2:	4619      	mov	r1, r3
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f000 feb3 	bl	8008e30 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	791b      	ldrb	r3, [r3, #4]
 80080ce:	4619      	mov	r1, r3
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 fead 	bl	8008e30 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2200      	movs	r2, #0
 80080da:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2200      	movs	r2, #0
 80080e0:	701a      	strb	r2, [r3, #0]
      break;
 80080e2:	e06f      	b.n	80081c4 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d019      	beq.n	8008122 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80080fa:	23ff      	movs	r3, #255	; 0xff
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f000 f949 	bl	8008394 <USBH_Get_StringDesc>
 8008102:	4603      	mov	r3, r0
 8008104:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008106:	7bbb      	ldrb	r3, [r7, #14]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d103      	bne.n	8008114 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2206      	movs	r2, #6
 8008110:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8008112:	e059      	b.n	80081c8 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008114:	7bbb      	ldrb	r3, [r7, #14]
 8008116:	2b03      	cmp	r3, #3
 8008118:	d156      	bne.n	80081c8 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2206      	movs	r2, #6
 800811e:	705a      	strb	r2, [r3, #1]
      break;
 8008120:	e052      	b.n	80081c8 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2206      	movs	r2, #6
 8008126:	705a      	strb	r2, [r3, #1]
      break;
 8008128:	e04e      	b.n	80081c8 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8008130:	2b00      	cmp	r3, #0
 8008132:	d019      	beq.n	8008168 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008140:	23ff      	movs	r3, #255	; 0xff
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 f926 	bl	8008394 <USBH_Get_StringDesc>
 8008148:	4603      	mov	r3, r0
 800814a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800814c:	7bbb      	ldrb	r3, [r7, #14]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d103      	bne.n	800815a <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2207      	movs	r2, #7
 8008156:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8008158:	e038      	b.n	80081cc <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800815a:	7bbb      	ldrb	r3, [r7, #14]
 800815c:	2b03      	cmp	r3, #3
 800815e:	d135      	bne.n	80081cc <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2207      	movs	r2, #7
 8008164:	705a      	strb	r2, [r3, #1]
      break;
 8008166:	e031      	b.n	80081cc <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2207      	movs	r2, #7
 800816c:	705a      	strb	r2, [r3, #1]
      break;
 800816e:	e02d      	b.n	80081cc <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8008176:	2b00      	cmp	r3, #0
 8008178:	d017      	beq.n	80081aa <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008186:	23ff      	movs	r3, #255	; 0xff
 8008188:	6878      	ldr	r0, [r7, #4]
 800818a:	f000 f903 	bl	8008394 <USBH_Get_StringDesc>
 800818e:	4603      	mov	r3, r0
 8008190:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008192:	7bbb      	ldrb	r3, [r7, #14]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d102      	bne.n	800819e <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008198:	2300      	movs	r3, #0
 800819a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800819c:	e018      	b.n	80081d0 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800819e:	7bbb      	ldrb	r3, [r7, #14]
 80081a0:	2b03      	cmp	r3, #3
 80081a2:	d115      	bne.n	80081d0 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 80081a4:	2300      	movs	r3, #0
 80081a6:	73fb      	strb	r3, [r7, #15]
      break;
 80081a8:	e012      	b.n	80081d0 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 80081aa:	2300      	movs	r3, #0
 80081ac:	73fb      	strb	r3, [r7, #15]
      break;
 80081ae:	e00f      	b.n	80081d0 <USBH_HandleEnum+0x3bc>

    default:
      break;
 80081b0:	bf00      	nop
 80081b2:	e00e      	b.n	80081d2 <USBH_HandleEnum+0x3be>
      break;
 80081b4:	bf00      	nop
 80081b6:	e00c      	b.n	80081d2 <USBH_HandleEnum+0x3be>
      break;
 80081b8:	bf00      	nop
 80081ba:	e00a      	b.n	80081d2 <USBH_HandleEnum+0x3be>
      break;
 80081bc:	bf00      	nop
 80081be:	e008      	b.n	80081d2 <USBH_HandleEnum+0x3be>
      break;
 80081c0:	bf00      	nop
 80081c2:	e006      	b.n	80081d2 <USBH_HandleEnum+0x3be>
      break;
 80081c4:	bf00      	nop
 80081c6:	e004      	b.n	80081d2 <USBH_HandleEnum+0x3be>
      break;
 80081c8:	bf00      	nop
 80081ca:	e002      	b.n	80081d2 <USBH_HandleEnum+0x3be>
      break;
 80081cc:	bf00      	nop
 80081ce:	e000      	b.n	80081d2 <USBH_HandleEnum+0x3be>
      break;
 80081d0:	bf00      	nop
  }
  return Status;
 80081d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80081d4:	4618      	mov	r0, r3
 80081d6:	3710      	adds	r7, #16
 80081d8:	46bd      	mov	sp, r7
 80081da:	bd80      	pop	{r7, pc}

080081dc <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80081dc:	b480      	push	{r7}
 80081de:	b083      	sub	sp, #12
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	683a      	ldr	r2, [r7, #0]
 80081ea:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 80081ee:	bf00      	nop
 80081f0:	370c      	adds	r7, #12
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr

080081fa <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80081fa:	b580      	push	{r7, lr}
 80081fc:	b082      	sub	sp, #8
 80081fe:	af00      	add	r7, sp, #0
 8008200:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008208:	1c5a      	adds	r2, r3, #1
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f000 f804 	bl	800821e <USBH_HandleSof>
}
 8008216:	bf00      	nop
 8008218:	3708      	adds	r7, #8
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}

0800821e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800821e:	b580      	push	{r7, lr}
 8008220:	b082      	sub	sp, #8
 8008222:	af00      	add	r7, sp, #0
 8008224:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	781b      	ldrb	r3, [r3, #0]
 800822a:	b2db      	uxtb	r3, r3
 800822c:	2b0b      	cmp	r3, #11
 800822e:	d10a      	bne.n	8008246 <USBH_HandleSof+0x28>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008236:	2b00      	cmp	r3, #0
 8008238:	d005      	beq.n	8008246 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008240:	699b      	ldr	r3, [r3, #24]
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	4798      	blx	r3
  }
}
 8008246:	bf00      	nop
 8008248:	3708      	adds	r7, #8
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}

0800824e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800824e:	b480      	push	{r7}
 8008250:	b083      	sub	sp, #12
 8008252:	af00      	add	r7, sp, #0
 8008254:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2201      	movs	r2, #1
 800825a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800825e:	bf00      	nop
}
 8008260:	370c      	adds	r7, #12
 8008262:	46bd      	mov	sp, r7
 8008264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008268:	4770      	bx	lr

0800826a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800826a:	b480      	push	{r7}
 800826c:	b083      	sub	sp, #12
 800826e:	af00      	add	r7, sp, #0
 8008270:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2200      	movs	r2, #0
 8008276:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800827a:	bf00      	nop
}
 800827c:	370c      	adds	r7, #12
 800827e:	46bd      	mov	sp, r7
 8008280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008284:	4770      	bx	lr

08008286 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008286:	b480      	push	{r7}
 8008288:	b083      	sub	sp, #12
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2201      	movs	r2, #1
 8008292:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2200      	movs	r2, #0
 800829a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2200      	movs	r2, #0
 80082a2:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80082a6:	2300      	movs	r3, #0
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	370c      	adds	r7, #12
 80082ac:	46bd      	mov	sp, r7
 80082ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b2:	4770      	bx	lr

080082b4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b082      	sub	sp, #8
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2201      	movs	r2, #1
 80082c0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2200      	movs	r2, #0
 80082c8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f000 ffd6 	bl	8009286 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	791b      	ldrb	r3, [r3, #4]
 80082de:	4619      	mov	r1, r3
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f000 fda5 	bl	8008e30 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	795b      	ldrb	r3, [r3, #5]
 80082ea:	4619      	mov	r1, r3
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	f000 fd9f 	bl	8008e30 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80082f2:	2300      	movs	r3, #0
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3708      	adds	r7, #8
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b086      	sub	sp, #24
 8008300:	af02      	add	r7, sp, #8
 8008302:	6078      	str	r0, [r7, #4]
 8008304:	460b      	mov	r3, r1
 8008306:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800830e:	78fb      	ldrb	r3, [r7, #3]
 8008310:	b29b      	uxth	r3, r3
 8008312:	9300      	str	r3, [sp, #0]
 8008314:	4613      	mov	r3, r2
 8008316:	f44f 7280 	mov.w	r2, #256	; 0x100
 800831a:	2100      	movs	r1, #0
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f000 f864 	bl	80083ea <USBH_GetDescriptor>
 8008322:	4603      	mov	r3, r0
 8008324:	73fb      	strb	r3, [r7, #15]
 8008326:	7bfb      	ldrb	r3, [r7, #15]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d10a      	bne.n	8008342 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f203 3026 	addw	r0, r3, #806	; 0x326
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008338:	78fa      	ldrb	r2, [r7, #3]
 800833a:	b292      	uxth	r2, r2
 800833c:	4619      	mov	r1, r3
 800833e:	f000 f918 	bl	8008572 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8008342:	7bfb      	ldrb	r3, [r7, #15]
}
 8008344:	4618      	mov	r0, r3
 8008346:	3710      	adds	r7, #16
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}

0800834c <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800834c:	b580      	push	{r7, lr}
 800834e:	b086      	sub	sp, #24
 8008350:	af02      	add	r7, sp, #8
 8008352:	6078      	str	r0, [r7, #4]
 8008354:	460b      	mov	r3, r1
 8008356:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	331c      	adds	r3, #28
 800835c:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800835e:	887b      	ldrh	r3, [r7, #2]
 8008360:	9300      	str	r3, [sp, #0]
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008368:	2100      	movs	r1, #0
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 f83d 	bl	80083ea <USBH_GetDescriptor>
 8008370:	4603      	mov	r3, r0
 8008372:	72fb      	strb	r3, [r7, #11]
 8008374:	7afb      	ldrb	r3, [r7, #11]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d107      	bne.n	800838a <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8008380:	887a      	ldrh	r2, [r7, #2]
 8008382:	68f9      	ldr	r1, [r7, #12]
 8008384:	4618      	mov	r0, r3
 8008386:	f000 f964 	bl	8008652 <USBH_ParseCfgDesc>
  }

  return status;
 800838a:	7afb      	ldrb	r3, [r7, #11]
}
 800838c:	4618      	mov	r0, r3
 800838e:	3710      	adds	r7, #16
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}

08008394 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b088      	sub	sp, #32
 8008398:	af02      	add	r7, sp, #8
 800839a:	60f8      	str	r0, [r7, #12]
 800839c:	607a      	str	r2, [r7, #4]
 800839e:	461a      	mov	r2, r3
 80083a0:	460b      	mov	r3, r1
 80083a2:	72fb      	strb	r3, [r7, #11]
 80083a4:	4613      	mov	r3, r2
 80083a6:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 80083a8:	7afb      	ldrb	r3, [r7, #11]
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80083b0:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 80083b8:	893b      	ldrh	r3, [r7, #8]
 80083ba:	9300      	str	r3, [sp, #0]
 80083bc:	460b      	mov	r3, r1
 80083be:	2100      	movs	r1, #0
 80083c0:	68f8      	ldr	r0, [r7, #12]
 80083c2:	f000 f812 	bl	80083ea <USBH_GetDescriptor>
 80083c6:	4603      	mov	r3, r0
 80083c8:	75fb      	strb	r3, [r7, #23]
 80083ca:	7dfb      	ldrb	r3, [r7, #23]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d107      	bne.n	80083e0 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80083d6:	893a      	ldrh	r2, [r7, #8]
 80083d8:	6879      	ldr	r1, [r7, #4]
 80083da:	4618      	mov	r0, r3
 80083dc:	f000 fa37 	bl	800884e <USBH_ParseStringDesc>
  }

  return status;
 80083e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80083e2:	4618      	mov	r0, r3
 80083e4:	3718      	adds	r7, #24
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}

080083ea <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 80083ea:	b580      	push	{r7, lr}
 80083ec:	b084      	sub	sp, #16
 80083ee:	af00      	add	r7, sp, #0
 80083f0:	60f8      	str	r0, [r7, #12]
 80083f2:	607b      	str	r3, [r7, #4]
 80083f4:	460b      	mov	r3, r1
 80083f6:	72fb      	strb	r3, [r7, #11]
 80083f8:	4613      	mov	r3, r2
 80083fa:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	789b      	ldrb	r3, [r3, #2]
 8008400:	2b01      	cmp	r3, #1
 8008402:	d11c      	bne.n	800843e <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8008404:	7afb      	ldrb	r3, [r7, #11]
 8008406:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800840a:	b2da      	uxtb	r2, r3
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2206      	movs	r2, #6
 8008414:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	893a      	ldrh	r2, [r7, #8]
 800841a:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800841c:	893b      	ldrh	r3, [r7, #8]
 800841e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008422:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008426:	d104      	bne.n	8008432 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	f240 4209 	movw	r2, #1033	; 0x409
 800842e:	829a      	strh	r2, [r3, #20]
 8008430:	e002      	b.n	8008438 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2200      	movs	r2, #0
 8008436:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	8b3a      	ldrh	r2, [r7, #24]
 800843c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800843e:	8b3b      	ldrh	r3, [r7, #24]
 8008440:	461a      	mov	r2, r3
 8008442:	6879      	ldr	r1, [r7, #4]
 8008444:	68f8      	ldr	r0, [r7, #12]
 8008446:	f000 fa50 	bl	80088ea <USBH_CtlReq>
 800844a:	4603      	mov	r3, r0
}
 800844c:	4618      	mov	r0, r3
 800844e:	3710      	adds	r7, #16
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}

08008454 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b082      	sub	sp, #8
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	460b      	mov	r3, r1
 800845e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	789b      	ldrb	r3, [r3, #2]
 8008464:	2b01      	cmp	r3, #1
 8008466:	d10f      	bne.n	8008488 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2205      	movs	r2, #5
 8008472:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8008474:	78fb      	ldrb	r3, [r7, #3]
 8008476:	b29a      	uxth	r2, r3
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2200      	movs	r2, #0
 8008480:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2200      	movs	r2, #0
 8008486:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8008488:	2200      	movs	r2, #0
 800848a:	2100      	movs	r1, #0
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f000 fa2c 	bl	80088ea <USBH_CtlReq>
 8008492:	4603      	mov	r3, r0
}
 8008494:	4618      	mov	r0, r3
 8008496:	3708      	adds	r7, #8
 8008498:	46bd      	mov	sp, r7
 800849a:	bd80      	pop	{r7, pc}

0800849c <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b082      	sub	sp, #8
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	460b      	mov	r3, r1
 80084a6:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	789b      	ldrb	r3, [r3, #2]
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d10e      	bne.n	80084ce <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2209      	movs	r2, #9
 80084ba:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	887a      	ldrh	r2, [r7, #2]
 80084c0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2200      	movs	r2, #0
 80084c6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2200      	movs	r2, #0
 80084cc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80084ce:	2200      	movs	r2, #0
 80084d0:	2100      	movs	r1, #0
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f000 fa09 	bl	80088ea <USBH_CtlReq>
 80084d8:	4603      	mov	r3, r0
}
 80084da:	4618      	mov	r0, r3
 80084dc:	3708      	adds	r7, #8
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd80      	pop	{r7, pc}

080084e2 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80084e2:	b580      	push	{r7, lr}
 80084e4:	b082      	sub	sp, #8
 80084e6:	af00      	add	r7, sp, #0
 80084e8:	6078      	str	r0, [r7, #4]
 80084ea:	460b      	mov	r3, r1
 80084ec:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	789b      	ldrb	r3, [r3, #2]
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d10f      	bne.n	8008516 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2200      	movs	r2, #0
 80084fa:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2203      	movs	r2, #3
 8008500:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8008502:	78fb      	ldrb	r3, [r7, #3]
 8008504:	b29a      	uxth	r2, r3
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2200      	movs	r2, #0
 800850e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2200      	movs	r2, #0
 8008514:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8008516:	2200      	movs	r2, #0
 8008518:	2100      	movs	r1, #0
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 f9e5 	bl	80088ea <USBH_CtlReq>
 8008520:	4603      	mov	r3, r0
}
 8008522:	4618      	mov	r0, r3
 8008524:	3708      	adds	r7, #8
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}

0800852a <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800852a:	b580      	push	{r7, lr}
 800852c:	b082      	sub	sp, #8
 800852e:	af00      	add	r7, sp, #0
 8008530:	6078      	str	r0, [r7, #4]
 8008532:	460b      	mov	r3, r1
 8008534:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	789b      	ldrb	r3, [r3, #2]
 800853a:	2b01      	cmp	r3, #1
 800853c:	d10f      	bne.n	800855e <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2202      	movs	r2, #2
 8008542:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2201      	movs	r2, #1
 8008548:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2200      	movs	r2, #0
 800854e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008550:	78fb      	ldrb	r3, [r7, #3]
 8008552:	b29a      	uxth	r2, r3
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2200      	movs	r2, #0
 800855c:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800855e:	2200      	movs	r2, #0
 8008560:	2100      	movs	r1, #0
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f000 f9c1 	bl	80088ea <USBH_CtlReq>
 8008568:	4603      	mov	r3, r0
}
 800856a:	4618      	mov	r0, r3
 800856c:	3708      	adds	r7, #8
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}

08008572 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8008572:	b480      	push	{r7}
 8008574:	b085      	sub	sp, #20
 8008576:	af00      	add	r7, sp, #0
 8008578:	60f8      	str	r0, [r7, #12]
 800857a:	60b9      	str	r1, [r7, #8]
 800857c:	4613      	mov	r3, r2
 800857e:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	781a      	ldrb	r2, [r3, #0]
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	785a      	ldrb	r2, [r3, #1]
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	3302      	adds	r3, #2
 8008594:	781b      	ldrb	r3, [r3, #0]
 8008596:	b29a      	uxth	r2, r3
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	3303      	adds	r3, #3
 800859c:	781b      	ldrb	r3, [r3, #0]
 800859e:	b29b      	uxth	r3, r3
 80085a0:	021b      	lsls	r3, r3, #8
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	4313      	orrs	r3, r2
 80085a6:	b29a      	uxth	r2, r3
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	791a      	ldrb	r2, [r3, #4]
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	795a      	ldrb	r2, [r3, #5]
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	799a      	ldrb	r2, [r3, #6]
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	79da      	ldrb	r2, [r3, #7]
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 80085cc:	88fb      	ldrh	r3, [r7, #6]
 80085ce:	2b08      	cmp	r3, #8
 80085d0:	d939      	bls.n	8008646 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	3308      	adds	r3, #8
 80085d6:	781b      	ldrb	r3, [r3, #0]
 80085d8:	b29a      	uxth	r2, r3
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	3309      	adds	r3, #9
 80085de:	781b      	ldrb	r3, [r3, #0]
 80085e0:	b29b      	uxth	r3, r3
 80085e2:	021b      	lsls	r3, r3, #8
 80085e4:	b29b      	uxth	r3, r3
 80085e6:	4313      	orrs	r3, r2
 80085e8:	b29a      	uxth	r2, r3
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	330a      	adds	r3, #10
 80085f2:	781b      	ldrb	r3, [r3, #0]
 80085f4:	b29a      	uxth	r2, r3
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	330b      	adds	r3, #11
 80085fa:	781b      	ldrb	r3, [r3, #0]
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	021b      	lsls	r3, r3, #8
 8008600:	b29b      	uxth	r3, r3
 8008602:	4313      	orrs	r3, r2
 8008604:	b29a      	uxth	r2, r3
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	330c      	adds	r3, #12
 800860e:	781b      	ldrb	r3, [r3, #0]
 8008610:	b29a      	uxth	r2, r3
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	330d      	adds	r3, #13
 8008616:	781b      	ldrb	r3, [r3, #0]
 8008618:	b29b      	uxth	r3, r3
 800861a:	021b      	lsls	r3, r3, #8
 800861c:	b29b      	uxth	r3, r3
 800861e:	4313      	orrs	r3, r2
 8008620:	b29a      	uxth	r2, r3
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	7b9a      	ldrb	r2, [r3, #14]
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	7bda      	ldrb	r2, [r3, #15]
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	7c1a      	ldrb	r2, [r3, #16]
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	7c5a      	ldrb	r2, [r3, #17]
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	745a      	strb	r2, [r3, #17]
  }
}
 8008646:	bf00      	nop
 8008648:	3714      	adds	r7, #20
 800864a:	46bd      	mov	sp, r7
 800864c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008650:	4770      	bx	lr

08008652 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8008652:	b580      	push	{r7, lr}
 8008654:	b08a      	sub	sp, #40	; 0x28
 8008656:	af00      	add	r7, sp, #0
 8008658:	60f8      	str	r0, [r7, #12]
 800865a:	60b9      	str	r1, [r7, #8]
 800865c:	4613      	mov	r3, r2
 800865e:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008664:	2300      	movs	r3, #0
 8008666:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800866a:	2300      	movs	r3, #0
 800866c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	781a      	ldrb	r2, [r3, #0]
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	785a      	ldrb	r2, [r3, #1]
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	3302      	adds	r3, #2
 8008688:	781b      	ldrb	r3, [r3, #0]
 800868a:	b29a      	uxth	r2, r3
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	3303      	adds	r3, #3
 8008690:	781b      	ldrb	r3, [r3, #0]
 8008692:	b29b      	uxth	r3, r3
 8008694:	021b      	lsls	r3, r3, #8
 8008696:	b29b      	uxth	r3, r3
 8008698:	4313      	orrs	r3, r2
 800869a:	b29a      	uxth	r2, r3
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	791a      	ldrb	r2, [r3, #4]
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	795a      	ldrb	r2, [r3, #5]
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	799a      	ldrb	r2, [r3, #6]
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	79da      	ldrb	r2, [r3, #7]
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	7a1a      	ldrb	r2, [r3, #8]
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80086c8:	88fb      	ldrh	r3, [r7, #6]
 80086ca:	2b09      	cmp	r3, #9
 80086cc:	d95f      	bls.n	800878e <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 80086ce:	2309      	movs	r3, #9
 80086d0:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 80086d2:	2300      	movs	r3, #0
 80086d4:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80086d6:	e051      	b.n	800877c <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80086d8:	f107 0316 	add.w	r3, r7, #22
 80086dc:	4619      	mov	r1, r3
 80086de:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80086e0:	f000 f8e8 	bl	80088b4 <USBH_GetNextDesc>
 80086e4:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 80086e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e8:	785b      	ldrb	r3, [r3, #1]
 80086ea:	2b04      	cmp	r3, #4
 80086ec:	d146      	bne.n	800877c <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 80086ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80086f2:	221a      	movs	r2, #26
 80086f4:	fb02 f303 	mul.w	r3, r2, r3
 80086f8:	3308      	adds	r3, #8
 80086fa:	68fa      	ldr	r2, [r7, #12]
 80086fc:	4413      	add	r3, r2
 80086fe:	3302      	adds	r3, #2
 8008700:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8008702:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008704:	69f8      	ldr	r0, [r7, #28]
 8008706:	f000 f846 	bl	8008796 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800870a:	2300      	movs	r3, #0
 800870c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8008710:	2300      	movs	r3, #0
 8008712:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008714:	e022      	b.n	800875c <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008716:	f107 0316 	add.w	r3, r7, #22
 800871a:	4619      	mov	r1, r3
 800871c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800871e:	f000 f8c9 	bl	80088b4 <USBH_GetNextDesc>
 8008722:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8008724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008726:	785b      	ldrb	r3, [r3, #1]
 8008728:	2b05      	cmp	r3, #5
 800872a:	d117      	bne.n	800875c <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800872c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008730:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8008734:	3201      	adds	r2, #1
 8008736:	00d2      	lsls	r2, r2, #3
 8008738:	211a      	movs	r1, #26
 800873a:	fb01 f303 	mul.w	r3, r1, r3
 800873e:	4413      	add	r3, r2
 8008740:	3308      	adds	r3, #8
 8008742:	68fa      	ldr	r2, [r7, #12]
 8008744:	4413      	add	r3, r2
 8008746:	3304      	adds	r3, #4
 8008748:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800874a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800874c:	69b8      	ldr	r0, [r7, #24]
 800874e:	f000 f851 	bl	80087f4 <USBH_ParseEPDesc>
            ep_ix++;
 8008752:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8008756:	3301      	adds	r3, #1
 8008758:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800875c:	69fb      	ldr	r3, [r7, #28]
 800875e:	791b      	ldrb	r3, [r3, #4]
 8008760:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8008764:	429a      	cmp	r2, r3
 8008766:	d204      	bcs.n	8008772 <USBH_ParseCfgDesc+0x120>
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	885a      	ldrh	r2, [r3, #2]
 800876c:	8afb      	ldrh	r3, [r7, #22]
 800876e:	429a      	cmp	r2, r3
 8008770:	d8d1      	bhi.n	8008716 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8008772:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008776:	3301      	adds	r3, #1
 8008778:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800877c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008780:	2b01      	cmp	r3, #1
 8008782:	d804      	bhi.n	800878e <USBH_ParseCfgDesc+0x13c>
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	885a      	ldrh	r2, [r3, #2]
 8008788:	8afb      	ldrh	r3, [r7, #22]
 800878a:	429a      	cmp	r2, r3
 800878c:	d8a4      	bhi.n	80086d8 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800878e:	bf00      	nop
 8008790:	3728      	adds	r7, #40	; 0x28
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}

08008796 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8008796:	b480      	push	{r7}
 8008798:	b083      	sub	sp, #12
 800879a:	af00      	add	r7, sp, #0
 800879c:	6078      	str	r0, [r7, #4]
 800879e:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	781a      	ldrb	r2, [r3, #0]
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	785a      	ldrb	r2, [r3, #1]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	789a      	ldrb	r2, [r3, #2]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	78da      	ldrb	r2, [r3, #3]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	791a      	ldrb	r2, [r3, #4]
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	795a      	ldrb	r2, [r3, #5]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	799a      	ldrb	r2, [r3, #6]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	79da      	ldrb	r2, [r3, #7]
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	7a1a      	ldrb	r2, [r3, #8]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	721a      	strb	r2, [r3, #8]
}
 80087e8:	bf00      	nop
 80087ea:	370c      	adds	r7, #12
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr

080087f4 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b083      	sub	sp, #12
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
 80087fc:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	781a      	ldrb	r2, [r3, #0]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	785a      	ldrb	r2, [r3, #1]
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	789a      	ldrb	r2, [r3, #2]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	78da      	ldrb	r2, [r3, #3]
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	3304      	adds	r3, #4
 8008822:	781b      	ldrb	r3, [r3, #0]
 8008824:	b29a      	uxth	r2, r3
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	3305      	adds	r3, #5
 800882a:	781b      	ldrb	r3, [r3, #0]
 800882c:	b29b      	uxth	r3, r3
 800882e:	021b      	lsls	r3, r3, #8
 8008830:	b29b      	uxth	r3, r3
 8008832:	4313      	orrs	r3, r2
 8008834:	b29a      	uxth	r2, r3
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	799a      	ldrb	r2, [r3, #6]
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	719a      	strb	r2, [r3, #6]
}
 8008842:	bf00      	nop
 8008844:	370c      	adds	r7, #12
 8008846:	46bd      	mov	sp, r7
 8008848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884c:	4770      	bx	lr

0800884e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800884e:	b480      	push	{r7}
 8008850:	b087      	sub	sp, #28
 8008852:	af00      	add	r7, sp, #0
 8008854:	60f8      	str	r0, [r7, #12]
 8008856:	60b9      	str	r1, [r7, #8]
 8008858:	4613      	mov	r3, r2
 800885a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	3301      	adds	r3, #1
 8008860:	781b      	ldrb	r3, [r3, #0]
 8008862:	2b03      	cmp	r3, #3
 8008864:	d120      	bne.n	80088a8 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	781b      	ldrb	r3, [r3, #0]
 800886a:	1e9a      	subs	r2, r3, #2
 800886c:	88fb      	ldrh	r3, [r7, #6]
 800886e:	4293      	cmp	r3, r2
 8008870:	bf28      	it	cs
 8008872:	4613      	movcs	r3, r2
 8008874:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	3302      	adds	r3, #2
 800887a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800887c:	2300      	movs	r3, #0
 800887e:	82fb      	strh	r3, [r7, #22]
 8008880:	e00b      	b.n	800889a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008882:	8afb      	ldrh	r3, [r7, #22]
 8008884:	68fa      	ldr	r2, [r7, #12]
 8008886:	4413      	add	r3, r2
 8008888:	781a      	ldrb	r2, [r3, #0]
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	3301      	adds	r3, #1
 8008892:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008894:	8afb      	ldrh	r3, [r7, #22]
 8008896:	3302      	adds	r3, #2
 8008898:	82fb      	strh	r3, [r7, #22]
 800889a:	8afa      	ldrh	r2, [r7, #22]
 800889c:	8abb      	ldrh	r3, [r7, #20]
 800889e:	429a      	cmp	r2, r3
 80088a0:	d3ef      	bcc.n	8008882 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	2200      	movs	r2, #0
 80088a6:	701a      	strb	r2, [r3, #0]
  }
}
 80088a8:	bf00      	nop
 80088aa:	371c      	adds	r7, #28
 80088ac:	46bd      	mov	sp, r7
 80088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b2:	4770      	bx	lr

080088b4 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 80088b4:	b480      	push	{r7}
 80088b6:	b085      	sub	sp, #20
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	881a      	ldrh	r2, [r3, #0]
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	781b      	ldrb	r3, [r3, #0]
 80088c6:	b29b      	uxth	r3, r3
 80088c8:	4413      	add	r3, r2
 80088ca:	b29a      	uxth	r2, r3
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	781b      	ldrb	r3, [r3, #0]
 80088d4:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	4413      	add	r3, r2
 80088da:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80088dc:	68fb      	ldr	r3, [r7, #12]
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3714      	adds	r7, #20
 80088e2:	46bd      	mov	sp, r7
 80088e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e8:	4770      	bx	lr

080088ea <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80088ea:	b580      	push	{r7, lr}
 80088ec:	b086      	sub	sp, #24
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	60f8      	str	r0, [r7, #12]
 80088f2:	60b9      	str	r1, [r7, #8]
 80088f4:	4613      	mov	r3, r2
 80088f6:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80088f8:	2301      	movs	r3, #1
 80088fa:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	789b      	ldrb	r3, [r3, #2]
 8008900:	2b01      	cmp	r3, #1
 8008902:	d002      	beq.n	800890a <USBH_CtlReq+0x20>
 8008904:	2b02      	cmp	r3, #2
 8008906:	d00f      	beq.n	8008928 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8008908:	e027      	b.n	800895a <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	68ba      	ldr	r2, [r7, #8]
 800890e:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	88fa      	ldrh	r2, [r7, #6]
 8008914:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	2201      	movs	r2, #1
 800891a:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2202      	movs	r2, #2
 8008920:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008922:	2301      	movs	r3, #1
 8008924:	75fb      	strb	r3, [r7, #23]
      break;
 8008926:	e018      	b.n	800895a <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8008928:	68f8      	ldr	r0, [r7, #12]
 800892a:	f000 f81b 	bl	8008964 <USBH_HandleControl>
 800892e:	4603      	mov	r3, r0
 8008930:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008932:	7dfb      	ldrb	r3, [r7, #23]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d002      	beq.n	800893e <USBH_CtlReq+0x54>
 8008938:	7dfb      	ldrb	r3, [r7, #23]
 800893a:	2b03      	cmp	r3, #3
 800893c:	d106      	bne.n	800894c <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	2201      	movs	r2, #1
 8008942:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2200      	movs	r2, #0
 8008948:	761a      	strb	r2, [r3, #24]
      break;
 800894a:	e005      	b.n	8008958 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800894c:	7dfb      	ldrb	r3, [r7, #23]
 800894e:	2b02      	cmp	r3, #2
 8008950:	d102      	bne.n	8008958 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2201      	movs	r2, #1
 8008956:	709a      	strb	r2, [r3, #2]
      break;
 8008958:	bf00      	nop
  }
  return status;
 800895a:	7dfb      	ldrb	r3, [r7, #23]
}
 800895c:	4618      	mov	r0, r3
 800895e:	3718      	adds	r7, #24
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}

08008964 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b086      	sub	sp, #24
 8008968:	af02      	add	r7, sp, #8
 800896a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800896c:	2301      	movs	r3, #1
 800896e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008970:	2300      	movs	r3, #0
 8008972:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	7e1b      	ldrb	r3, [r3, #24]
 8008978:	3b01      	subs	r3, #1
 800897a:	2b0a      	cmp	r3, #10
 800897c:	f200 8158 	bhi.w	8008c30 <USBH_HandleControl+0x2cc>
 8008980:	a201      	add	r2, pc, #4	; (adr r2, 8008988 <USBH_HandleControl+0x24>)
 8008982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008986:	bf00      	nop
 8008988:	080089b5 	.word	0x080089b5
 800898c:	080089cf 	.word	0x080089cf
 8008990:	08008a39 	.word	0x08008a39
 8008994:	08008a5f 	.word	0x08008a5f
 8008998:	08008a97 	.word	0x08008a97
 800899c:	08008ac3 	.word	0x08008ac3
 80089a0:	08008b15 	.word	0x08008b15
 80089a4:	08008b37 	.word	0x08008b37
 80089a8:	08008b73 	.word	0x08008b73
 80089ac:	08008b9b 	.word	0x08008b9b
 80089b0:	08008bd9 	.word	0x08008bd9
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f103 0110 	add.w	r1, r3, #16
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	795b      	ldrb	r3, [r3, #5]
 80089be:	461a      	mov	r2, r3
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f000 f945 	bl	8008c50 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2202      	movs	r2, #2
 80089ca:	761a      	strb	r2, [r3, #24]
      break;
 80089cc:	e13b      	b.n	8008c46 <USBH_HandleControl+0x2e2>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	795b      	ldrb	r3, [r3, #5]
 80089d2:	4619      	mov	r1, r3
 80089d4:	6878      	ldr	r0, [r7, #4]
 80089d6:	f000 fd43 	bl	8009460 <USBH_LL_GetURBState>
 80089da:	4603      	mov	r3, r0
 80089dc:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80089de:	7bbb      	ldrb	r3, [r7, #14]
 80089e0:	2b01      	cmp	r3, #1
 80089e2:	d11e      	bne.n	8008a22 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	7c1b      	ldrb	r3, [r3, #16]
 80089e8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80089ec:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	8adb      	ldrh	r3, [r3, #22]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d00a      	beq.n	8008a0c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80089f6:	7b7b      	ldrb	r3, [r7, #13]
 80089f8:	2b80      	cmp	r3, #128	; 0x80
 80089fa:	d103      	bne.n	8008a04 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2203      	movs	r2, #3
 8008a00:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008a02:	e117      	b.n	8008c34 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_DATA_OUT;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2205      	movs	r2, #5
 8008a08:	761a      	strb	r2, [r3, #24]
      break;
 8008a0a:	e113      	b.n	8008c34 <USBH_HandleControl+0x2d0>
          if (direction == USB_D2H)
 8008a0c:	7b7b      	ldrb	r3, [r7, #13]
 8008a0e:	2b80      	cmp	r3, #128	; 0x80
 8008a10:	d103      	bne.n	8008a1a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2209      	movs	r2, #9
 8008a16:	761a      	strb	r2, [r3, #24]
      break;
 8008a18:	e10c      	b.n	8008c34 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_STATUS_IN;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2207      	movs	r2, #7
 8008a1e:	761a      	strb	r2, [r3, #24]
      break;
 8008a20:	e108      	b.n	8008c34 <USBH_HandleControl+0x2d0>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8008a22:	7bbb      	ldrb	r3, [r7, #14]
 8008a24:	2b04      	cmp	r3, #4
 8008a26:	d003      	beq.n	8008a30 <USBH_HandleControl+0xcc>
 8008a28:	7bbb      	ldrb	r3, [r7, #14]
 8008a2a:	2b02      	cmp	r3, #2
 8008a2c:	f040 8102 	bne.w	8008c34 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	220b      	movs	r2, #11
 8008a34:	761a      	strb	r2, [r3, #24]
      break;
 8008a36:	e0fd      	b.n	8008c34 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008a3e:	b29a      	uxth	r2, r3
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6899      	ldr	r1, [r3, #8]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	899a      	ldrh	r2, [r3, #12]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	791b      	ldrb	r3, [r3, #4]
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f000 f93c 	bl	8008cce <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2204      	movs	r2, #4
 8008a5a:	761a      	strb	r2, [r3, #24]
      break;
 8008a5c:	e0f3      	b.n	8008c46 <USBH_HandleControl+0x2e2>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	791b      	ldrb	r3, [r3, #4]
 8008a62:	4619      	mov	r1, r3
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f000 fcfb 	bl	8009460 <USBH_LL_GetURBState>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8008a6e:	7bbb      	ldrb	r3, [r7, #14]
 8008a70:	2b01      	cmp	r3, #1
 8008a72:	d102      	bne.n	8008a7a <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2209      	movs	r2, #9
 8008a78:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8008a7a:	7bbb      	ldrb	r3, [r7, #14]
 8008a7c:	2b05      	cmp	r3, #5
 8008a7e:	d102      	bne.n	8008a86 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8008a80:	2303      	movs	r3, #3
 8008a82:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008a84:	e0d8      	b.n	8008c38 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8008a86:	7bbb      	ldrb	r3, [r7, #14]
 8008a88:	2b04      	cmp	r3, #4
 8008a8a:	f040 80d5 	bne.w	8008c38 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	220b      	movs	r2, #11
 8008a92:	761a      	strb	r2, [r3, #24]
      break;
 8008a94:	e0d0      	b.n	8008c38 <USBH_HandleControl+0x2d4>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6899      	ldr	r1, [r3, #8]
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	899a      	ldrh	r2, [r3, #12]
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	7958      	ldrb	r0, [r3, #5]
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	9300      	str	r3, [sp, #0]
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	6878      	ldr	r0, [r7, #4]
 8008aaa:	f000 f8eb 	bl	8008c84 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008ab4:	b29a      	uxth	r2, r3
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2206      	movs	r2, #6
 8008abe:	761a      	strb	r2, [r3, #24]
      break;
 8008ac0:	e0c1      	b.n	8008c46 <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	795b      	ldrb	r3, [r3, #5]
 8008ac6:	4619      	mov	r1, r3
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f000 fcc9 	bl	8009460 <USBH_LL_GetURBState>
 8008ace:	4603      	mov	r3, r0
 8008ad0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008ad2:	7bbb      	ldrb	r3, [r7, #14]
 8008ad4:	2b01      	cmp	r3, #1
 8008ad6:	d103      	bne.n	8008ae0 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2207      	movs	r2, #7
 8008adc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008ade:	e0ad      	b.n	8008c3c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_STALL)
 8008ae0:	7bbb      	ldrb	r3, [r7, #14]
 8008ae2:	2b05      	cmp	r3, #5
 8008ae4:	d105      	bne.n	8008af2 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	220c      	movs	r2, #12
 8008aea:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008aec:	2303      	movs	r3, #3
 8008aee:	73fb      	strb	r3, [r7, #15]
      break;
 8008af0:	e0a4      	b.n	8008c3c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008af2:	7bbb      	ldrb	r3, [r7, #14]
 8008af4:	2b02      	cmp	r3, #2
 8008af6:	d103      	bne.n	8008b00 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2205      	movs	r2, #5
 8008afc:	761a      	strb	r2, [r3, #24]
      break;
 8008afe:	e09d      	b.n	8008c3c <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_ERROR)
 8008b00:	7bbb      	ldrb	r3, [r7, #14]
 8008b02:	2b04      	cmp	r3, #4
 8008b04:	f040 809a 	bne.w	8008c3c <USBH_HandleControl+0x2d8>
          phost->Control.state = CTRL_ERROR;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	220b      	movs	r2, #11
 8008b0c:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008b0e:	2302      	movs	r3, #2
 8008b10:	73fb      	strb	r3, [r7, #15]
      break;
 8008b12:	e093      	b.n	8008c3c <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	791b      	ldrb	r3, [r3, #4]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	2100      	movs	r1, #0
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 f8d6 	bl	8008cce <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008b28:	b29a      	uxth	r2, r3
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2208      	movs	r2, #8
 8008b32:	761a      	strb	r2, [r3, #24]

      break;
 8008b34:	e087      	b.n	8008c46 <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	791b      	ldrb	r3, [r3, #4]
 8008b3a:	4619      	mov	r1, r3
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f000 fc8f 	bl	8009460 <USBH_LL_GetURBState>
 8008b42:	4603      	mov	r3, r0
 8008b44:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008b46:	7bbb      	ldrb	r3, [r7, #14]
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d105      	bne.n	8008b58 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	220d      	movs	r2, #13
 8008b50:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8008b52:	2300      	movs	r3, #0
 8008b54:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008b56:	e073      	b.n	8008c40 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_ERROR)
 8008b58:	7bbb      	ldrb	r3, [r7, #14]
 8008b5a:	2b04      	cmp	r3, #4
 8008b5c:	d103      	bne.n	8008b66 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	220b      	movs	r2, #11
 8008b62:	761a      	strb	r2, [r3, #24]
      break;
 8008b64:	e06c      	b.n	8008c40 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_STALL)
 8008b66:	7bbb      	ldrb	r3, [r7, #14]
 8008b68:	2b05      	cmp	r3, #5
 8008b6a:	d169      	bne.n	8008c40 <USBH_HandleControl+0x2dc>
          status = USBH_NOT_SUPPORTED;
 8008b6c:	2303      	movs	r3, #3
 8008b6e:	73fb      	strb	r3, [r7, #15]
      break;
 8008b70:	e066      	b.n	8008c40 <USBH_HandleControl+0x2dc>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	795a      	ldrb	r2, [r3, #5]
 8008b76:	2301      	movs	r3, #1
 8008b78:	9300      	str	r3, [sp, #0]
 8008b7a:	4613      	mov	r3, r2
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	2100      	movs	r1, #0
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f000 f87f 	bl	8008c84 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008b8c:	b29a      	uxth	r2, r3
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	220a      	movs	r2, #10
 8008b96:	761a      	strb	r2, [r3, #24]
      break;
 8008b98:	e055      	b.n	8008c46 <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	795b      	ldrb	r3, [r3, #5]
 8008b9e:	4619      	mov	r1, r3
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f000 fc5d 	bl	8009460 <USBH_LL_GetURBState>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008baa:	7bbb      	ldrb	r3, [r7, #14]
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	d105      	bne.n	8008bbc <USBH_HandleControl+0x258>
      {
        status = USBH_OK;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	220d      	movs	r2, #13
 8008bb8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008bba:	e043      	b.n	8008c44 <USBH_HandleControl+0x2e0>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008bbc:	7bbb      	ldrb	r3, [r7, #14]
 8008bbe:	2b02      	cmp	r3, #2
 8008bc0:	d103      	bne.n	8008bca <USBH_HandleControl+0x266>
        phost->Control.state = CTRL_STATUS_OUT;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2209      	movs	r2, #9
 8008bc6:	761a      	strb	r2, [r3, #24]
      break;
 8008bc8:	e03c      	b.n	8008c44 <USBH_HandleControl+0x2e0>
        if (URB_Status == USBH_URB_ERROR)
 8008bca:	7bbb      	ldrb	r3, [r7, #14]
 8008bcc:	2b04      	cmp	r3, #4
 8008bce:	d139      	bne.n	8008c44 <USBH_HandleControl+0x2e0>
          phost->Control.state = CTRL_ERROR;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	220b      	movs	r2, #11
 8008bd4:	761a      	strb	r2, [r3, #24]
      break;
 8008bd6:	e035      	b.n	8008c44 <USBH_HandleControl+0x2e0>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	7e5b      	ldrb	r3, [r3, #25]
 8008bdc:	3301      	adds	r3, #1
 8008bde:	b2da      	uxtb	r2, r3
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	765a      	strb	r2, [r3, #25]
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	7e5b      	ldrb	r3, [r3, #25]
 8008be8:	2b02      	cmp	r3, #2
 8008bea:	d806      	bhi.n	8008bfa <USBH_HandleControl+0x296>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2201      	movs	r2, #1
 8008bf0:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8008bf8:	e025      	b.n	8008c46 <USBH_HandleControl+0x2e2>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008c00:	2106      	movs	r1, #6
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	795b      	ldrb	r3, [r3, #5]
 8008c10:	4619      	mov	r1, r3
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f000 f90c 	bl	8008e30 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	791b      	ldrb	r3, [r3, #4]
 8008c1c:	4619      	mov	r1, r3
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	f000 f906 	bl	8008e30 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2200      	movs	r2, #0
 8008c28:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8008c2a:	2302      	movs	r3, #2
 8008c2c:	73fb      	strb	r3, [r7, #15]
      break;
 8008c2e:	e00a      	b.n	8008c46 <USBH_HandleControl+0x2e2>

    default:
      break;
 8008c30:	bf00      	nop
 8008c32:	e008      	b.n	8008c46 <USBH_HandleControl+0x2e2>
      break;
 8008c34:	bf00      	nop
 8008c36:	e006      	b.n	8008c46 <USBH_HandleControl+0x2e2>
      break;
 8008c38:	bf00      	nop
 8008c3a:	e004      	b.n	8008c46 <USBH_HandleControl+0x2e2>
      break;
 8008c3c:	bf00      	nop
 8008c3e:	e002      	b.n	8008c46 <USBH_HandleControl+0x2e2>
      break;
 8008c40:	bf00      	nop
 8008c42:	e000      	b.n	8008c46 <USBH_HandleControl+0x2e2>
      break;
 8008c44:	bf00      	nop
  }

  return status;
 8008c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3710      	adds	r7, #16
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b088      	sub	sp, #32
 8008c54:	af04      	add	r7, sp, #16
 8008c56:	60f8      	str	r0, [r7, #12]
 8008c58:	60b9      	str	r1, [r7, #8]
 8008c5a:	4613      	mov	r3, r2
 8008c5c:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008c5e:	79f9      	ldrb	r1, [r7, #7]
 8008c60:	2300      	movs	r3, #0
 8008c62:	9303      	str	r3, [sp, #12]
 8008c64:	2308      	movs	r3, #8
 8008c66:	9302      	str	r3, [sp, #8]
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	9301      	str	r3, [sp, #4]
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	9300      	str	r3, [sp, #0]
 8008c70:	2300      	movs	r3, #0
 8008c72:	2200      	movs	r2, #0
 8008c74:	68f8      	ldr	r0, [r7, #12]
 8008c76:	f000 fbc2 	bl	80093fe <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8008c7a:	2300      	movs	r3, #0
}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	3710      	adds	r7, #16
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}

08008c84 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b088      	sub	sp, #32
 8008c88:	af04      	add	r7, sp, #16
 8008c8a:	60f8      	str	r0, [r7, #12]
 8008c8c:	60b9      	str	r1, [r7, #8]
 8008c8e:	4611      	mov	r1, r2
 8008c90:	461a      	mov	r2, r3
 8008c92:	460b      	mov	r3, r1
 8008c94:	80fb      	strh	r3, [r7, #6]
 8008c96:	4613      	mov	r3, r2
 8008c98:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d001      	beq.n	8008ca8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008ca8:	7979      	ldrb	r1, [r7, #5]
 8008caa:	7e3b      	ldrb	r3, [r7, #24]
 8008cac:	9303      	str	r3, [sp, #12]
 8008cae:	88fb      	ldrh	r3, [r7, #6]
 8008cb0:	9302      	str	r3, [sp, #8]
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	9301      	str	r3, [sp, #4]
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	9300      	str	r3, [sp, #0]
 8008cba:	2300      	movs	r3, #0
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	68f8      	ldr	r0, [r7, #12]
 8008cc0:	f000 fb9d 	bl	80093fe <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008cc4:	2300      	movs	r3, #0
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	3710      	adds	r7, #16
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	bd80      	pop	{r7, pc}

08008cce <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008cce:	b580      	push	{r7, lr}
 8008cd0:	b088      	sub	sp, #32
 8008cd2:	af04      	add	r7, sp, #16
 8008cd4:	60f8      	str	r0, [r7, #12]
 8008cd6:	60b9      	str	r1, [r7, #8]
 8008cd8:	4611      	mov	r1, r2
 8008cda:	461a      	mov	r2, r3
 8008cdc:	460b      	mov	r3, r1
 8008cde:	80fb      	strh	r3, [r7, #6]
 8008ce0:	4613      	mov	r3, r2
 8008ce2:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008ce4:	7979      	ldrb	r1, [r7, #5]
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	9303      	str	r3, [sp, #12]
 8008cea:	88fb      	ldrh	r3, [r7, #6]
 8008cec:	9302      	str	r3, [sp, #8]
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	9301      	str	r3, [sp, #4]
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	9300      	str	r3, [sp, #0]
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	68f8      	ldr	r0, [r7, #12]
 8008cfc:	f000 fb7f 	bl	80093fe <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8008d00:	2300      	movs	r3, #0

}
 8008d02:	4618      	mov	r0, r3
 8008d04:	3710      	adds	r7, #16
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}

08008d0a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8008d0a:	b580      	push	{r7, lr}
 8008d0c:	b088      	sub	sp, #32
 8008d0e:	af04      	add	r7, sp, #16
 8008d10:	60f8      	str	r0, [r7, #12]
 8008d12:	60b9      	str	r1, [r7, #8]
 8008d14:	4611      	mov	r1, r2
 8008d16:	461a      	mov	r2, r3
 8008d18:	460b      	mov	r3, r1
 8008d1a:	80fb      	strh	r3, [r7, #6]
 8008d1c:	4613      	mov	r3, r2
 8008d1e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d001      	beq.n	8008d2e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008d2e:	7979      	ldrb	r1, [r7, #5]
 8008d30:	7e3b      	ldrb	r3, [r7, #24]
 8008d32:	9303      	str	r3, [sp, #12]
 8008d34:	88fb      	ldrh	r3, [r7, #6]
 8008d36:	9302      	str	r3, [sp, #8]
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	9301      	str	r3, [sp, #4]
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	9300      	str	r3, [sp, #0]
 8008d40:	2302      	movs	r3, #2
 8008d42:	2200      	movs	r2, #0
 8008d44:	68f8      	ldr	r0, [r7, #12]
 8008d46:	f000 fb5a 	bl	80093fe <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8008d4a:	2300      	movs	r3, #0
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3710      	adds	r7, #16
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b088      	sub	sp, #32
 8008d58:	af04      	add	r7, sp, #16
 8008d5a:	60f8      	str	r0, [r7, #12]
 8008d5c:	60b9      	str	r1, [r7, #8]
 8008d5e:	4611      	mov	r1, r2
 8008d60:	461a      	mov	r2, r3
 8008d62:	460b      	mov	r3, r1
 8008d64:	80fb      	strh	r3, [r7, #6]
 8008d66:	4613      	mov	r3, r2
 8008d68:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008d6a:	7979      	ldrb	r1, [r7, #5]
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	9303      	str	r3, [sp, #12]
 8008d70:	88fb      	ldrh	r3, [r7, #6]
 8008d72:	9302      	str	r3, [sp, #8]
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	9301      	str	r3, [sp, #4]
 8008d78:	2301      	movs	r3, #1
 8008d7a:	9300      	str	r3, [sp, #0]
 8008d7c:	2302      	movs	r3, #2
 8008d7e:	2201      	movs	r2, #1
 8008d80:	68f8      	ldr	r0, [r7, #12]
 8008d82:	f000 fb3c 	bl	80093fe <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8008d86:	2300      	movs	r3, #0
}
 8008d88:	4618      	mov	r0, r3
 8008d8a:	3710      	adds	r7, #16
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	bd80      	pop	{r7, pc}

08008d90 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b086      	sub	sp, #24
 8008d94:	af04      	add	r7, sp, #16
 8008d96:	6078      	str	r0, [r7, #4]
 8008d98:	4608      	mov	r0, r1
 8008d9a:	4611      	mov	r1, r2
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	4603      	mov	r3, r0
 8008da0:	70fb      	strb	r3, [r7, #3]
 8008da2:	460b      	mov	r3, r1
 8008da4:	70bb      	strb	r3, [r7, #2]
 8008da6:	4613      	mov	r3, r2
 8008da8:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8008daa:	7878      	ldrb	r0, [r7, #1]
 8008dac:	78ba      	ldrb	r2, [r7, #2]
 8008dae:	78f9      	ldrb	r1, [r7, #3]
 8008db0:	8b3b      	ldrh	r3, [r7, #24]
 8008db2:	9302      	str	r3, [sp, #8]
 8008db4:	7d3b      	ldrb	r3, [r7, #20]
 8008db6:	9301      	str	r3, [sp, #4]
 8008db8:	7c3b      	ldrb	r3, [r7, #16]
 8008dba:	9300      	str	r3, [sp, #0]
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f000 facf 	bl	8009362 <USBH_LL_OpenPipe>

  return USBH_OK;
 8008dc4:	2300      	movs	r3, #0
}
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	3708      	adds	r7, #8
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}

08008dce <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008dce:	b580      	push	{r7, lr}
 8008dd0:	b082      	sub	sp, #8
 8008dd2:	af00      	add	r7, sp, #0
 8008dd4:	6078      	str	r0, [r7, #4]
 8008dd6:	460b      	mov	r3, r1
 8008dd8:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8008dda:	78fb      	ldrb	r3, [r7, #3]
 8008ddc:	4619      	mov	r1, r3
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	f000 faee 	bl	80093c0 <USBH_LL_ClosePipe>

  return USBH_OK;
 8008de4:	2300      	movs	r3, #0
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	3708      	adds	r7, #8
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}

08008dee <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008dee:	b580      	push	{r7, lr}
 8008df0:	b084      	sub	sp, #16
 8008df2:	af00      	add	r7, sp, #0
 8008df4:	6078      	str	r0, [r7, #4]
 8008df6:	460b      	mov	r3, r1
 8008df8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f000 f836 	bl	8008e6c <USBH_GetFreePipe>
 8008e00:	4603      	mov	r3, r0
 8008e02:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008e04:	89fb      	ldrh	r3, [r7, #14]
 8008e06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d00a      	beq.n	8008e24 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 8008e0e:	78fa      	ldrb	r2, [r7, #3]
 8008e10:	89fb      	ldrh	r3, [r7, #14]
 8008e12:	f003 030f 	and.w	r3, r3, #15
 8008e16:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008e1a:	6879      	ldr	r1, [r7, #4]
 8008e1c:	33e0      	adds	r3, #224	; 0xe0
 8008e1e:	009b      	lsls	r3, r3, #2
 8008e20:	440b      	add	r3, r1
 8008e22:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008e24:	89fb      	ldrh	r3, [r7, #14]
 8008e26:	b2db      	uxtb	r3, r3
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3710      	adds	r7, #16
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}

08008e30 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b083      	sub	sp, #12
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
 8008e38:	460b      	mov	r3, r1
 8008e3a:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 8008e3c:	78fb      	ldrb	r3, [r7, #3]
 8008e3e:	2b0a      	cmp	r3, #10
 8008e40:	d80d      	bhi.n	8008e5e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8008e42:	78fb      	ldrb	r3, [r7, #3]
 8008e44:	687a      	ldr	r2, [r7, #4]
 8008e46:	33e0      	adds	r3, #224	; 0xe0
 8008e48:	009b      	lsls	r3, r3, #2
 8008e4a:	4413      	add	r3, r2
 8008e4c:	685a      	ldr	r2, [r3, #4]
 8008e4e:	78fb      	ldrb	r3, [r7, #3]
 8008e50:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008e54:	6879      	ldr	r1, [r7, #4]
 8008e56:	33e0      	adds	r3, #224	; 0xe0
 8008e58:	009b      	lsls	r3, r3, #2
 8008e5a:	440b      	add	r3, r1
 8008e5c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8008e5e:	2300      	movs	r3, #0
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	370c      	adds	r7, #12
 8008e64:	46bd      	mov	sp, r7
 8008e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6a:	4770      	bx	lr

08008e6c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b085      	sub	sp, #20
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8008e74:	2300      	movs	r3, #0
 8008e76:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8008e78:	2300      	movs	r3, #0
 8008e7a:	73fb      	strb	r3, [r7, #15]
 8008e7c:	e00f      	b.n	8008e9e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8008e7e:	7bfb      	ldrb	r3, [r7, #15]
 8008e80:	687a      	ldr	r2, [r7, #4]
 8008e82:	33e0      	adds	r3, #224	; 0xe0
 8008e84:	009b      	lsls	r3, r3, #2
 8008e86:	4413      	add	r3, r2
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d102      	bne.n	8008e98 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8008e92:	7bfb      	ldrb	r3, [r7, #15]
 8008e94:	b29b      	uxth	r3, r3
 8008e96:	e007      	b.n	8008ea8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 8008e98:	7bfb      	ldrb	r3, [r7, #15]
 8008e9a:	3301      	adds	r3, #1
 8008e9c:	73fb      	strb	r3, [r7, #15]
 8008e9e:	7bfb      	ldrb	r3, [r7, #15]
 8008ea0:	2b0a      	cmp	r3, #10
 8008ea2:	d9ec      	bls.n	8008e7e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008ea4:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	3714      	adds	r7, #20
 8008eac:	46bd      	mov	sp, r7
 8008eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb2:	4770      	bx	lr

08008eb4 <UART2_DMA_IDLE_Start>:
	HAL_UART_Receive_DMA(&huart1, RxDMABuff1, UART_RX_BUF_SIZE);
}
#endif

#if UART2_BUFF_EN == 1
void UART2_DMA_IDLE_Start(void){
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	af00      	add	r7, sp, #0
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 8008eb8:	4b07      	ldr	r3, [pc, #28]	; (8008ed8 <UART2_DMA_IDLE_Start+0x24>)
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	68da      	ldr	r2, [r3, #12]
 8008ebe:	4b06      	ldr	r3, [pc, #24]	; (8008ed8 <UART2_DMA_IDLE_Start+0x24>)
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f042 0210 	orr.w	r2, r2, #16
 8008ec6:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_DMA(&huart2, RxDMABuff2, UART_RX_BUF_SIZE);
 8008ec8:	22ff      	movs	r2, #255	; 0xff
 8008eca:	4904      	ldr	r1, [pc, #16]	; (8008edc <UART2_DMA_IDLE_Start+0x28>)
 8008ecc:	4802      	ldr	r0, [pc, #8]	; (8008ed8 <UART2_DMA_IDLE_Start+0x24>)
 8008ece:	f7fc fa1d 	bl	800530c <HAL_UART_Receive_DMA>
}
 8008ed2:	bf00      	nop
 8008ed4:	bd80      	pop	{r7, pc}
 8008ed6:	bf00      	nop
 8008ed8:	20000378 	.word	0x20000378
 8008edc:	200000b4 	.word	0x200000b4

08008ee0 <UART2_rxFunction>:
	HAL_UART_Receive_DMA(&huart1, RxDMABuff1, UART_RX_BUF_SIZE);	//DMA
}
#endif

#if UART2_BUFF_EN == 1
static void UART2_rxFunction(void){
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 2 */
	HAL_UART_Transmit(&huart2, RxDMABuff2, rxLenth, 1000);
 8008ee4:	4b07      	ldr	r3, [pc, #28]	; (8008f04 <UART2_rxFunction+0x24>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	b29a      	uxth	r2, r3
 8008eea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008eee:	4906      	ldr	r1, [pc, #24]	; (8008f08 <UART2_rxFunction+0x28>)
 8008ef0:	4806      	ldr	r0, [pc, #24]	; (8008f0c <UART2_rxFunction+0x2c>)
 8008ef2:	f7fc f972 	bl	80051da <HAL_UART_Transmit>
	/* USER CODE END 2 */
	HAL_UART_Receive_DMA(&huart2, RxDMABuff2, UART_RX_BUF_SIZE);	//DMA
 8008ef6:	22ff      	movs	r2, #255	; 0xff
 8008ef8:	4903      	ldr	r1, [pc, #12]	; (8008f08 <UART2_rxFunction+0x28>)
 8008efa:	4804      	ldr	r0, [pc, #16]	; (8008f0c <UART2_rxFunction+0x2c>)
 8008efc:	f7fc fa06 	bl	800530c <HAL_UART_Receive_DMA>
}
 8008f00:	bf00      	nop
 8008f02:	bd80      	pop	{r7, pc}
 8008f04:	200001b4 	.word	0x200001b4
 8008f08:	200000b4 	.word	0x200000b4
 8008f0c:	20000378 	.word	0x20000378

08008f10 <UART_UserFunction>:

/*
 * Function		:	UART_UserFunction
 * Description	:	IDLE
 */
static void UART_UserFunction(UART_HandleTypeDef *uart){
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b082      	sub	sp, #8
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
		UART1_rxFunction();
	}
#endif

#if UART2_BUFF_EN == 1
	if(uart == (&huart2)){
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	4a04      	ldr	r2, [pc, #16]	; (8008f2c <UART_UserFunction+0x1c>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d101      	bne.n	8008f24 <UART_UserFunction+0x14>
		UART2_rxFunction();
 8008f20:	f7ff ffde 	bl	8008ee0 <UART2_rxFunction>
#if UART7_BUFF_EN == 1
	if(uart == (&huart7)){
		UART7_rxFunction();
	}
#endif
}
 8008f24:	bf00      	nop
 8008f26:	3708      	adds	r7, #8
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}
 8008f2c:	20000378 	.word	0x20000378

08008f30 <UART_IDLE_Callback>:

	/*
	 * Function		: UART_IDLE_Callback
	 * Description	: UARTstm32f1xx_it.cUSARTx_IRQHandler
	 */
void UART_IDLE_Callback(UART_HandleTypeDef *uart){
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b086      	sub	sp, #24
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
	uint32_t tmp_flag = 0;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	617b      	str	r3, [r7, #20]
	uint32_t temp;
	tmp_flag = __HAL_UART_GET_FLAG(uart, UART_FLAG_IDLE);	//IDLE
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f003 0310 	and.w	r3, r3, #16
 8008f46:	2b10      	cmp	r3, #16
 8008f48:	bf0c      	ite	eq
 8008f4a:	2301      	moveq	r3, #1
 8008f4c:	2300      	movne	r3, #0
 8008f4e:	b2db      	uxtb	r3, r3
 8008f50:	617b      	str	r3, [r7, #20]
	if(tmp_flag != RESET){
 8008f52:	697b      	ldr	r3, [r7, #20]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d025      	beq.n	8008fa4 <UART_IDLE_Callback+0x74>
		__HAL_UART_CLEAR_IDLEFLAG(uart);			//IDLE
 8008f58:	2300      	movs	r3, #0
 8008f5a:	60fb      	str	r3, [r7, #12]
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	60fb      	str	r3, [r7, #12]
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	685b      	ldr	r3, [r3, #4]
 8008f6a:	60fb      	str	r3, [r7, #12]
 8008f6c:	68fb      	ldr	r3, [r7, #12]
		temp = uart->Instance->SR;					//SRSR
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	613b      	str	r3, [r7, #16]
		temp = uart->Instance->DR;					//DR
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	613b      	str	r3, [r7, #16]
		HAL_UART_DMAStop(uart);						//DMA
 8008f7e:	6878      	ldr	r0, [r7, #4]
 8008f80:	f7fc fa44 	bl	800540c <HAL_UART_DMAStop>
		/*  F4NDTR   CNDTR */
		temp = uart->hdmarx->Instance->NDTR;		//DMA
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	613b      	str	r3, [r7, #16]
		rxLenth = UART_RX_BUF_SIZE - temp;			//
 8008f8e:	693b      	ldr	r3, [r7, #16]
 8008f90:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8008f94:	4a05      	ldr	r2, [pc, #20]	; (8008fac <UART_IDLE_Callback+0x7c>)
 8008f96:	6013      	str	r3, [r2, #0]
		UART_UserFunction(uart);					//
 8008f98:	6878      	ldr	r0, [r7, #4]
 8008f9a:	f7ff ffb9 	bl	8008f10 <UART_UserFunction>
		rxLenth = 0;
 8008f9e:	4b03      	ldr	r3, [pc, #12]	; (8008fac <UART_IDLE_Callback+0x7c>)
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	601a      	str	r2, [r3, #0]
	}
}
 8008fa4:	bf00      	nop
 8008fa6:	3718      	adds	r7, #24
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}
 8008fac:	200001b4 	.word	0x200001b4

08008fb0 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8008fb4:	2201      	movs	r2, #1
 8008fb6:	490e      	ldr	r1, [pc, #56]	; (8008ff0 <MX_USB_HOST_Init+0x40>)
 8008fb8:	480e      	ldr	r0, [pc, #56]	; (8008ff4 <MX_USB_HOST_Init+0x44>)
 8008fba:	f7fe fc21 	bl	8007800 <USBH_Init>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d001      	beq.n	8008fc8 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8008fc4:	f7f7 fd9c 	bl	8000b00 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8008fc8:	490b      	ldr	r1, [pc, #44]	; (8008ff8 <MX_USB_HOST_Init+0x48>)
 8008fca:	480a      	ldr	r0, [pc, #40]	; (8008ff4 <MX_USB_HOST_Init+0x44>)
 8008fcc:	f7fe fca6 	bl	800791c <USBH_RegisterClass>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d001      	beq.n	8008fda <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8008fd6:	f7f7 fd93 	bl	8000b00 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8008fda:	4806      	ldr	r0, [pc, #24]	; (8008ff4 <MX_USB_HOST_Init+0x44>)
 8008fdc:	f7fe fd2a 	bl	8007a34 <USBH_Start>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d001      	beq.n	8008fea <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8008fe6:	f7f7 fd8b 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8008fea:	bf00      	nop
 8008fec:	bd80      	pop	{r7, pc}
 8008fee:	bf00      	nop
 8008ff0:	08009011 	.word	0x08009011
 8008ff4:	200003bc 	.word	0x200003bc
 8008ff8:	2000000c 	.word	0x2000000c

08008ffc <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009000:	4802      	ldr	r0, [pc, #8]	; (800900c <MX_USB_HOST_Process+0x10>)
 8009002:	f7fe fd27 	bl	8007a54 <USBH_Process>
}
 8009006:	bf00      	nop
 8009008:	bd80      	pop	{r7, pc}
 800900a:	bf00      	nop
 800900c:	200003bc 	.word	0x200003bc

08009010 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009010:	b480      	push	{r7}
 8009012:	b083      	sub	sp, #12
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
 8009018:	460b      	mov	r3, r1
 800901a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800901c:	78fb      	ldrb	r3, [r7, #3]
 800901e:	3b01      	subs	r3, #1
 8009020:	2b04      	cmp	r3, #4
 8009022:	d819      	bhi.n	8009058 <USBH_UserProcess+0x48>
 8009024:	a201      	add	r2, pc, #4	; (adr r2, 800902c <USBH_UserProcess+0x1c>)
 8009026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800902a:	bf00      	nop
 800902c:	08009059 	.word	0x08009059
 8009030:	08009049 	.word	0x08009049
 8009034:	08009059 	.word	0x08009059
 8009038:	08009051 	.word	0x08009051
 800903c:	08009041 	.word	0x08009041
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009040:	4b09      	ldr	r3, [pc, #36]	; (8009068 <USBH_UserProcess+0x58>)
 8009042:	2203      	movs	r2, #3
 8009044:	701a      	strb	r2, [r3, #0]
  break;
 8009046:	e008      	b.n	800905a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009048:	4b07      	ldr	r3, [pc, #28]	; (8009068 <USBH_UserProcess+0x58>)
 800904a:	2202      	movs	r2, #2
 800904c:	701a      	strb	r2, [r3, #0]
  break;
 800904e:	e004      	b.n	800905a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009050:	4b05      	ldr	r3, [pc, #20]	; (8009068 <USBH_UserProcess+0x58>)
 8009052:	2201      	movs	r2, #1
 8009054:	701a      	strb	r2, [r3, #0]
  break;
 8009056:	e000      	b.n	800905a <USBH_UserProcess+0x4a>

  default:
  break;
 8009058:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800905a:	bf00      	nop
 800905c:	370c      	adds	r7, #12
 800905e:	46bd      	mov	sp, r7
 8009060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009064:	4770      	bx	lr
 8009066:	bf00      	nop
 8009068:	200001b8 	.word	0x200001b8

0800906c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b08a      	sub	sp, #40	; 0x28
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009074:	f107 0314 	add.w	r3, r7, #20
 8009078:	2200      	movs	r2, #0
 800907a:	601a      	str	r2, [r3, #0]
 800907c:	605a      	str	r2, [r3, #4]
 800907e:	609a      	str	r2, [r3, #8]
 8009080:	60da      	str	r2, [r3, #12]
 8009082:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800908c:	d147      	bne.n	800911e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800908e:	2300      	movs	r3, #0
 8009090:	613b      	str	r3, [r7, #16]
 8009092:	4b25      	ldr	r3, [pc, #148]	; (8009128 <HAL_HCD_MspInit+0xbc>)
 8009094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009096:	4a24      	ldr	r2, [pc, #144]	; (8009128 <HAL_HCD_MspInit+0xbc>)
 8009098:	f043 0301 	orr.w	r3, r3, #1
 800909c:	6313      	str	r3, [r2, #48]	; 0x30
 800909e:	4b22      	ldr	r3, [pc, #136]	; (8009128 <HAL_HCD_MspInit+0xbc>)
 80090a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090a2:	f003 0301 	and.w	r3, r3, #1
 80090a6:	613b      	str	r3, [r7, #16]
 80090a8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80090aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80090ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80090b0:	2300      	movs	r3, #0
 80090b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80090b4:	2300      	movs	r3, #0
 80090b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80090b8:	f107 0314 	add.w	r3, r7, #20
 80090bc:	4619      	mov	r1, r3
 80090be:	481b      	ldr	r0, [pc, #108]	; (800912c <HAL_HCD_MspInit+0xc0>)
 80090c0:	f7f8 fd8c 	bl	8001bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80090c4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80090c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80090ca:	2302      	movs	r3, #2
 80090cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80090ce:	2300      	movs	r3, #0
 80090d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80090d2:	2300      	movs	r3, #0
 80090d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80090d6:	230a      	movs	r3, #10
 80090d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80090da:	f107 0314 	add.w	r3, r7, #20
 80090de:	4619      	mov	r1, r3
 80090e0:	4812      	ldr	r0, [pc, #72]	; (800912c <HAL_HCD_MspInit+0xc0>)
 80090e2:	f7f8 fd7b 	bl	8001bdc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80090e6:	4b10      	ldr	r3, [pc, #64]	; (8009128 <HAL_HCD_MspInit+0xbc>)
 80090e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090ea:	4a0f      	ldr	r2, [pc, #60]	; (8009128 <HAL_HCD_MspInit+0xbc>)
 80090ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090f0:	6353      	str	r3, [r2, #52]	; 0x34
 80090f2:	2300      	movs	r3, #0
 80090f4:	60fb      	str	r3, [r7, #12]
 80090f6:	4b0c      	ldr	r3, [pc, #48]	; (8009128 <HAL_HCD_MspInit+0xbc>)
 80090f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090fa:	4a0b      	ldr	r2, [pc, #44]	; (8009128 <HAL_HCD_MspInit+0xbc>)
 80090fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009100:	6453      	str	r3, [r2, #68]	; 0x44
 8009102:	4b09      	ldr	r3, [pc, #36]	; (8009128 <HAL_HCD_MspInit+0xbc>)
 8009104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009106:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800910a:	60fb      	str	r3, [r7, #12]
 800910c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800910e:	2200      	movs	r2, #0
 8009110:	2100      	movs	r1, #0
 8009112:	2043      	movs	r0, #67	; 0x43
 8009114:	f7f8 f92b 	bl	800136e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009118:	2043      	movs	r0, #67	; 0x43
 800911a:	f7f8 f944 	bl	80013a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800911e:	bf00      	nop
 8009120:	3728      	adds	r7, #40	; 0x28
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}
 8009126:	bf00      	nop
 8009128:	40023800 	.word	0x40023800
 800912c:	40020000 	.word	0x40020000

08009130 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b082      	sub	sp, #8
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800913e:	4618      	mov	r0, r3
 8009140:	f7ff f85b 	bl	80081fa <USBH_LL_IncTimer>
}
 8009144:	bf00      	nop
 8009146:	3708      	adds	r7, #8
 8009148:	46bd      	mov	sp, r7
 800914a:	bd80      	pop	{r7, pc}

0800914c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b082      	sub	sp, #8
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800915a:	4618      	mov	r0, r3
 800915c:	f7ff f893 	bl	8008286 <USBH_LL_Connect>
}
 8009160:	bf00      	nop
 8009162:	3708      	adds	r7, #8
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}

08009168 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b082      	sub	sp, #8
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009176:	4618      	mov	r0, r3
 8009178:	f7ff f89c 	bl	80082b4 <USBH_LL_Disconnect>
}
 800917c:	bf00      	nop
 800917e:	3708      	adds	r7, #8
 8009180:	46bd      	mov	sp, r7
 8009182:	bd80      	pop	{r7, pc}

08009184 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009184:	b480      	push	{r7}
 8009186:	b083      	sub	sp, #12
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
 800918c:	460b      	mov	r3, r1
 800918e:	70fb      	strb	r3, [r7, #3]
 8009190:	4613      	mov	r3, r2
 8009192:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009194:	bf00      	nop
 8009196:	370c      	adds	r7, #12
 8009198:	46bd      	mov	sp, r7
 800919a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919e:	4770      	bx	lr

080091a0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b082      	sub	sp, #8
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80091ae:	4618      	mov	r0, r3
 80091b0:	f7ff f84d 	bl	800824e <USBH_LL_PortEnabled>
}
 80091b4:	bf00      	nop
 80091b6:	3708      	adds	r7, #8
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}

080091bc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b082      	sub	sp, #8
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80091ca:	4618      	mov	r0, r3
 80091cc:	f7ff f84d 	bl	800826a <USBH_LL_PortDisabled>
}
 80091d0:	bf00      	nop
 80091d2:	3708      	adds	r7, #8
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b082      	sub	sp, #8
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80091e6:	2b01      	cmp	r3, #1
 80091e8:	d12a      	bne.n	8009240 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80091ea:	4a18      	ldr	r2, [pc, #96]	; (800924c <USBH_LL_Init+0x74>)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	4a15      	ldr	r2, [pc, #84]	; (800924c <USBH_LL_Init+0x74>)
 80091f6:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80091fa:	4b14      	ldr	r3, [pc, #80]	; (800924c <USBH_LL_Init+0x74>)
 80091fc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009200:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8009202:	4b12      	ldr	r3, [pc, #72]	; (800924c <USBH_LL_Init+0x74>)
 8009204:	2208      	movs	r2, #8
 8009206:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8009208:	4b10      	ldr	r3, [pc, #64]	; (800924c <USBH_LL_Init+0x74>)
 800920a:	2201      	movs	r2, #1
 800920c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800920e:	4b0f      	ldr	r3, [pc, #60]	; (800924c <USBH_LL_Init+0x74>)
 8009210:	2200      	movs	r2, #0
 8009212:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8009214:	4b0d      	ldr	r3, [pc, #52]	; (800924c <USBH_LL_Init+0x74>)
 8009216:	2202      	movs	r2, #2
 8009218:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800921a:	4b0c      	ldr	r3, [pc, #48]	; (800924c <USBH_LL_Init+0x74>)
 800921c:	2200      	movs	r2, #0
 800921e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8009220:	480a      	ldr	r0, [pc, #40]	; (800924c <USBH_LL_Init+0x74>)
 8009222:	f7f8 febf 	bl	8001fa4 <HAL_HCD_Init>
 8009226:	4603      	mov	r3, r0
 8009228:	2b00      	cmp	r3, #0
 800922a:	d001      	beq.n	8009230 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800922c:	f7f7 fc68 	bl	8000b00 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8009230:	4806      	ldr	r0, [pc, #24]	; (800924c <USBH_LL_Init+0x74>)
 8009232:	f7f9 fac3 	bl	80027bc <HAL_HCD_GetCurrentFrame>
 8009236:	4603      	mov	r3, r0
 8009238:	4619      	mov	r1, r3
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f7fe ffce 	bl	80081dc <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8009240:	2300      	movs	r3, #0
}
 8009242:	4618      	mov	r0, r3
 8009244:	3708      	adds	r7, #8
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}
 800924a:	bf00      	nop
 800924c:	20000794 	.word	0x20000794

08009250 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b084      	sub	sp, #16
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009258:	2300      	movs	r3, #0
 800925a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800925c:	2300      	movs	r3, #0
 800925e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009266:	4618      	mov	r0, r3
 8009268:	f7f9 fa30 	bl	80026cc <HAL_HCD_Start>
 800926c:	4603      	mov	r3, r0
 800926e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009270:	7bfb      	ldrb	r3, [r7, #15]
 8009272:	4618      	mov	r0, r3
 8009274:	f000 f95c 	bl	8009530 <USBH_Get_USB_Status>
 8009278:	4603      	mov	r3, r0
 800927a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800927c:	7bbb      	ldrb	r3, [r7, #14]
}
 800927e:	4618      	mov	r0, r3
 8009280:	3710      	adds	r7, #16
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}

08009286 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009286:	b580      	push	{r7, lr}
 8009288:	b084      	sub	sp, #16
 800928a:	af00      	add	r7, sp, #0
 800928c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800928e:	2300      	movs	r3, #0
 8009290:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009292:	2300      	movs	r3, #0
 8009294:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800929c:	4618      	mov	r0, r3
 800929e:	f7f9 fa38 	bl	8002712 <HAL_HCD_Stop>
 80092a2:	4603      	mov	r3, r0
 80092a4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80092a6:	7bfb      	ldrb	r3, [r7, #15]
 80092a8:	4618      	mov	r0, r3
 80092aa:	f000 f941 	bl	8009530 <USBH_Get_USB_Status>
 80092ae:	4603      	mov	r3, r0
 80092b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80092b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80092b4:	4618      	mov	r0, r3
 80092b6:	3710      	adds	r7, #16
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bd80      	pop	{r7, pc}

080092bc <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b084      	sub	sp, #16
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80092c4:	2301      	movs	r3, #1
 80092c6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80092ce:	4618      	mov	r0, r3
 80092d0:	f7f9 fa82 	bl	80027d8 <HAL_HCD_GetCurrentSpeed>
 80092d4:	4603      	mov	r3, r0
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d007      	beq.n	80092ea <USBH_LL_GetSpeed+0x2e>
 80092da:	2b01      	cmp	r3, #1
 80092dc:	d302      	bcc.n	80092e4 <USBH_LL_GetSpeed+0x28>
 80092de:	2b02      	cmp	r3, #2
 80092e0:	d006      	beq.n	80092f0 <USBH_LL_GetSpeed+0x34>
 80092e2:	e008      	b.n	80092f6 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80092e4:	2300      	movs	r3, #0
 80092e6:	73fb      	strb	r3, [r7, #15]
    break;
 80092e8:	e008      	b.n	80092fc <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 80092ea:	2301      	movs	r3, #1
 80092ec:	73fb      	strb	r3, [r7, #15]
    break;
 80092ee:	e005      	b.n	80092fc <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 80092f0:	2302      	movs	r3, #2
 80092f2:	73fb      	strb	r3, [r7, #15]
    break;
 80092f4:	e002      	b.n	80092fc <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 80092f6:	2301      	movs	r3, #1
 80092f8:	73fb      	strb	r3, [r7, #15]
    break;
 80092fa:	bf00      	nop
  }
  return  speed;
 80092fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3710      	adds	r7, #16
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}

08009306 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8009306:	b580      	push	{r7, lr}
 8009308:	b084      	sub	sp, #16
 800930a:	af00      	add	r7, sp, #0
 800930c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800930e:	2300      	movs	r3, #0
 8009310:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009312:	2300      	movs	r3, #0
 8009314:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800931c:	4618      	mov	r0, r3
 800931e:	f7f9 fa15 	bl	800274c <HAL_HCD_ResetPort>
 8009322:	4603      	mov	r3, r0
 8009324:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009326:	7bfb      	ldrb	r3, [r7, #15]
 8009328:	4618      	mov	r0, r3
 800932a:	f000 f901 	bl	8009530 <USBH_Get_USB_Status>
 800932e:	4603      	mov	r3, r0
 8009330:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009332:	7bbb      	ldrb	r3, [r7, #14]
}
 8009334:	4618      	mov	r0, r3
 8009336:	3710      	adds	r7, #16
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}

0800933c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b082      	sub	sp, #8
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
 8009344:	460b      	mov	r3, r1
 8009346:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800934e:	78fa      	ldrb	r2, [r7, #3]
 8009350:	4611      	mov	r1, r2
 8009352:	4618      	mov	r0, r3
 8009354:	f7f9 fa1d 	bl	8002792 <HAL_HCD_HC_GetXferCount>
 8009358:	4603      	mov	r3, r0
}
 800935a:	4618      	mov	r0, r3
 800935c:	3708      	adds	r7, #8
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}

08009362 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009362:	b590      	push	{r4, r7, lr}
 8009364:	b089      	sub	sp, #36	; 0x24
 8009366:	af04      	add	r7, sp, #16
 8009368:	6078      	str	r0, [r7, #4]
 800936a:	4608      	mov	r0, r1
 800936c:	4611      	mov	r1, r2
 800936e:	461a      	mov	r2, r3
 8009370:	4603      	mov	r3, r0
 8009372:	70fb      	strb	r3, [r7, #3]
 8009374:	460b      	mov	r3, r1
 8009376:	70bb      	strb	r3, [r7, #2]
 8009378:	4613      	mov	r3, r2
 800937a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800937c:	2300      	movs	r3, #0
 800937e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009380:	2300      	movs	r3, #0
 8009382:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800938a:	787c      	ldrb	r4, [r7, #1]
 800938c:	78ba      	ldrb	r2, [r7, #2]
 800938e:	78f9      	ldrb	r1, [r7, #3]
 8009390:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009392:	9302      	str	r3, [sp, #8]
 8009394:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009398:	9301      	str	r3, [sp, #4]
 800939a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800939e:	9300      	str	r3, [sp, #0]
 80093a0:	4623      	mov	r3, r4
 80093a2:	f7f8 fe61 	bl	8002068 <HAL_HCD_HC_Init>
 80093a6:	4603      	mov	r3, r0
 80093a8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80093aa:	7bfb      	ldrb	r3, [r7, #15]
 80093ac:	4618      	mov	r0, r3
 80093ae:	f000 f8bf 	bl	8009530 <USBH_Get_USB_Status>
 80093b2:	4603      	mov	r3, r0
 80093b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80093b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	3714      	adds	r7, #20
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd90      	pop	{r4, r7, pc}

080093c0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b084      	sub	sp, #16
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
 80093c8:	460b      	mov	r3, r1
 80093ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80093cc:	2300      	movs	r3, #0
 80093ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80093d0:	2300      	movs	r3, #0
 80093d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80093da:	78fa      	ldrb	r2, [r7, #3]
 80093dc:	4611      	mov	r1, r2
 80093de:	4618      	mov	r0, r3
 80093e0:	f7f8 feda 	bl	8002198 <HAL_HCD_HC_Halt>
 80093e4:	4603      	mov	r3, r0
 80093e6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80093e8:	7bfb      	ldrb	r3, [r7, #15]
 80093ea:	4618      	mov	r0, r3
 80093ec:	f000 f8a0 	bl	8009530 <USBH_Get_USB_Status>
 80093f0:	4603      	mov	r3, r0
 80093f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80093f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80093f6:	4618      	mov	r0, r3
 80093f8:	3710      	adds	r7, #16
 80093fa:	46bd      	mov	sp, r7
 80093fc:	bd80      	pop	{r7, pc}

080093fe <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80093fe:	b590      	push	{r4, r7, lr}
 8009400:	b089      	sub	sp, #36	; 0x24
 8009402:	af04      	add	r7, sp, #16
 8009404:	6078      	str	r0, [r7, #4]
 8009406:	4608      	mov	r0, r1
 8009408:	4611      	mov	r1, r2
 800940a:	461a      	mov	r2, r3
 800940c:	4603      	mov	r3, r0
 800940e:	70fb      	strb	r3, [r7, #3]
 8009410:	460b      	mov	r3, r1
 8009412:	70bb      	strb	r3, [r7, #2]
 8009414:	4613      	mov	r3, r2
 8009416:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009418:	2300      	movs	r3, #0
 800941a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800941c:	2300      	movs	r3, #0
 800941e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8009426:	787c      	ldrb	r4, [r7, #1]
 8009428:	78ba      	ldrb	r2, [r7, #2]
 800942a:	78f9      	ldrb	r1, [r7, #3]
 800942c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009430:	9303      	str	r3, [sp, #12]
 8009432:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009434:	9302      	str	r3, [sp, #8]
 8009436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009438:	9301      	str	r3, [sp, #4]
 800943a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800943e:	9300      	str	r3, [sp, #0]
 8009440:	4623      	mov	r3, r4
 8009442:	f7f8 fecd 	bl	80021e0 <HAL_HCD_HC_SubmitRequest>
 8009446:	4603      	mov	r3, r0
 8009448:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800944a:	7bfb      	ldrb	r3, [r7, #15]
 800944c:	4618      	mov	r0, r3
 800944e:	f000 f86f 	bl	8009530 <USBH_Get_USB_Status>
 8009452:	4603      	mov	r3, r0
 8009454:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009456:	7bbb      	ldrb	r3, [r7, #14]
}
 8009458:	4618      	mov	r0, r3
 800945a:	3714      	adds	r7, #20
 800945c:	46bd      	mov	sp, r7
 800945e:	bd90      	pop	{r4, r7, pc}

08009460 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b082      	sub	sp, #8
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	460b      	mov	r3, r1
 800946a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009472:	78fa      	ldrb	r2, [r7, #3]
 8009474:	4611      	mov	r1, r2
 8009476:	4618      	mov	r0, r3
 8009478:	f7f9 f976 	bl	8002768 <HAL_HCD_HC_GetURBState>
 800947c:	4603      	mov	r3, r0
}
 800947e:	4618      	mov	r0, r3
 8009480:	3708      	adds	r7, #8
 8009482:	46bd      	mov	sp, r7
 8009484:	bd80      	pop	{r7, pc}

08009486 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8009486:	b580      	push	{r7, lr}
 8009488:	b082      	sub	sp, #8
 800948a:	af00      	add	r7, sp, #0
 800948c:	6078      	str	r0, [r7, #4]
 800948e:	460b      	mov	r3, r1
 8009490:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8009498:	2b01      	cmp	r3, #1
 800949a:	d103      	bne.n	80094a4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800949c:	78fb      	ldrb	r3, [r7, #3]
 800949e:	4618      	mov	r0, r3
 80094a0:	f000 f872 	bl	8009588 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80094a4:	20c8      	movs	r0, #200	; 0xc8
 80094a6:	f7f7 fe65 	bl	8001174 <HAL_Delay>
  return USBH_OK;
 80094aa:	2300      	movs	r3, #0
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3708      	adds	r7, #8
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80094b4:	b480      	push	{r7}
 80094b6:	b085      	sub	sp, #20
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
 80094bc:	460b      	mov	r3, r1
 80094be:	70fb      	strb	r3, [r7, #3]
 80094c0:	4613      	mov	r3, r2
 80094c2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80094ca:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80094cc:	78fa      	ldrb	r2, [r7, #3]
 80094ce:	68f9      	ldr	r1, [r7, #12]
 80094d0:	4613      	mov	r3, r2
 80094d2:	009b      	lsls	r3, r3, #2
 80094d4:	4413      	add	r3, r2
 80094d6:	00db      	lsls	r3, r3, #3
 80094d8:	440b      	add	r3, r1
 80094da:	333b      	adds	r3, #59	; 0x3b
 80094dc:	781b      	ldrb	r3, [r3, #0]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d00a      	beq.n	80094f8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80094e2:	78fa      	ldrb	r2, [r7, #3]
 80094e4:	68f9      	ldr	r1, [r7, #12]
 80094e6:	4613      	mov	r3, r2
 80094e8:	009b      	lsls	r3, r3, #2
 80094ea:	4413      	add	r3, r2
 80094ec:	00db      	lsls	r3, r3, #3
 80094ee:	440b      	add	r3, r1
 80094f0:	3350      	adds	r3, #80	; 0x50
 80094f2:	78ba      	ldrb	r2, [r7, #2]
 80094f4:	701a      	strb	r2, [r3, #0]
 80094f6:	e009      	b.n	800950c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80094f8:	78fa      	ldrb	r2, [r7, #3]
 80094fa:	68f9      	ldr	r1, [r7, #12]
 80094fc:	4613      	mov	r3, r2
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	4413      	add	r3, r2
 8009502:	00db      	lsls	r3, r3, #3
 8009504:	440b      	add	r3, r1
 8009506:	3351      	adds	r3, #81	; 0x51
 8009508:	78ba      	ldrb	r2, [r7, #2]
 800950a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800950c:	2300      	movs	r3, #0
}
 800950e:	4618      	mov	r0, r3
 8009510:	3714      	adds	r7, #20
 8009512:	46bd      	mov	sp, r7
 8009514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009518:	4770      	bx	lr

0800951a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800951a:	b580      	push	{r7, lr}
 800951c:	b082      	sub	sp, #8
 800951e:	af00      	add	r7, sp, #0
 8009520:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	f7f7 fe26 	bl	8001174 <HAL_Delay>
}
 8009528:	bf00      	nop
 800952a:	3708      	adds	r7, #8
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}

08009530 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009530:	b480      	push	{r7}
 8009532:	b085      	sub	sp, #20
 8009534:	af00      	add	r7, sp, #0
 8009536:	4603      	mov	r3, r0
 8009538:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800953a:	2300      	movs	r3, #0
 800953c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800953e:	79fb      	ldrb	r3, [r7, #7]
 8009540:	2b03      	cmp	r3, #3
 8009542:	d817      	bhi.n	8009574 <USBH_Get_USB_Status+0x44>
 8009544:	a201      	add	r2, pc, #4	; (adr r2, 800954c <USBH_Get_USB_Status+0x1c>)
 8009546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800954a:	bf00      	nop
 800954c:	0800955d 	.word	0x0800955d
 8009550:	08009563 	.word	0x08009563
 8009554:	08009569 	.word	0x08009569
 8009558:	0800956f 	.word	0x0800956f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800955c:	2300      	movs	r3, #0
 800955e:	73fb      	strb	r3, [r7, #15]
    break;
 8009560:	e00b      	b.n	800957a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8009562:	2302      	movs	r3, #2
 8009564:	73fb      	strb	r3, [r7, #15]
    break;
 8009566:	e008      	b.n	800957a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009568:	2301      	movs	r3, #1
 800956a:	73fb      	strb	r3, [r7, #15]
    break;
 800956c:	e005      	b.n	800957a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800956e:	2302      	movs	r3, #2
 8009570:	73fb      	strb	r3, [r7, #15]
    break;
 8009572:	e002      	b.n	800957a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8009574:	2302      	movs	r3, #2
 8009576:	73fb      	strb	r3, [r7, #15]
    break;
 8009578:	bf00      	nop
  }
  return usb_status;
 800957a:	7bfb      	ldrb	r3, [r7, #15]
}
 800957c:	4618      	mov	r0, r3
 800957e:	3714      	adds	r7, #20
 8009580:	46bd      	mov	sp, r7
 8009582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009586:	4770      	bx	lr

08009588 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b084      	sub	sp, #16
 800958c:	af00      	add	r7, sp, #0
 800958e:	4603      	mov	r3, r0
 8009590:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8009592:	79fb      	ldrb	r3, [r7, #7]
 8009594:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8009596:	79fb      	ldrb	r3, [r7, #7]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d102      	bne.n	80095a2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800959c:	2301      	movs	r3, #1
 800959e:	73fb      	strb	r3, [r7, #15]
 80095a0:	e001      	b.n	80095a6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 80095a2:	2300      	movs	r3, #0
 80095a4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80095a6:	7bfb      	ldrb	r3, [r7, #15]
 80095a8:	461a      	mov	r2, r3
 80095aa:	2101      	movs	r1, #1
 80095ac:	4803      	ldr	r0, [pc, #12]	; (80095bc <MX_DriverVbusFS+0x34>)
 80095ae:	f7f8 fcc7 	bl	8001f40 <HAL_GPIO_WritePin>
}
 80095b2:	bf00      	nop
 80095b4:	3710      	adds	r7, #16
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bd80      	pop	{r7, pc}
 80095ba:	bf00      	nop
 80095bc:	40020800 	.word	0x40020800

080095c0 <__errno>:
 80095c0:	4b01      	ldr	r3, [pc, #4]	; (80095c8 <__errno+0x8>)
 80095c2:	6818      	ldr	r0, [r3, #0]
 80095c4:	4770      	bx	lr
 80095c6:	bf00      	nop
 80095c8:	2000002c 	.word	0x2000002c

080095cc <__libc_init_array>:
 80095cc:	b570      	push	{r4, r5, r6, lr}
 80095ce:	4e0d      	ldr	r6, [pc, #52]	; (8009604 <__libc_init_array+0x38>)
 80095d0:	4c0d      	ldr	r4, [pc, #52]	; (8009608 <__libc_init_array+0x3c>)
 80095d2:	1ba4      	subs	r4, r4, r6
 80095d4:	10a4      	asrs	r4, r4, #2
 80095d6:	2500      	movs	r5, #0
 80095d8:	42a5      	cmp	r5, r4
 80095da:	d109      	bne.n	80095f0 <__libc_init_array+0x24>
 80095dc:	4e0b      	ldr	r6, [pc, #44]	; (800960c <__libc_init_array+0x40>)
 80095de:	4c0c      	ldr	r4, [pc, #48]	; (8009610 <__libc_init_array+0x44>)
 80095e0:	f000 fc98 	bl	8009f14 <_init>
 80095e4:	1ba4      	subs	r4, r4, r6
 80095e6:	10a4      	asrs	r4, r4, #2
 80095e8:	2500      	movs	r5, #0
 80095ea:	42a5      	cmp	r5, r4
 80095ec:	d105      	bne.n	80095fa <__libc_init_array+0x2e>
 80095ee:	bd70      	pop	{r4, r5, r6, pc}
 80095f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80095f4:	4798      	blx	r3
 80095f6:	3501      	adds	r5, #1
 80095f8:	e7ee      	b.n	80095d8 <__libc_init_array+0xc>
 80095fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80095fe:	4798      	blx	r3
 8009600:	3501      	adds	r5, #1
 8009602:	e7f2      	b.n	80095ea <__libc_init_array+0x1e>
 8009604:	08009fc4 	.word	0x08009fc4
 8009608:	08009fc4 	.word	0x08009fc4
 800960c:	08009fc4 	.word	0x08009fc4
 8009610:	08009fc8 	.word	0x08009fc8

08009614 <malloc>:
 8009614:	4b02      	ldr	r3, [pc, #8]	; (8009620 <malloc+0xc>)
 8009616:	4601      	mov	r1, r0
 8009618:	6818      	ldr	r0, [r3, #0]
 800961a:	f000 b861 	b.w	80096e0 <_malloc_r>
 800961e:	bf00      	nop
 8009620:	2000002c 	.word	0x2000002c

08009624 <free>:
 8009624:	4b02      	ldr	r3, [pc, #8]	; (8009630 <free+0xc>)
 8009626:	4601      	mov	r1, r0
 8009628:	6818      	ldr	r0, [r3, #0]
 800962a:	f000 b80b 	b.w	8009644 <_free_r>
 800962e:	bf00      	nop
 8009630:	2000002c 	.word	0x2000002c

08009634 <memset>:
 8009634:	4402      	add	r2, r0
 8009636:	4603      	mov	r3, r0
 8009638:	4293      	cmp	r3, r2
 800963a:	d100      	bne.n	800963e <memset+0xa>
 800963c:	4770      	bx	lr
 800963e:	f803 1b01 	strb.w	r1, [r3], #1
 8009642:	e7f9      	b.n	8009638 <memset+0x4>

08009644 <_free_r>:
 8009644:	b538      	push	{r3, r4, r5, lr}
 8009646:	4605      	mov	r5, r0
 8009648:	2900      	cmp	r1, #0
 800964a:	d045      	beq.n	80096d8 <_free_r+0x94>
 800964c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009650:	1f0c      	subs	r4, r1, #4
 8009652:	2b00      	cmp	r3, #0
 8009654:	bfb8      	it	lt
 8009656:	18e4      	addlt	r4, r4, r3
 8009658:	f000 fbae 	bl	8009db8 <__malloc_lock>
 800965c:	4a1f      	ldr	r2, [pc, #124]	; (80096dc <_free_r+0x98>)
 800965e:	6813      	ldr	r3, [r2, #0]
 8009660:	4610      	mov	r0, r2
 8009662:	b933      	cbnz	r3, 8009672 <_free_r+0x2e>
 8009664:	6063      	str	r3, [r4, #4]
 8009666:	6014      	str	r4, [r2, #0]
 8009668:	4628      	mov	r0, r5
 800966a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800966e:	f000 bba4 	b.w	8009dba <__malloc_unlock>
 8009672:	42a3      	cmp	r3, r4
 8009674:	d90c      	bls.n	8009690 <_free_r+0x4c>
 8009676:	6821      	ldr	r1, [r4, #0]
 8009678:	1862      	adds	r2, r4, r1
 800967a:	4293      	cmp	r3, r2
 800967c:	bf04      	itt	eq
 800967e:	681a      	ldreq	r2, [r3, #0]
 8009680:	685b      	ldreq	r3, [r3, #4]
 8009682:	6063      	str	r3, [r4, #4]
 8009684:	bf04      	itt	eq
 8009686:	1852      	addeq	r2, r2, r1
 8009688:	6022      	streq	r2, [r4, #0]
 800968a:	6004      	str	r4, [r0, #0]
 800968c:	e7ec      	b.n	8009668 <_free_r+0x24>
 800968e:	4613      	mov	r3, r2
 8009690:	685a      	ldr	r2, [r3, #4]
 8009692:	b10a      	cbz	r2, 8009698 <_free_r+0x54>
 8009694:	42a2      	cmp	r2, r4
 8009696:	d9fa      	bls.n	800968e <_free_r+0x4a>
 8009698:	6819      	ldr	r1, [r3, #0]
 800969a:	1858      	adds	r0, r3, r1
 800969c:	42a0      	cmp	r0, r4
 800969e:	d10b      	bne.n	80096b8 <_free_r+0x74>
 80096a0:	6820      	ldr	r0, [r4, #0]
 80096a2:	4401      	add	r1, r0
 80096a4:	1858      	adds	r0, r3, r1
 80096a6:	4282      	cmp	r2, r0
 80096a8:	6019      	str	r1, [r3, #0]
 80096aa:	d1dd      	bne.n	8009668 <_free_r+0x24>
 80096ac:	6810      	ldr	r0, [r2, #0]
 80096ae:	6852      	ldr	r2, [r2, #4]
 80096b0:	605a      	str	r2, [r3, #4]
 80096b2:	4401      	add	r1, r0
 80096b4:	6019      	str	r1, [r3, #0]
 80096b6:	e7d7      	b.n	8009668 <_free_r+0x24>
 80096b8:	d902      	bls.n	80096c0 <_free_r+0x7c>
 80096ba:	230c      	movs	r3, #12
 80096bc:	602b      	str	r3, [r5, #0]
 80096be:	e7d3      	b.n	8009668 <_free_r+0x24>
 80096c0:	6820      	ldr	r0, [r4, #0]
 80096c2:	1821      	adds	r1, r4, r0
 80096c4:	428a      	cmp	r2, r1
 80096c6:	bf04      	itt	eq
 80096c8:	6811      	ldreq	r1, [r2, #0]
 80096ca:	6852      	ldreq	r2, [r2, #4]
 80096cc:	6062      	str	r2, [r4, #4]
 80096ce:	bf04      	itt	eq
 80096d0:	1809      	addeq	r1, r1, r0
 80096d2:	6021      	streq	r1, [r4, #0]
 80096d4:	605c      	str	r4, [r3, #4]
 80096d6:	e7c7      	b.n	8009668 <_free_r+0x24>
 80096d8:	bd38      	pop	{r3, r4, r5, pc}
 80096da:	bf00      	nop
 80096dc:	200001bc 	.word	0x200001bc

080096e0 <_malloc_r>:
 80096e0:	b570      	push	{r4, r5, r6, lr}
 80096e2:	1ccd      	adds	r5, r1, #3
 80096e4:	f025 0503 	bic.w	r5, r5, #3
 80096e8:	3508      	adds	r5, #8
 80096ea:	2d0c      	cmp	r5, #12
 80096ec:	bf38      	it	cc
 80096ee:	250c      	movcc	r5, #12
 80096f0:	2d00      	cmp	r5, #0
 80096f2:	4606      	mov	r6, r0
 80096f4:	db01      	blt.n	80096fa <_malloc_r+0x1a>
 80096f6:	42a9      	cmp	r1, r5
 80096f8:	d903      	bls.n	8009702 <_malloc_r+0x22>
 80096fa:	230c      	movs	r3, #12
 80096fc:	6033      	str	r3, [r6, #0]
 80096fe:	2000      	movs	r0, #0
 8009700:	bd70      	pop	{r4, r5, r6, pc}
 8009702:	f000 fb59 	bl	8009db8 <__malloc_lock>
 8009706:	4a21      	ldr	r2, [pc, #132]	; (800978c <_malloc_r+0xac>)
 8009708:	6814      	ldr	r4, [r2, #0]
 800970a:	4621      	mov	r1, r4
 800970c:	b991      	cbnz	r1, 8009734 <_malloc_r+0x54>
 800970e:	4c20      	ldr	r4, [pc, #128]	; (8009790 <_malloc_r+0xb0>)
 8009710:	6823      	ldr	r3, [r4, #0]
 8009712:	b91b      	cbnz	r3, 800971c <_malloc_r+0x3c>
 8009714:	4630      	mov	r0, r6
 8009716:	f000 f8a1 	bl	800985c <_sbrk_r>
 800971a:	6020      	str	r0, [r4, #0]
 800971c:	4629      	mov	r1, r5
 800971e:	4630      	mov	r0, r6
 8009720:	f000 f89c 	bl	800985c <_sbrk_r>
 8009724:	1c43      	adds	r3, r0, #1
 8009726:	d124      	bne.n	8009772 <_malloc_r+0x92>
 8009728:	230c      	movs	r3, #12
 800972a:	6033      	str	r3, [r6, #0]
 800972c:	4630      	mov	r0, r6
 800972e:	f000 fb44 	bl	8009dba <__malloc_unlock>
 8009732:	e7e4      	b.n	80096fe <_malloc_r+0x1e>
 8009734:	680b      	ldr	r3, [r1, #0]
 8009736:	1b5b      	subs	r3, r3, r5
 8009738:	d418      	bmi.n	800976c <_malloc_r+0x8c>
 800973a:	2b0b      	cmp	r3, #11
 800973c:	d90f      	bls.n	800975e <_malloc_r+0x7e>
 800973e:	600b      	str	r3, [r1, #0]
 8009740:	50cd      	str	r5, [r1, r3]
 8009742:	18cc      	adds	r4, r1, r3
 8009744:	4630      	mov	r0, r6
 8009746:	f000 fb38 	bl	8009dba <__malloc_unlock>
 800974a:	f104 000b 	add.w	r0, r4, #11
 800974e:	1d23      	adds	r3, r4, #4
 8009750:	f020 0007 	bic.w	r0, r0, #7
 8009754:	1ac3      	subs	r3, r0, r3
 8009756:	d0d3      	beq.n	8009700 <_malloc_r+0x20>
 8009758:	425a      	negs	r2, r3
 800975a:	50e2      	str	r2, [r4, r3]
 800975c:	e7d0      	b.n	8009700 <_malloc_r+0x20>
 800975e:	428c      	cmp	r4, r1
 8009760:	684b      	ldr	r3, [r1, #4]
 8009762:	bf16      	itet	ne
 8009764:	6063      	strne	r3, [r4, #4]
 8009766:	6013      	streq	r3, [r2, #0]
 8009768:	460c      	movne	r4, r1
 800976a:	e7eb      	b.n	8009744 <_malloc_r+0x64>
 800976c:	460c      	mov	r4, r1
 800976e:	6849      	ldr	r1, [r1, #4]
 8009770:	e7cc      	b.n	800970c <_malloc_r+0x2c>
 8009772:	1cc4      	adds	r4, r0, #3
 8009774:	f024 0403 	bic.w	r4, r4, #3
 8009778:	42a0      	cmp	r0, r4
 800977a:	d005      	beq.n	8009788 <_malloc_r+0xa8>
 800977c:	1a21      	subs	r1, r4, r0
 800977e:	4630      	mov	r0, r6
 8009780:	f000 f86c 	bl	800985c <_sbrk_r>
 8009784:	3001      	adds	r0, #1
 8009786:	d0cf      	beq.n	8009728 <_malloc_r+0x48>
 8009788:	6025      	str	r5, [r4, #0]
 800978a:	e7db      	b.n	8009744 <_malloc_r+0x64>
 800978c:	200001bc 	.word	0x200001bc
 8009790:	200001c0 	.word	0x200001c0

08009794 <_puts_r>:
 8009794:	b570      	push	{r4, r5, r6, lr}
 8009796:	460e      	mov	r6, r1
 8009798:	4605      	mov	r5, r0
 800979a:	b118      	cbz	r0, 80097a4 <_puts_r+0x10>
 800979c:	6983      	ldr	r3, [r0, #24]
 800979e:	b90b      	cbnz	r3, 80097a4 <_puts_r+0x10>
 80097a0:	f000 fa1c 	bl	8009bdc <__sinit>
 80097a4:	69ab      	ldr	r3, [r5, #24]
 80097a6:	68ac      	ldr	r4, [r5, #8]
 80097a8:	b913      	cbnz	r3, 80097b0 <_puts_r+0x1c>
 80097aa:	4628      	mov	r0, r5
 80097ac:	f000 fa16 	bl	8009bdc <__sinit>
 80097b0:	4b23      	ldr	r3, [pc, #140]	; (8009840 <_puts_r+0xac>)
 80097b2:	429c      	cmp	r4, r3
 80097b4:	d117      	bne.n	80097e6 <_puts_r+0x52>
 80097b6:	686c      	ldr	r4, [r5, #4]
 80097b8:	89a3      	ldrh	r3, [r4, #12]
 80097ba:	071b      	lsls	r3, r3, #28
 80097bc:	d51d      	bpl.n	80097fa <_puts_r+0x66>
 80097be:	6923      	ldr	r3, [r4, #16]
 80097c0:	b1db      	cbz	r3, 80097fa <_puts_r+0x66>
 80097c2:	3e01      	subs	r6, #1
 80097c4:	68a3      	ldr	r3, [r4, #8]
 80097c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80097ca:	3b01      	subs	r3, #1
 80097cc:	60a3      	str	r3, [r4, #8]
 80097ce:	b9e9      	cbnz	r1, 800980c <_puts_r+0x78>
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	da2e      	bge.n	8009832 <_puts_r+0x9e>
 80097d4:	4622      	mov	r2, r4
 80097d6:	210a      	movs	r1, #10
 80097d8:	4628      	mov	r0, r5
 80097da:	f000 f84f 	bl	800987c <__swbuf_r>
 80097de:	3001      	adds	r0, #1
 80097e0:	d011      	beq.n	8009806 <_puts_r+0x72>
 80097e2:	200a      	movs	r0, #10
 80097e4:	e011      	b.n	800980a <_puts_r+0x76>
 80097e6:	4b17      	ldr	r3, [pc, #92]	; (8009844 <_puts_r+0xb0>)
 80097e8:	429c      	cmp	r4, r3
 80097ea:	d101      	bne.n	80097f0 <_puts_r+0x5c>
 80097ec:	68ac      	ldr	r4, [r5, #8]
 80097ee:	e7e3      	b.n	80097b8 <_puts_r+0x24>
 80097f0:	4b15      	ldr	r3, [pc, #84]	; (8009848 <_puts_r+0xb4>)
 80097f2:	429c      	cmp	r4, r3
 80097f4:	bf08      	it	eq
 80097f6:	68ec      	ldreq	r4, [r5, #12]
 80097f8:	e7de      	b.n	80097b8 <_puts_r+0x24>
 80097fa:	4621      	mov	r1, r4
 80097fc:	4628      	mov	r0, r5
 80097fe:	f000 f88f 	bl	8009920 <__swsetup_r>
 8009802:	2800      	cmp	r0, #0
 8009804:	d0dd      	beq.n	80097c2 <_puts_r+0x2e>
 8009806:	f04f 30ff 	mov.w	r0, #4294967295
 800980a:	bd70      	pop	{r4, r5, r6, pc}
 800980c:	2b00      	cmp	r3, #0
 800980e:	da04      	bge.n	800981a <_puts_r+0x86>
 8009810:	69a2      	ldr	r2, [r4, #24]
 8009812:	429a      	cmp	r2, r3
 8009814:	dc06      	bgt.n	8009824 <_puts_r+0x90>
 8009816:	290a      	cmp	r1, #10
 8009818:	d004      	beq.n	8009824 <_puts_r+0x90>
 800981a:	6823      	ldr	r3, [r4, #0]
 800981c:	1c5a      	adds	r2, r3, #1
 800981e:	6022      	str	r2, [r4, #0]
 8009820:	7019      	strb	r1, [r3, #0]
 8009822:	e7cf      	b.n	80097c4 <_puts_r+0x30>
 8009824:	4622      	mov	r2, r4
 8009826:	4628      	mov	r0, r5
 8009828:	f000 f828 	bl	800987c <__swbuf_r>
 800982c:	3001      	adds	r0, #1
 800982e:	d1c9      	bne.n	80097c4 <_puts_r+0x30>
 8009830:	e7e9      	b.n	8009806 <_puts_r+0x72>
 8009832:	6823      	ldr	r3, [r4, #0]
 8009834:	200a      	movs	r0, #10
 8009836:	1c5a      	adds	r2, r3, #1
 8009838:	6022      	str	r2, [r4, #0]
 800983a:	7018      	strb	r0, [r3, #0]
 800983c:	e7e5      	b.n	800980a <_puts_r+0x76>
 800983e:	bf00      	nop
 8009840:	08009f7c 	.word	0x08009f7c
 8009844:	08009f9c 	.word	0x08009f9c
 8009848:	08009f5c 	.word	0x08009f5c

0800984c <puts>:
 800984c:	4b02      	ldr	r3, [pc, #8]	; (8009858 <puts+0xc>)
 800984e:	4601      	mov	r1, r0
 8009850:	6818      	ldr	r0, [r3, #0]
 8009852:	f7ff bf9f 	b.w	8009794 <_puts_r>
 8009856:	bf00      	nop
 8009858:	2000002c 	.word	0x2000002c

0800985c <_sbrk_r>:
 800985c:	b538      	push	{r3, r4, r5, lr}
 800985e:	4c06      	ldr	r4, [pc, #24]	; (8009878 <_sbrk_r+0x1c>)
 8009860:	2300      	movs	r3, #0
 8009862:	4605      	mov	r5, r0
 8009864:	4608      	mov	r0, r1
 8009866:	6023      	str	r3, [r4, #0]
 8009868:	f7f7 fabe 	bl	8000de8 <_sbrk>
 800986c:	1c43      	adds	r3, r0, #1
 800986e:	d102      	bne.n	8009876 <_sbrk_r+0x1a>
 8009870:	6823      	ldr	r3, [r4, #0]
 8009872:	b103      	cbz	r3, 8009876 <_sbrk_r+0x1a>
 8009874:	602b      	str	r3, [r5, #0]
 8009876:	bd38      	pop	{r3, r4, r5, pc}
 8009878:	20000a58 	.word	0x20000a58

0800987c <__swbuf_r>:
 800987c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800987e:	460e      	mov	r6, r1
 8009880:	4614      	mov	r4, r2
 8009882:	4605      	mov	r5, r0
 8009884:	b118      	cbz	r0, 800988e <__swbuf_r+0x12>
 8009886:	6983      	ldr	r3, [r0, #24]
 8009888:	b90b      	cbnz	r3, 800988e <__swbuf_r+0x12>
 800988a:	f000 f9a7 	bl	8009bdc <__sinit>
 800988e:	4b21      	ldr	r3, [pc, #132]	; (8009914 <__swbuf_r+0x98>)
 8009890:	429c      	cmp	r4, r3
 8009892:	d12a      	bne.n	80098ea <__swbuf_r+0x6e>
 8009894:	686c      	ldr	r4, [r5, #4]
 8009896:	69a3      	ldr	r3, [r4, #24]
 8009898:	60a3      	str	r3, [r4, #8]
 800989a:	89a3      	ldrh	r3, [r4, #12]
 800989c:	071a      	lsls	r2, r3, #28
 800989e:	d52e      	bpl.n	80098fe <__swbuf_r+0x82>
 80098a0:	6923      	ldr	r3, [r4, #16]
 80098a2:	b363      	cbz	r3, 80098fe <__swbuf_r+0x82>
 80098a4:	6923      	ldr	r3, [r4, #16]
 80098a6:	6820      	ldr	r0, [r4, #0]
 80098a8:	1ac0      	subs	r0, r0, r3
 80098aa:	6963      	ldr	r3, [r4, #20]
 80098ac:	b2f6      	uxtb	r6, r6
 80098ae:	4283      	cmp	r3, r0
 80098b0:	4637      	mov	r7, r6
 80098b2:	dc04      	bgt.n	80098be <__swbuf_r+0x42>
 80098b4:	4621      	mov	r1, r4
 80098b6:	4628      	mov	r0, r5
 80098b8:	f000 f926 	bl	8009b08 <_fflush_r>
 80098bc:	bb28      	cbnz	r0, 800990a <__swbuf_r+0x8e>
 80098be:	68a3      	ldr	r3, [r4, #8]
 80098c0:	3b01      	subs	r3, #1
 80098c2:	60a3      	str	r3, [r4, #8]
 80098c4:	6823      	ldr	r3, [r4, #0]
 80098c6:	1c5a      	adds	r2, r3, #1
 80098c8:	6022      	str	r2, [r4, #0]
 80098ca:	701e      	strb	r6, [r3, #0]
 80098cc:	6963      	ldr	r3, [r4, #20]
 80098ce:	3001      	adds	r0, #1
 80098d0:	4283      	cmp	r3, r0
 80098d2:	d004      	beq.n	80098de <__swbuf_r+0x62>
 80098d4:	89a3      	ldrh	r3, [r4, #12]
 80098d6:	07db      	lsls	r3, r3, #31
 80098d8:	d519      	bpl.n	800990e <__swbuf_r+0x92>
 80098da:	2e0a      	cmp	r6, #10
 80098dc:	d117      	bne.n	800990e <__swbuf_r+0x92>
 80098de:	4621      	mov	r1, r4
 80098e0:	4628      	mov	r0, r5
 80098e2:	f000 f911 	bl	8009b08 <_fflush_r>
 80098e6:	b190      	cbz	r0, 800990e <__swbuf_r+0x92>
 80098e8:	e00f      	b.n	800990a <__swbuf_r+0x8e>
 80098ea:	4b0b      	ldr	r3, [pc, #44]	; (8009918 <__swbuf_r+0x9c>)
 80098ec:	429c      	cmp	r4, r3
 80098ee:	d101      	bne.n	80098f4 <__swbuf_r+0x78>
 80098f0:	68ac      	ldr	r4, [r5, #8]
 80098f2:	e7d0      	b.n	8009896 <__swbuf_r+0x1a>
 80098f4:	4b09      	ldr	r3, [pc, #36]	; (800991c <__swbuf_r+0xa0>)
 80098f6:	429c      	cmp	r4, r3
 80098f8:	bf08      	it	eq
 80098fa:	68ec      	ldreq	r4, [r5, #12]
 80098fc:	e7cb      	b.n	8009896 <__swbuf_r+0x1a>
 80098fe:	4621      	mov	r1, r4
 8009900:	4628      	mov	r0, r5
 8009902:	f000 f80d 	bl	8009920 <__swsetup_r>
 8009906:	2800      	cmp	r0, #0
 8009908:	d0cc      	beq.n	80098a4 <__swbuf_r+0x28>
 800990a:	f04f 37ff 	mov.w	r7, #4294967295
 800990e:	4638      	mov	r0, r7
 8009910:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009912:	bf00      	nop
 8009914:	08009f7c 	.word	0x08009f7c
 8009918:	08009f9c 	.word	0x08009f9c
 800991c:	08009f5c 	.word	0x08009f5c

08009920 <__swsetup_r>:
 8009920:	4b32      	ldr	r3, [pc, #200]	; (80099ec <__swsetup_r+0xcc>)
 8009922:	b570      	push	{r4, r5, r6, lr}
 8009924:	681d      	ldr	r5, [r3, #0]
 8009926:	4606      	mov	r6, r0
 8009928:	460c      	mov	r4, r1
 800992a:	b125      	cbz	r5, 8009936 <__swsetup_r+0x16>
 800992c:	69ab      	ldr	r3, [r5, #24]
 800992e:	b913      	cbnz	r3, 8009936 <__swsetup_r+0x16>
 8009930:	4628      	mov	r0, r5
 8009932:	f000 f953 	bl	8009bdc <__sinit>
 8009936:	4b2e      	ldr	r3, [pc, #184]	; (80099f0 <__swsetup_r+0xd0>)
 8009938:	429c      	cmp	r4, r3
 800993a:	d10f      	bne.n	800995c <__swsetup_r+0x3c>
 800993c:	686c      	ldr	r4, [r5, #4]
 800993e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009942:	b29a      	uxth	r2, r3
 8009944:	0715      	lsls	r5, r2, #28
 8009946:	d42c      	bmi.n	80099a2 <__swsetup_r+0x82>
 8009948:	06d0      	lsls	r0, r2, #27
 800994a:	d411      	bmi.n	8009970 <__swsetup_r+0x50>
 800994c:	2209      	movs	r2, #9
 800994e:	6032      	str	r2, [r6, #0]
 8009950:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009954:	81a3      	strh	r3, [r4, #12]
 8009956:	f04f 30ff 	mov.w	r0, #4294967295
 800995a:	e03e      	b.n	80099da <__swsetup_r+0xba>
 800995c:	4b25      	ldr	r3, [pc, #148]	; (80099f4 <__swsetup_r+0xd4>)
 800995e:	429c      	cmp	r4, r3
 8009960:	d101      	bne.n	8009966 <__swsetup_r+0x46>
 8009962:	68ac      	ldr	r4, [r5, #8]
 8009964:	e7eb      	b.n	800993e <__swsetup_r+0x1e>
 8009966:	4b24      	ldr	r3, [pc, #144]	; (80099f8 <__swsetup_r+0xd8>)
 8009968:	429c      	cmp	r4, r3
 800996a:	bf08      	it	eq
 800996c:	68ec      	ldreq	r4, [r5, #12]
 800996e:	e7e6      	b.n	800993e <__swsetup_r+0x1e>
 8009970:	0751      	lsls	r1, r2, #29
 8009972:	d512      	bpl.n	800999a <__swsetup_r+0x7a>
 8009974:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009976:	b141      	cbz	r1, 800998a <__swsetup_r+0x6a>
 8009978:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800997c:	4299      	cmp	r1, r3
 800997e:	d002      	beq.n	8009986 <__swsetup_r+0x66>
 8009980:	4630      	mov	r0, r6
 8009982:	f7ff fe5f 	bl	8009644 <_free_r>
 8009986:	2300      	movs	r3, #0
 8009988:	6363      	str	r3, [r4, #52]	; 0x34
 800998a:	89a3      	ldrh	r3, [r4, #12]
 800998c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009990:	81a3      	strh	r3, [r4, #12]
 8009992:	2300      	movs	r3, #0
 8009994:	6063      	str	r3, [r4, #4]
 8009996:	6923      	ldr	r3, [r4, #16]
 8009998:	6023      	str	r3, [r4, #0]
 800999a:	89a3      	ldrh	r3, [r4, #12]
 800999c:	f043 0308 	orr.w	r3, r3, #8
 80099a0:	81a3      	strh	r3, [r4, #12]
 80099a2:	6923      	ldr	r3, [r4, #16]
 80099a4:	b94b      	cbnz	r3, 80099ba <__swsetup_r+0x9a>
 80099a6:	89a3      	ldrh	r3, [r4, #12]
 80099a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80099ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80099b0:	d003      	beq.n	80099ba <__swsetup_r+0x9a>
 80099b2:	4621      	mov	r1, r4
 80099b4:	4630      	mov	r0, r6
 80099b6:	f000 f9bf 	bl	8009d38 <__smakebuf_r>
 80099ba:	89a2      	ldrh	r2, [r4, #12]
 80099bc:	f012 0301 	ands.w	r3, r2, #1
 80099c0:	d00c      	beq.n	80099dc <__swsetup_r+0xbc>
 80099c2:	2300      	movs	r3, #0
 80099c4:	60a3      	str	r3, [r4, #8]
 80099c6:	6963      	ldr	r3, [r4, #20]
 80099c8:	425b      	negs	r3, r3
 80099ca:	61a3      	str	r3, [r4, #24]
 80099cc:	6923      	ldr	r3, [r4, #16]
 80099ce:	b953      	cbnz	r3, 80099e6 <__swsetup_r+0xc6>
 80099d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099d4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80099d8:	d1ba      	bne.n	8009950 <__swsetup_r+0x30>
 80099da:	bd70      	pop	{r4, r5, r6, pc}
 80099dc:	0792      	lsls	r2, r2, #30
 80099de:	bf58      	it	pl
 80099e0:	6963      	ldrpl	r3, [r4, #20]
 80099e2:	60a3      	str	r3, [r4, #8]
 80099e4:	e7f2      	b.n	80099cc <__swsetup_r+0xac>
 80099e6:	2000      	movs	r0, #0
 80099e8:	e7f7      	b.n	80099da <__swsetup_r+0xba>
 80099ea:	bf00      	nop
 80099ec:	2000002c 	.word	0x2000002c
 80099f0:	08009f7c 	.word	0x08009f7c
 80099f4:	08009f9c 	.word	0x08009f9c
 80099f8:	08009f5c 	.word	0x08009f5c

080099fc <__sflush_r>:
 80099fc:	898a      	ldrh	r2, [r1, #12]
 80099fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a02:	4605      	mov	r5, r0
 8009a04:	0710      	lsls	r0, r2, #28
 8009a06:	460c      	mov	r4, r1
 8009a08:	d458      	bmi.n	8009abc <__sflush_r+0xc0>
 8009a0a:	684b      	ldr	r3, [r1, #4]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	dc05      	bgt.n	8009a1c <__sflush_r+0x20>
 8009a10:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	dc02      	bgt.n	8009a1c <__sflush_r+0x20>
 8009a16:	2000      	movs	r0, #0
 8009a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009a1e:	2e00      	cmp	r6, #0
 8009a20:	d0f9      	beq.n	8009a16 <__sflush_r+0x1a>
 8009a22:	2300      	movs	r3, #0
 8009a24:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009a28:	682f      	ldr	r7, [r5, #0]
 8009a2a:	6a21      	ldr	r1, [r4, #32]
 8009a2c:	602b      	str	r3, [r5, #0]
 8009a2e:	d032      	beq.n	8009a96 <__sflush_r+0x9a>
 8009a30:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009a32:	89a3      	ldrh	r3, [r4, #12]
 8009a34:	075a      	lsls	r2, r3, #29
 8009a36:	d505      	bpl.n	8009a44 <__sflush_r+0x48>
 8009a38:	6863      	ldr	r3, [r4, #4]
 8009a3a:	1ac0      	subs	r0, r0, r3
 8009a3c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009a3e:	b10b      	cbz	r3, 8009a44 <__sflush_r+0x48>
 8009a40:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009a42:	1ac0      	subs	r0, r0, r3
 8009a44:	2300      	movs	r3, #0
 8009a46:	4602      	mov	r2, r0
 8009a48:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009a4a:	6a21      	ldr	r1, [r4, #32]
 8009a4c:	4628      	mov	r0, r5
 8009a4e:	47b0      	blx	r6
 8009a50:	1c43      	adds	r3, r0, #1
 8009a52:	89a3      	ldrh	r3, [r4, #12]
 8009a54:	d106      	bne.n	8009a64 <__sflush_r+0x68>
 8009a56:	6829      	ldr	r1, [r5, #0]
 8009a58:	291d      	cmp	r1, #29
 8009a5a:	d848      	bhi.n	8009aee <__sflush_r+0xf2>
 8009a5c:	4a29      	ldr	r2, [pc, #164]	; (8009b04 <__sflush_r+0x108>)
 8009a5e:	40ca      	lsrs	r2, r1
 8009a60:	07d6      	lsls	r6, r2, #31
 8009a62:	d544      	bpl.n	8009aee <__sflush_r+0xf2>
 8009a64:	2200      	movs	r2, #0
 8009a66:	6062      	str	r2, [r4, #4]
 8009a68:	04d9      	lsls	r1, r3, #19
 8009a6a:	6922      	ldr	r2, [r4, #16]
 8009a6c:	6022      	str	r2, [r4, #0]
 8009a6e:	d504      	bpl.n	8009a7a <__sflush_r+0x7e>
 8009a70:	1c42      	adds	r2, r0, #1
 8009a72:	d101      	bne.n	8009a78 <__sflush_r+0x7c>
 8009a74:	682b      	ldr	r3, [r5, #0]
 8009a76:	b903      	cbnz	r3, 8009a7a <__sflush_r+0x7e>
 8009a78:	6560      	str	r0, [r4, #84]	; 0x54
 8009a7a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a7c:	602f      	str	r7, [r5, #0]
 8009a7e:	2900      	cmp	r1, #0
 8009a80:	d0c9      	beq.n	8009a16 <__sflush_r+0x1a>
 8009a82:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a86:	4299      	cmp	r1, r3
 8009a88:	d002      	beq.n	8009a90 <__sflush_r+0x94>
 8009a8a:	4628      	mov	r0, r5
 8009a8c:	f7ff fdda 	bl	8009644 <_free_r>
 8009a90:	2000      	movs	r0, #0
 8009a92:	6360      	str	r0, [r4, #52]	; 0x34
 8009a94:	e7c0      	b.n	8009a18 <__sflush_r+0x1c>
 8009a96:	2301      	movs	r3, #1
 8009a98:	4628      	mov	r0, r5
 8009a9a:	47b0      	blx	r6
 8009a9c:	1c41      	adds	r1, r0, #1
 8009a9e:	d1c8      	bne.n	8009a32 <__sflush_r+0x36>
 8009aa0:	682b      	ldr	r3, [r5, #0]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d0c5      	beq.n	8009a32 <__sflush_r+0x36>
 8009aa6:	2b1d      	cmp	r3, #29
 8009aa8:	d001      	beq.n	8009aae <__sflush_r+0xb2>
 8009aaa:	2b16      	cmp	r3, #22
 8009aac:	d101      	bne.n	8009ab2 <__sflush_r+0xb6>
 8009aae:	602f      	str	r7, [r5, #0]
 8009ab0:	e7b1      	b.n	8009a16 <__sflush_r+0x1a>
 8009ab2:	89a3      	ldrh	r3, [r4, #12]
 8009ab4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ab8:	81a3      	strh	r3, [r4, #12]
 8009aba:	e7ad      	b.n	8009a18 <__sflush_r+0x1c>
 8009abc:	690f      	ldr	r7, [r1, #16]
 8009abe:	2f00      	cmp	r7, #0
 8009ac0:	d0a9      	beq.n	8009a16 <__sflush_r+0x1a>
 8009ac2:	0793      	lsls	r3, r2, #30
 8009ac4:	680e      	ldr	r6, [r1, #0]
 8009ac6:	bf08      	it	eq
 8009ac8:	694b      	ldreq	r3, [r1, #20]
 8009aca:	600f      	str	r7, [r1, #0]
 8009acc:	bf18      	it	ne
 8009ace:	2300      	movne	r3, #0
 8009ad0:	eba6 0807 	sub.w	r8, r6, r7
 8009ad4:	608b      	str	r3, [r1, #8]
 8009ad6:	f1b8 0f00 	cmp.w	r8, #0
 8009ada:	dd9c      	ble.n	8009a16 <__sflush_r+0x1a>
 8009adc:	4643      	mov	r3, r8
 8009ade:	463a      	mov	r2, r7
 8009ae0:	6a21      	ldr	r1, [r4, #32]
 8009ae2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009ae4:	4628      	mov	r0, r5
 8009ae6:	47b0      	blx	r6
 8009ae8:	2800      	cmp	r0, #0
 8009aea:	dc06      	bgt.n	8009afa <__sflush_r+0xfe>
 8009aec:	89a3      	ldrh	r3, [r4, #12]
 8009aee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009af2:	81a3      	strh	r3, [r4, #12]
 8009af4:	f04f 30ff 	mov.w	r0, #4294967295
 8009af8:	e78e      	b.n	8009a18 <__sflush_r+0x1c>
 8009afa:	4407      	add	r7, r0
 8009afc:	eba8 0800 	sub.w	r8, r8, r0
 8009b00:	e7e9      	b.n	8009ad6 <__sflush_r+0xda>
 8009b02:	bf00      	nop
 8009b04:	20400001 	.word	0x20400001

08009b08 <_fflush_r>:
 8009b08:	b538      	push	{r3, r4, r5, lr}
 8009b0a:	690b      	ldr	r3, [r1, #16]
 8009b0c:	4605      	mov	r5, r0
 8009b0e:	460c      	mov	r4, r1
 8009b10:	b1db      	cbz	r3, 8009b4a <_fflush_r+0x42>
 8009b12:	b118      	cbz	r0, 8009b1c <_fflush_r+0x14>
 8009b14:	6983      	ldr	r3, [r0, #24]
 8009b16:	b90b      	cbnz	r3, 8009b1c <_fflush_r+0x14>
 8009b18:	f000 f860 	bl	8009bdc <__sinit>
 8009b1c:	4b0c      	ldr	r3, [pc, #48]	; (8009b50 <_fflush_r+0x48>)
 8009b1e:	429c      	cmp	r4, r3
 8009b20:	d109      	bne.n	8009b36 <_fflush_r+0x2e>
 8009b22:	686c      	ldr	r4, [r5, #4]
 8009b24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b28:	b17b      	cbz	r3, 8009b4a <_fflush_r+0x42>
 8009b2a:	4621      	mov	r1, r4
 8009b2c:	4628      	mov	r0, r5
 8009b2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b32:	f7ff bf63 	b.w	80099fc <__sflush_r>
 8009b36:	4b07      	ldr	r3, [pc, #28]	; (8009b54 <_fflush_r+0x4c>)
 8009b38:	429c      	cmp	r4, r3
 8009b3a:	d101      	bne.n	8009b40 <_fflush_r+0x38>
 8009b3c:	68ac      	ldr	r4, [r5, #8]
 8009b3e:	e7f1      	b.n	8009b24 <_fflush_r+0x1c>
 8009b40:	4b05      	ldr	r3, [pc, #20]	; (8009b58 <_fflush_r+0x50>)
 8009b42:	429c      	cmp	r4, r3
 8009b44:	bf08      	it	eq
 8009b46:	68ec      	ldreq	r4, [r5, #12]
 8009b48:	e7ec      	b.n	8009b24 <_fflush_r+0x1c>
 8009b4a:	2000      	movs	r0, #0
 8009b4c:	bd38      	pop	{r3, r4, r5, pc}
 8009b4e:	bf00      	nop
 8009b50:	08009f7c 	.word	0x08009f7c
 8009b54:	08009f9c 	.word	0x08009f9c
 8009b58:	08009f5c 	.word	0x08009f5c

08009b5c <std>:
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	b510      	push	{r4, lr}
 8009b60:	4604      	mov	r4, r0
 8009b62:	e9c0 3300 	strd	r3, r3, [r0]
 8009b66:	6083      	str	r3, [r0, #8]
 8009b68:	8181      	strh	r1, [r0, #12]
 8009b6a:	6643      	str	r3, [r0, #100]	; 0x64
 8009b6c:	81c2      	strh	r2, [r0, #14]
 8009b6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009b72:	6183      	str	r3, [r0, #24]
 8009b74:	4619      	mov	r1, r3
 8009b76:	2208      	movs	r2, #8
 8009b78:	305c      	adds	r0, #92	; 0x5c
 8009b7a:	f7ff fd5b 	bl	8009634 <memset>
 8009b7e:	4b05      	ldr	r3, [pc, #20]	; (8009b94 <std+0x38>)
 8009b80:	6263      	str	r3, [r4, #36]	; 0x24
 8009b82:	4b05      	ldr	r3, [pc, #20]	; (8009b98 <std+0x3c>)
 8009b84:	62a3      	str	r3, [r4, #40]	; 0x28
 8009b86:	4b05      	ldr	r3, [pc, #20]	; (8009b9c <std+0x40>)
 8009b88:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009b8a:	4b05      	ldr	r3, [pc, #20]	; (8009ba0 <std+0x44>)
 8009b8c:	6224      	str	r4, [r4, #32]
 8009b8e:	6323      	str	r3, [r4, #48]	; 0x30
 8009b90:	bd10      	pop	{r4, pc}
 8009b92:	bf00      	nop
 8009b94:	08009dbd 	.word	0x08009dbd
 8009b98:	08009ddf 	.word	0x08009ddf
 8009b9c:	08009e17 	.word	0x08009e17
 8009ba0:	08009e3b 	.word	0x08009e3b

08009ba4 <_cleanup_r>:
 8009ba4:	4901      	ldr	r1, [pc, #4]	; (8009bac <_cleanup_r+0x8>)
 8009ba6:	f000 b885 	b.w	8009cb4 <_fwalk_reent>
 8009baa:	bf00      	nop
 8009bac:	08009b09 	.word	0x08009b09

08009bb0 <__sfmoreglue>:
 8009bb0:	b570      	push	{r4, r5, r6, lr}
 8009bb2:	1e4a      	subs	r2, r1, #1
 8009bb4:	2568      	movs	r5, #104	; 0x68
 8009bb6:	4355      	muls	r5, r2
 8009bb8:	460e      	mov	r6, r1
 8009bba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009bbe:	f7ff fd8f 	bl	80096e0 <_malloc_r>
 8009bc2:	4604      	mov	r4, r0
 8009bc4:	b140      	cbz	r0, 8009bd8 <__sfmoreglue+0x28>
 8009bc6:	2100      	movs	r1, #0
 8009bc8:	e9c0 1600 	strd	r1, r6, [r0]
 8009bcc:	300c      	adds	r0, #12
 8009bce:	60a0      	str	r0, [r4, #8]
 8009bd0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009bd4:	f7ff fd2e 	bl	8009634 <memset>
 8009bd8:	4620      	mov	r0, r4
 8009bda:	bd70      	pop	{r4, r5, r6, pc}

08009bdc <__sinit>:
 8009bdc:	6983      	ldr	r3, [r0, #24]
 8009bde:	b510      	push	{r4, lr}
 8009be0:	4604      	mov	r4, r0
 8009be2:	bb33      	cbnz	r3, 8009c32 <__sinit+0x56>
 8009be4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8009be8:	6503      	str	r3, [r0, #80]	; 0x50
 8009bea:	4b12      	ldr	r3, [pc, #72]	; (8009c34 <__sinit+0x58>)
 8009bec:	4a12      	ldr	r2, [pc, #72]	; (8009c38 <__sinit+0x5c>)
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	6282      	str	r2, [r0, #40]	; 0x28
 8009bf2:	4298      	cmp	r0, r3
 8009bf4:	bf04      	itt	eq
 8009bf6:	2301      	moveq	r3, #1
 8009bf8:	6183      	streq	r3, [r0, #24]
 8009bfa:	f000 f81f 	bl	8009c3c <__sfp>
 8009bfe:	6060      	str	r0, [r4, #4]
 8009c00:	4620      	mov	r0, r4
 8009c02:	f000 f81b 	bl	8009c3c <__sfp>
 8009c06:	60a0      	str	r0, [r4, #8]
 8009c08:	4620      	mov	r0, r4
 8009c0a:	f000 f817 	bl	8009c3c <__sfp>
 8009c0e:	2200      	movs	r2, #0
 8009c10:	60e0      	str	r0, [r4, #12]
 8009c12:	2104      	movs	r1, #4
 8009c14:	6860      	ldr	r0, [r4, #4]
 8009c16:	f7ff ffa1 	bl	8009b5c <std>
 8009c1a:	2201      	movs	r2, #1
 8009c1c:	2109      	movs	r1, #9
 8009c1e:	68a0      	ldr	r0, [r4, #8]
 8009c20:	f7ff ff9c 	bl	8009b5c <std>
 8009c24:	2202      	movs	r2, #2
 8009c26:	2112      	movs	r1, #18
 8009c28:	68e0      	ldr	r0, [r4, #12]
 8009c2a:	f7ff ff97 	bl	8009b5c <std>
 8009c2e:	2301      	movs	r3, #1
 8009c30:	61a3      	str	r3, [r4, #24]
 8009c32:	bd10      	pop	{r4, pc}
 8009c34:	08009f58 	.word	0x08009f58
 8009c38:	08009ba5 	.word	0x08009ba5

08009c3c <__sfp>:
 8009c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c3e:	4b1b      	ldr	r3, [pc, #108]	; (8009cac <__sfp+0x70>)
 8009c40:	681e      	ldr	r6, [r3, #0]
 8009c42:	69b3      	ldr	r3, [r6, #24]
 8009c44:	4607      	mov	r7, r0
 8009c46:	b913      	cbnz	r3, 8009c4e <__sfp+0x12>
 8009c48:	4630      	mov	r0, r6
 8009c4a:	f7ff ffc7 	bl	8009bdc <__sinit>
 8009c4e:	3648      	adds	r6, #72	; 0x48
 8009c50:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009c54:	3b01      	subs	r3, #1
 8009c56:	d503      	bpl.n	8009c60 <__sfp+0x24>
 8009c58:	6833      	ldr	r3, [r6, #0]
 8009c5a:	b133      	cbz	r3, 8009c6a <__sfp+0x2e>
 8009c5c:	6836      	ldr	r6, [r6, #0]
 8009c5e:	e7f7      	b.n	8009c50 <__sfp+0x14>
 8009c60:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009c64:	b16d      	cbz	r5, 8009c82 <__sfp+0x46>
 8009c66:	3468      	adds	r4, #104	; 0x68
 8009c68:	e7f4      	b.n	8009c54 <__sfp+0x18>
 8009c6a:	2104      	movs	r1, #4
 8009c6c:	4638      	mov	r0, r7
 8009c6e:	f7ff ff9f 	bl	8009bb0 <__sfmoreglue>
 8009c72:	6030      	str	r0, [r6, #0]
 8009c74:	2800      	cmp	r0, #0
 8009c76:	d1f1      	bne.n	8009c5c <__sfp+0x20>
 8009c78:	230c      	movs	r3, #12
 8009c7a:	603b      	str	r3, [r7, #0]
 8009c7c:	4604      	mov	r4, r0
 8009c7e:	4620      	mov	r0, r4
 8009c80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c82:	4b0b      	ldr	r3, [pc, #44]	; (8009cb0 <__sfp+0x74>)
 8009c84:	6665      	str	r5, [r4, #100]	; 0x64
 8009c86:	e9c4 5500 	strd	r5, r5, [r4]
 8009c8a:	60a5      	str	r5, [r4, #8]
 8009c8c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8009c90:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8009c94:	2208      	movs	r2, #8
 8009c96:	4629      	mov	r1, r5
 8009c98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009c9c:	f7ff fcca 	bl	8009634 <memset>
 8009ca0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009ca4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009ca8:	e7e9      	b.n	8009c7e <__sfp+0x42>
 8009caa:	bf00      	nop
 8009cac:	08009f58 	.word	0x08009f58
 8009cb0:	ffff0001 	.word	0xffff0001

08009cb4 <_fwalk_reent>:
 8009cb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cb8:	4680      	mov	r8, r0
 8009cba:	4689      	mov	r9, r1
 8009cbc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009cc0:	2600      	movs	r6, #0
 8009cc2:	b914      	cbnz	r4, 8009cca <_fwalk_reent+0x16>
 8009cc4:	4630      	mov	r0, r6
 8009cc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cca:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8009cce:	3f01      	subs	r7, #1
 8009cd0:	d501      	bpl.n	8009cd6 <_fwalk_reent+0x22>
 8009cd2:	6824      	ldr	r4, [r4, #0]
 8009cd4:	e7f5      	b.n	8009cc2 <_fwalk_reent+0xe>
 8009cd6:	89ab      	ldrh	r3, [r5, #12]
 8009cd8:	2b01      	cmp	r3, #1
 8009cda:	d907      	bls.n	8009cec <_fwalk_reent+0x38>
 8009cdc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009ce0:	3301      	adds	r3, #1
 8009ce2:	d003      	beq.n	8009cec <_fwalk_reent+0x38>
 8009ce4:	4629      	mov	r1, r5
 8009ce6:	4640      	mov	r0, r8
 8009ce8:	47c8      	blx	r9
 8009cea:	4306      	orrs	r6, r0
 8009cec:	3568      	adds	r5, #104	; 0x68
 8009cee:	e7ee      	b.n	8009cce <_fwalk_reent+0x1a>

08009cf0 <__swhatbuf_r>:
 8009cf0:	b570      	push	{r4, r5, r6, lr}
 8009cf2:	460e      	mov	r6, r1
 8009cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cf8:	2900      	cmp	r1, #0
 8009cfa:	b096      	sub	sp, #88	; 0x58
 8009cfc:	4614      	mov	r4, r2
 8009cfe:	461d      	mov	r5, r3
 8009d00:	da07      	bge.n	8009d12 <__swhatbuf_r+0x22>
 8009d02:	2300      	movs	r3, #0
 8009d04:	602b      	str	r3, [r5, #0]
 8009d06:	89b3      	ldrh	r3, [r6, #12]
 8009d08:	061a      	lsls	r2, r3, #24
 8009d0a:	d410      	bmi.n	8009d2e <__swhatbuf_r+0x3e>
 8009d0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d10:	e00e      	b.n	8009d30 <__swhatbuf_r+0x40>
 8009d12:	466a      	mov	r2, sp
 8009d14:	f000 f8b8 	bl	8009e88 <_fstat_r>
 8009d18:	2800      	cmp	r0, #0
 8009d1a:	dbf2      	blt.n	8009d02 <__swhatbuf_r+0x12>
 8009d1c:	9a01      	ldr	r2, [sp, #4]
 8009d1e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009d22:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009d26:	425a      	negs	r2, r3
 8009d28:	415a      	adcs	r2, r3
 8009d2a:	602a      	str	r2, [r5, #0]
 8009d2c:	e7ee      	b.n	8009d0c <__swhatbuf_r+0x1c>
 8009d2e:	2340      	movs	r3, #64	; 0x40
 8009d30:	2000      	movs	r0, #0
 8009d32:	6023      	str	r3, [r4, #0]
 8009d34:	b016      	add	sp, #88	; 0x58
 8009d36:	bd70      	pop	{r4, r5, r6, pc}

08009d38 <__smakebuf_r>:
 8009d38:	898b      	ldrh	r3, [r1, #12]
 8009d3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009d3c:	079d      	lsls	r5, r3, #30
 8009d3e:	4606      	mov	r6, r0
 8009d40:	460c      	mov	r4, r1
 8009d42:	d507      	bpl.n	8009d54 <__smakebuf_r+0x1c>
 8009d44:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009d48:	6023      	str	r3, [r4, #0]
 8009d4a:	6123      	str	r3, [r4, #16]
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	6163      	str	r3, [r4, #20]
 8009d50:	b002      	add	sp, #8
 8009d52:	bd70      	pop	{r4, r5, r6, pc}
 8009d54:	ab01      	add	r3, sp, #4
 8009d56:	466a      	mov	r2, sp
 8009d58:	f7ff ffca 	bl	8009cf0 <__swhatbuf_r>
 8009d5c:	9900      	ldr	r1, [sp, #0]
 8009d5e:	4605      	mov	r5, r0
 8009d60:	4630      	mov	r0, r6
 8009d62:	f7ff fcbd 	bl	80096e0 <_malloc_r>
 8009d66:	b948      	cbnz	r0, 8009d7c <__smakebuf_r+0x44>
 8009d68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d6c:	059a      	lsls	r2, r3, #22
 8009d6e:	d4ef      	bmi.n	8009d50 <__smakebuf_r+0x18>
 8009d70:	f023 0303 	bic.w	r3, r3, #3
 8009d74:	f043 0302 	orr.w	r3, r3, #2
 8009d78:	81a3      	strh	r3, [r4, #12]
 8009d7a:	e7e3      	b.n	8009d44 <__smakebuf_r+0xc>
 8009d7c:	4b0d      	ldr	r3, [pc, #52]	; (8009db4 <__smakebuf_r+0x7c>)
 8009d7e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009d80:	89a3      	ldrh	r3, [r4, #12]
 8009d82:	6020      	str	r0, [r4, #0]
 8009d84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d88:	81a3      	strh	r3, [r4, #12]
 8009d8a:	9b00      	ldr	r3, [sp, #0]
 8009d8c:	6163      	str	r3, [r4, #20]
 8009d8e:	9b01      	ldr	r3, [sp, #4]
 8009d90:	6120      	str	r0, [r4, #16]
 8009d92:	b15b      	cbz	r3, 8009dac <__smakebuf_r+0x74>
 8009d94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d98:	4630      	mov	r0, r6
 8009d9a:	f000 f887 	bl	8009eac <_isatty_r>
 8009d9e:	b128      	cbz	r0, 8009dac <__smakebuf_r+0x74>
 8009da0:	89a3      	ldrh	r3, [r4, #12]
 8009da2:	f023 0303 	bic.w	r3, r3, #3
 8009da6:	f043 0301 	orr.w	r3, r3, #1
 8009daa:	81a3      	strh	r3, [r4, #12]
 8009dac:	89a3      	ldrh	r3, [r4, #12]
 8009dae:	431d      	orrs	r5, r3
 8009db0:	81a5      	strh	r5, [r4, #12]
 8009db2:	e7cd      	b.n	8009d50 <__smakebuf_r+0x18>
 8009db4:	08009ba5 	.word	0x08009ba5

08009db8 <__malloc_lock>:
 8009db8:	4770      	bx	lr

08009dba <__malloc_unlock>:
 8009dba:	4770      	bx	lr

08009dbc <__sread>:
 8009dbc:	b510      	push	{r4, lr}
 8009dbe:	460c      	mov	r4, r1
 8009dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dc4:	f000 f894 	bl	8009ef0 <_read_r>
 8009dc8:	2800      	cmp	r0, #0
 8009dca:	bfab      	itete	ge
 8009dcc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009dce:	89a3      	ldrhlt	r3, [r4, #12]
 8009dd0:	181b      	addge	r3, r3, r0
 8009dd2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009dd6:	bfac      	ite	ge
 8009dd8:	6563      	strge	r3, [r4, #84]	; 0x54
 8009dda:	81a3      	strhlt	r3, [r4, #12]
 8009ddc:	bd10      	pop	{r4, pc}

08009dde <__swrite>:
 8009dde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009de2:	461f      	mov	r7, r3
 8009de4:	898b      	ldrh	r3, [r1, #12]
 8009de6:	05db      	lsls	r3, r3, #23
 8009de8:	4605      	mov	r5, r0
 8009dea:	460c      	mov	r4, r1
 8009dec:	4616      	mov	r6, r2
 8009dee:	d505      	bpl.n	8009dfc <__swrite+0x1e>
 8009df0:	2302      	movs	r3, #2
 8009df2:	2200      	movs	r2, #0
 8009df4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009df8:	f000 f868 	bl	8009ecc <_lseek_r>
 8009dfc:	89a3      	ldrh	r3, [r4, #12]
 8009dfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009e06:	81a3      	strh	r3, [r4, #12]
 8009e08:	4632      	mov	r2, r6
 8009e0a:	463b      	mov	r3, r7
 8009e0c:	4628      	mov	r0, r5
 8009e0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e12:	f000 b817 	b.w	8009e44 <_write_r>

08009e16 <__sseek>:
 8009e16:	b510      	push	{r4, lr}
 8009e18:	460c      	mov	r4, r1
 8009e1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e1e:	f000 f855 	bl	8009ecc <_lseek_r>
 8009e22:	1c43      	adds	r3, r0, #1
 8009e24:	89a3      	ldrh	r3, [r4, #12]
 8009e26:	bf15      	itete	ne
 8009e28:	6560      	strne	r0, [r4, #84]	; 0x54
 8009e2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009e2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009e32:	81a3      	strheq	r3, [r4, #12]
 8009e34:	bf18      	it	ne
 8009e36:	81a3      	strhne	r3, [r4, #12]
 8009e38:	bd10      	pop	{r4, pc}

08009e3a <__sclose>:
 8009e3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e3e:	f000 b813 	b.w	8009e68 <_close_r>
	...

08009e44 <_write_r>:
 8009e44:	b538      	push	{r3, r4, r5, lr}
 8009e46:	4c07      	ldr	r4, [pc, #28]	; (8009e64 <_write_r+0x20>)
 8009e48:	4605      	mov	r5, r0
 8009e4a:	4608      	mov	r0, r1
 8009e4c:	4611      	mov	r1, r2
 8009e4e:	2200      	movs	r2, #0
 8009e50:	6022      	str	r2, [r4, #0]
 8009e52:	461a      	mov	r2, r3
 8009e54:	f7f6 ff77 	bl	8000d46 <_write>
 8009e58:	1c43      	adds	r3, r0, #1
 8009e5a:	d102      	bne.n	8009e62 <_write_r+0x1e>
 8009e5c:	6823      	ldr	r3, [r4, #0]
 8009e5e:	b103      	cbz	r3, 8009e62 <_write_r+0x1e>
 8009e60:	602b      	str	r3, [r5, #0]
 8009e62:	bd38      	pop	{r3, r4, r5, pc}
 8009e64:	20000a58 	.word	0x20000a58

08009e68 <_close_r>:
 8009e68:	b538      	push	{r3, r4, r5, lr}
 8009e6a:	4c06      	ldr	r4, [pc, #24]	; (8009e84 <_close_r+0x1c>)
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	4605      	mov	r5, r0
 8009e70:	4608      	mov	r0, r1
 8009e72:	6023      	str	r3, [r4, #0]
 8009e74:	f7f6 ff83 	bl	8000d7e <_close>
 8009e78:	1c43      	adds	r3, r0, #1
 8009e7a:	d102      	bne.n	8009e82 <_close_r+0x1a>
 8009e7c:	6823      	ldr	r3, [r4, #0]
 8009e7e:	b103      	cbz	r3, 8009e82 <_close_r+0x1a>
 8009e80:	602b      	str	r3, [r5, #0]
 8009e82:	bd38      	pop	{r3, r4, r5, pc}
 8009e84:	20000a58 	.word	0x20000a58

08009e88 <_fstat_r>:
 8009e88:	b538      	push	{r3, r4, r5, lr}
 8009e8a:	4c07      	ldr	r4, [pc, #28]	; (8009ea8 <_fstat_r+0x20>)
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	4605      	mov	r5, r0
 8009e90:	4608      	mov	r0, r1
 8009e92:	4611      	mov	r1, r2
 8009e94:	6023      	str	r3, [r4, #0]
 8009e96:	f7f6 ff7e 	bl	8000d96 <_fstat>
 8009e9a:	1c43      	adds	r3, r0, #1
 8009e9c:	d102      	bne.n	8009ea4 <_fstat_r+0x1c>
 8009e9e:	6823      	ldr	r3, [r4, #0]
 8009ea0:	b103      	cbz	r3, 8009ea4 <_fstat_r+0x1c>
 8009ea2:	602b      	str	r3, [r5, #0]
 8009ea4:	bd38      	pop	{r3, r4, r5, pc}
 8009ea6:	bf00      	nop
 8009ea8:	20000a58 	.word	0x20000a58

08009eac <_isatty_r>:
 8009eac:	b538      	push	{r3, r4, r5, lr}
 8009eae:	4c06      	ldr	r4, [pc, #24]	; (8009ec8 <_isatty_r+0x1c>)
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	4605      	mov	r5, r0
 8009eb4:	4608      	mov	r0, r1
 8009eb6:	6023      	str	r3, [r4, #0]
 8009eb8:	f7f6 ff7d 	bl	8000db6 <_isatty>
 8009ebc:	1c43      	adds	r3, r0, #1
 8009ebe:	d102      	bne.n	8009ec6 <_isatty_r+0x1a>
 8009ec0:	6823      	ldr	r3, [r4, #0]
 8009ec2:	b103      	cbz	r3, 8009ec6 <_isatty_r+0x1a>
 8009ec4:	602b      	str	r3, [r5, #0]
 8009ec6:	bd38      	pop	{r3, r4, r5, pc}
 8009ec8:	20000a58 	.word	0x20000a58

08009ecc <_lseek_r>:
 8009ecc:	b538      	push	{r3, r4, r5, lr}
 8009ece:	4c07      	ldr	r4, [pc, #28]	; (8009eec <_lseek_r+0x20>)
 8009ed0:	4605      	mov	r5, r0
 8009ed2:	4608      	mov	r0, r1
 8009ed4:	4611      	mov	r1, r2
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	6022      	str	r2, [r4, #0]
 8009eda:	461a      	mov	r2, r3
 8009edc:	f7f6 ff76 	bl	8000dcc <_lseek>
 8009ee0:	1c43      	adds	r3, r0, #1
 8009ee2:	d102      	bne.n	8009eea <_lseek_r+0x1e>
 8009ee4:	6823      	ldr	r3, [r4, #0]
 8009ee6:	b103      	cbz	r3, 8009eea <_lseek_r+0x1e>
 8009ee8:	602b      	str	r3, [r5, #0]
 8009eea:	bd38      	pop	{r3, r4, r5, pc}
 8009eec:	20000a58 	.word	0x20000a58

08009ef0 <_read_r>:
 8009ef0:	b538      	push	{r3, r4, r5, lr}
 8009ef2:	4c07      	ldr	r4, [pc, #28]	; (8009f10 <_read_r+0x20>)
 8009ef4:	4605      	mov	r5, r0
 8009ef6:	4608      	mov	r0, r1
 8009ef8:	4611      	mov	r1, r2
 8009efa:	2200      	movs	r2, #0
 8009efc:	6022      	str	r2, [r4, #0]
 8009efe:	461a      	mov	r2, r3
 8009f00:	f7f6 ff04 	bl	8000d0c <_read>
 8009f04:	1c43      	adds	r3, r0, #1
 8009f06:	d102      	bne.n	8009f0e <_read_r+0x1e>
 8009f08:	6823      	ldr	r3, [r4, #0]
 8009f0a:	b103      	cbz	r3, 8009f0e <_read_r+0x1e>
 8009f0c:	602b      	str	r3, [r5, #0]
 8009f0e:	bd38      	pop	{r3, r4, r5, pc}
 8009f10:	20000a58 	.word	0x20000a58

08009f14 <_init>:
 8009f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f16:	bf00      	nop
 8009f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f1a:	bc08      	pop	{r3}
 8009f1c:	469e      	mov	lr, r3
 8009f1e:	4770      	bx	lr

08009f20 <_fini>:
 8009f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f22:	bf00      	nop
 8009f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f26:	bc08      	pop	{r3}
 8009f28:	469e      	mov	lr, r3
 8009f2a:	4770      	bx	lr
