
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 407.129 ; gain = 103.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/top.v:29]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'video_pll' [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.runs/synth_1/.Xil/Vivado-4620-PC-201805041311/realtime/video_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'video_pll' (2#1) [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.runs/synth_1/.Xil/Vivado-4620-PC-201805041311/realtime/video_pll_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'adc_pll' [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.runs/synth_1/.Xil/Vivado-4620-PC-201805041311/realtime/adc_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'adc_pll' (3#1) [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.runs/synth_1/.Xil/Vivado-4620-PC-201805041311/realtime/adc_pll_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'color_bar' [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/color_bar.v:33]
	Parameter H_ACTIVE bound to: 16'b0000010000000000 
	Parameter H_FP bound to: 16'b0000000000011000 
	Parameter H_SYNC bound to: 16'b0000000010001000 
	Parameter H_BP bound to: 16'b0000000010100000 
	Parameter V_ACTIVE bound to: 16'b0000001100000000 
	Parameter V_FP bound to: 16'b0000000000000011 
	Parameter V_SYNC bound to: 16'b0000000000000110 
	Parameter V_BP bound to: 16'b0000000000011101 
	Parameter HS_POL bound to: 1'b0 
	Parameter VS_POL bound to: 1'b0 
	Parameter H_TOTAL bound to: 16'b0000010101000000 
	Parameter V_TOTAL bound to: 16'b0000001100100110 
	Parameter WHITE_R bound to: 8'b11111111 
	Parameter WHITE_G bound to: 8'b11111111 
	Parameter WHITE_B bound to: 8'b11111111 
	Parameter YELLOW_R bound to: 8'b11111111 
	Parameter YELLOW_G bound to: 8'b11111111 
	Parameter YELLOW_B bound to: 8'b00000000 
	Parameter CYAN_R bound to: 8'b00000000 
	Parameter CYAN_G bound to: 8'b11111111 
	Parameter CYAN_B bound to: 8'b11111111 
	Parameter GREEN_R bound to: 8'b00000000 
	Parameter GREEN_G bound to: 8'b11111111 
	Parameter GREEN_B bound to: 8'b00000000 
	Parameter MAGENTA_R bound to: 8'b11111111 
	Parameter MAGENTA_G bound to: 8'b00000000 
	Parameter MAGENTA_B bound to: 8'b11111111 
	Parameter RED_R bound to: 8'b11111111 
	Parameter RED_G bound to: 8'b00000000 
	Parameter RED_B bound to: 8'b00000000 
	Parameter BLUE_R bound to: 8'b00000000 
	Parameter BLUE_G bound to: 8'b00000000 
	Parameter BLUE_B bound to: 8'b11111111 
	Parameter BLACK_R bound to: 8'b00000000 
	Parameter BLACK_G bound to: 8'b00000000 
	Parameter BLACK_B bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'color_bar' (4#1) [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/color_bar.v:33]
INFO: [Synth 8-638] synthesizing module 'ad7606_if' [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/ad7606_if.v:30]
	Parameter IDLE bound to: 4'b0000 
	Parameter AD_CONV bound to: 4'b0001 
	Parameter Wait_1 bound to: 4'b0010 
	Parameter Wait_busy bound to: 4'b0011 
	Parameter READ_CH1 bound to: 4'b0100 
	Parameter READ_CH2 bound to: 4'b0101 
	Parameter READ_CH3 bound to: 4'b0110 
	Parameter READ_CH4 bound to: 4'b0111 
	Parameter READ_CH5 bound to: 4'b1000 
	Parameter READ_CH6 bound to: 4'b1001 
	Parameter READ_CH7 bound to: 4'b1010 
	Parameter READ_CH8 bound to: 4'b1011 
	Parameter READ_DONE bound to: 4'b1100 
INFO: [Synth 8-256] done synthesizing module 'ad7606_if' (5#1) [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/ad7606_if.v:30]
INFO: [Synth 8-638] synthesizing module 'grid_display' [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/grid_display.v:29]
INFO: [Synth 8-638] synthesizing module 'timing_gen_xy' [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/timing_gen_xy.v:29]
INFO: [Synth 8-256] done synthesizing module 'timing_gen_xy' (6#1) [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/timing_gen_xy.v:29]
INFO: [Synth 8-256] done synthesizing module 'grid_display' (7#1) [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/grid_display.v:29]
INFO: [Synth 8-638] synthesizing module 'ad7606_sample' [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/ad7606_sample.v:29]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_SAMPLE bound to: 1 - type: integer 
	Parameter S_WAIT bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element adc_data_narrow_d0_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/ad7606_sample.v:73]
INFO: [Synth 8-256] done synthesizing module 'ad7606_sample' (8#1) [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/ad7606_sample.v:29]
WARNING: [Synth 8-689] width (11) of port connection 'adc_buf_addr' does not match port width (12) of module 'ad7606_sample' [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/top.v:179]
WARNING: [Synth 8-689] width (11) of port connection 'adc_buf_addr' does not match port width (12) of module 'ad7606_sample' [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/top.v:188]
INFO: [Synth 8-638] synthesizing module 'wav_display' [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/wav_display.v:29]
INFO: [Synth 8-638] synthesizing module 'dpram1024x8' [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.runs/synth_1/.Xil/Vivado-4620-PC-201805041311/realtime/dpram1024x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dpram1024x8' (9#1) [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.runs/synth_1/.Xil/Vivado-4620-PC-201805041311/realtime/dpram1024x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'wav_display' (10#1) [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/wav_display.v:29]
WARNING: [Synth 8-689] width (11) of port connection 'adc_buf_addr' does not match port width (12) of module 'wav_display' [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/top.v:198]
WARNING: [Synth 8-689] width (11) of port connection 'adc_buf_addr' does not match port width (12) of module 'wav_display' [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/top.v:215]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/top.v:29]
WARNING: [Synth 8-3331] design wav_display has unconnected port adc_buf_addr[11]
WARNING: [Synth 8-3331] design wav_display has unconnected port adc_buf_addr[10]
WARNING: [Synth 8-3331] design ad7606_if has unconnected port first_data
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 459.195 ; gain = 155.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 459.195 ; gain = 155.234
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.runs/synth_1/.Xil/Vivado-4620-PC-201805041311/dcp3/video_pll_in_context.xdc] for cell 'video_pll_m0'
Finished Parsing XDC File [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.runs/synth_1/.Xil/Vivado-4620-PC-201805041311/dcp3/video_pll_in_context.xdc] for cell 'video_pll_m0'
Parsing XDC File [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.runs/synth_1/.Xil/Vivado-4620-PC-201805041311/dcp4/adc_pll_in_context.xdc] for cell 'adc_pll_m0'
Finished Parsing XDC File [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.runs/synth_1/.Xil/Vivado-4620-PC-201805041311/dcp4/adc_pll_in_context.xdc] for cell 'adc_pll_m0'
Parsing XDC File [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.runs/synth_1/.Xil/Vivado-4620-PC-201805041311/dcp5/dpram1024x8_in_context.xdc] for cell 'wav_display_m0/buffer'
Finished Parsing XDC File [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.runs/synth_1/.Xil/Vivado-4620-PC-201805041311/dcp5/dpram1024x8_in_context.xdc] for cell 'wav_display_m0/buffer'
Parsing XDC File [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.runs/synth_1/.Xil/Vivado-4620-PC-201805041311/dcp5/dpram1024x8_in_context.xdc] for cell 'wav_display_m1/buffer'
Finished Parsing XDC File [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.runs/synth_1/.Xil/Vivado-4620-PC-201805041311/dcp5/dpram1024x8_in_context.xdc] for cell 'wav_display_m1/buffer'
Parsing XDC File [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/constrs_1/new/ad7606_vga.xdc]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/constrs_1/new/ad7606_vga.xdc:79]
Finished Parsing XDC File [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/constrs_1/new/ad7606_vga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/constrs_1/new/ad7606_vga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 815.277 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'wav_display_m0/buffer' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'wav_display_m1/buffer' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 815.277 ; gain = 511.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 815.277 ; gain = 511.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for adc_pll_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for video_pll_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for wav_display_m0/buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for wav_display_m1/buffer. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 815.277 ; gain = 511.316
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ad7606_if'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ad_data_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ad_convstab" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ad_rd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ad_cs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rst_cnt_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/ad7606_if.v:78]
WARNING: [Synth 8-6014] Unused sequential element x_cnt_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/timing_gen_xy.v:75]
WARNING: [Synth 8-6014] Unused sequential element y_cnt_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/timing_gen_xy.v:84]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wait_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "wait_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rdaddress_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/wav_display.v:72]
WARNING: [Synth 8-6014] Unused sequential element rdaddress_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/wav_display.v:72]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                 AD_CONV |                             0001 |                             0001
                  Wait_1 |                             0010 |                             0010
               Wait_busy |                             0011 |                             0011
                READ_CH1 |                             0100 |                             0100
                READ_CH2 |                             0101 |                             0101
                READ_CH3 |                             0110 |                             0110
                READ_CH4 |                             0111 |                             0111
                READ_CH5 |                             1000 |                             1000
                READ_CH6 |                             1001 |                             1001
                READ_CH7 |                             1010 |                             1010
                READ_CH8 |                             1011 |                             1011
               READ_DONE |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ad7606_if'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 815.277 ; gain = 511.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 9     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 8     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	  13 Input      6 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
	  10 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module color_bar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 1     
Module ad7606_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	  13 Input      6 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 16    
Module timing_gen_xy 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module grid_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module ad7606_sample 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module wav_display__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module wav_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ad7606_if_m0/ad_ch3_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/ad7606_if.v:97]
WARNING: [Synth 8-6014] Unused sequential element ad7606_if_m0/ad_ch4_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/ad7606_if.v:98]
WARNING: [Synth 8-6014] Unused sequential element ad7606_if_m0/ad_ch5_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/ad7606_if.v:99]
WARNING: [Synth 8-6014] Unused sequential element ad7606_if_m0/ad_ch6_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/ad7606_if.v:100]
WARNING: [Synth 8-6014] Unused sequential element ad7606_if_m0/ad_ch7_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/ad7606_if.v:101]
WARNING: [Synth 8-6014] Unused sequential element ad7606_if_m0/ad_ch8_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/ad7606_if.v:102]
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "color_bar_m0/v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "color_bar_m0/h_active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ad7606_sample_m0/wait_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ad7606_sample_m0/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ad7606_sample_m0/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ad7606_sample_m1/wait_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ad7606_sample_m1/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ad7606_sample_m1/state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ad7606_if_m0/rst_cnt_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/ad7606_if.v:78]
WARNING: [Synth 8-6014] Unused sequential element grid_display_m0/timing_gen_xy_m0/x_cnt_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/timing_gen_xy.v:75]
WARNING: [Synth 8-6014] Unused sequential element grid_display_m0/timing_gen_xy_m0/y_cnt_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/timing_gen_xy.v:84]
WARNING: [Synth 8-6014] Unused sequential element wav_display_m0/timing_gen_xy_m0/x_cnt_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/timing_gen_xy.v:75]
WARNING: [Synth 8-6014] Unused sequential element wav_display_m0/timing_gen_xy_m0/y_cnt_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/timing_gen_xy.v:84]
WARNING: [Synth 8-6014] Unused sequential element wav_display_m0/rdaddress_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/wav_display.v:72]
WARNING: [Synth 8-6014] Unused sequential element wav_display_m1/timing_gen_xy_m0/x_cnt_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/timing_gen_xy.v:75]
WARNING: [Synth 8-6014] Unused sequential element wav_display_m1/timing_gen_xy_m0/y_cnt_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/timing_gen_xy.v:84]
WARNING: [Synth 8-6014] Unused sequential element wav_display_m1/rdaddress_reg was removed.  [D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.srcs/sources_1/src/wav_display.v:72]
WARNING: [Synth 8-3917] design top has port ad7606_os[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port ad7606_os[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port ad7606_os[0] driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port ad7606_first_data
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[3]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[4]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[5]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[6]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[2]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[3]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[4]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[5]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[6]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[3]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[4]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[5]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[6]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[3]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[4]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[5]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[7]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[10]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[11]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[12]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[13]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[19]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[20]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[21]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[3]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[5]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[10]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[11]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[12]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[13]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[19]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[20]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[21]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]' (FD) to 'grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ad7606_sample_m0/state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ad7606_sample_m1/state_reg[2] )
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[5]' (FD) to 'grid_display_m0/v_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[6]' (FD) to 'grid_display_m0/v_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[10]' (FD) to 'grid_display_m0/v_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[11]' (FD) to 'grid_display_m0/v_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[12]' (FD) to 'grid_display_m0/v_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[13]' (FD) to 'grid_display_m0/v_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[19]' (FD) to 'grid_display_m0/v_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[20]' (FD) to 'grid_display_m0/v_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[21]' (FD) to 'grid_display_m0/v_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[5]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[7]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[10]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[11]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[12]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[13]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[19]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[20]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[21]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[21]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[5]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[10]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[11]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[12]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[13]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[19]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[23]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[20]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[21]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[21]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'grid_display_m0/v_data_reg[3]' (FD) to 'grid_display_m0/v_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[3]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[4]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[3]' (FD) to 'wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/v_data_reg[5]' (FD) to 'wav_display_m0/v_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/v_data_reg[6]' (FD) to 'wav_display_m0/v_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/v_data_reg[10]' (FD) to 'wav_display_m0/v_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/v_data_reg[11]' (FD) to 'wav_display_m0/v_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/v_data_reg[12]' (FD) to 'wav_display_m0/v_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/v_data_reg[13]' (FD) to 'wav_display_m0/v_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/v_data_reg[19]' (FD) to 'wav_display_m0/v_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/v_data_reg[20]' (FD) to 'wav_display_m0/v_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/v_data_reg[21]' (FD) to 'wav_display_m0/v_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[5]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[6]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[7]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[10]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[11]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[12]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[13]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[19]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[20]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[21]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[21]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[22]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[5]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[6]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[7]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[10]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[11]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[12]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[13]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[19]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[23]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[20]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[21]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[21]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'wav_display_m0/v_data_reg[3]' (FD) to 'wav_display_m0/v_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[3]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[4]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[3]' (FD) to 'wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[4]'
INFO: [Synth 8-3886] merging instance 'wav_display_m1/v_data_reg[5]' (FD) to 'wav_display_m1/v_data_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m0/state_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_if_m0/ad_ch1_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_if_m0/ad_ch1_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_if_m0/ad_ch1_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_if_m0/ad_ch1_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_if_m0/ad_ch1_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_if_m0/ad_ch1_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_if_m0/ad_ch1_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_if_m0/ad_ch1_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m0/adc_data_offset_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m0/adc_data_offset_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m0/adc_data_offset_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m0/adc_data_offset_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m0/adc_data_offset_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m0/adc_data_offset_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m0/adc_data_offset_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m0/adc_data_offset_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m0/adc_data_offset_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m1/state_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_if_m0/ad_ch2_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_if_m0/ad_ch2_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_if_m0/ad_ch2_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_if_m0/ad_ch2_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_if_m0/ad_ch2_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_if_m0/ad_ch2_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_if_m0/ad_ch2_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_if_m0/ad_ch2_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m1/adc_data_offset_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m1/adc_data_offset_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m1/adc_data_offset_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m1/adc_data_offset_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m1/adc_data_offset_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m1/adc_data_offset_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m1/adc_data_offset_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m1/adc_data_offset_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ad7606_sample_m1/adc_data_offset_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (color_bar_m0/rgb_b_reg_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (color_bar_m0/rgb_b_reg_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (color_bar_m0/rgb_b_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (color_bar_m0/rgb_g_reg_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (color_bar_m0/rgb_g_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (color_bar_m0/rgb_r_reg_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (color_bar_m0/rgb_r_reg_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (color_bar_m0/rgb_r_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/v_data_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/v_data_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/v_data_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/v_data_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/v_data_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/v_data_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/v_data_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grid_display_m0/v_data_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/v_data_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/v_data_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/v_data_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/v_data_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/v_data_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/v_data_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/v_data_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m0/v_data_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[0]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 815.277 ; gain = 511.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'video_pll_m0/clk_out1' to pin 'video_pll_m0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'video_pll_m0/clk_in1' to 'sys_clk_ibufgds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'adc_pll_m0/clk_out1' to pin 'adc_pll_m0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'adc_pll_m0/clk_in1' to 'sys_clk_ibufgds/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 815.277 ; gain = 511.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 828.945 ; gain = 524.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 831.379 ; gain = 527.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 831.379 ; gain = 527.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 831.379 ; gain = 527.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 831.379 ; gain = 527.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 831.379 ; gain = 527.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 831.379 ; gain = 527.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 831.379 ; gain = 527.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | wav_display_m1/timing_gen_xy_m0/hs_d1_reg         | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[23] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top         | wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15] | 3      | 4     | NO           | NO                 | NO                | 4      | 0       | 
|top         | wav_display_m1/timing_gen_xy_m0/i_data_d1_reg[23] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |video_pll     |         1|
|2     |adc_pll       |         1|
|3     |dpram1024x8   |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |adc_pll        |     1|
|2     |dpram1024x8    |     1|
|3     |dpram1024x8__2 |     1|
|4     |video_pll      |     1|
|5     |CARRY4         |    53|
|6     |LUT1           |    32|
|7     |LUT2           |    89|
|8     |LUT3           |    65|
|9     |LUT4           |    63|
|10    |LUT5           |   108|
|11    |LUT6           |    74|
|12    |SRL16E         |     9|
|13    |FDCE           |   255|
|14    |FDRE           |    95|
|15    |FDSE           |     7|
|16    |IBUF           |    10|
|17    |IBUFDS         |     1|
|18    |OBUF           |    25|
+------+---------------+------+

Report Instance Areas: 
+------+---------------------+-----------------------+------+
|      |Instance             |Module                 |Cells |
+------+---------------------+-----------------------+------+
|1     |top                  |                       |   906|
|2     |  ad7606_if_m0       |ad7606_if              |   113|
|3     |  ad7606_sample_m0   |ad7606_sample          |   126|
|4     |  ad7606_sample_m1   |ad7606_sample_0        |   126|
|5     |  color_bar_m0       |color_bar              |   114|
|6     |  grid_display_m0    |grid_display           |   115|
|7     |    timing_gen_xy_m0 |timing_gen_xy_2        |    92|
|8     |  wav_display_m0     |wav_display__xdcDup__1 |   132|
|9     |    timing_gen_xy_m0 |timing_gen_xy_1        |    96|
|10    |  wav_display_m1     |wav_display            |   140|
|11    |    timing_gen_xy_m0 |timing_gen_xy          |   102|
+------+---------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 831.379 ; gain = 527.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 142 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 831.379 ; gain = 171.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 831.379 ; gain = 527.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
173 Infos, 134 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 831.379 ; gain = 538.891
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7101/demo/17_ad7606_vga_test/ad7606_vga_test/ad7606_vga_test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 831.379 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 28 13:50:18 2018...
