/* 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
*/


#ifdef _ERR_MSG_MODULE_NAME
  #error "_ERR_MSG_MODULE_NAME redefined"
#endif

#define _ERR_MSG_MODULE_NAME BSL_SOC_MBIST


#include <shared/bsl.h>

#include <soc/dcmn/error.h>
#include <soc/mcm/memregs.h> 
#include <soc/cmic.h>        
#include <soc/error.h>
#include <soc/cm.h>
#include <sal/core/time.h>
#include <sal/core/thread.h>
#include <sal/core/boot.h>
#include <soc/dpp/ARAD/arad_init.h>
#include <soc/dcmn/dcmn_mbist.h>
#include <soc/dpp/drv.h>

#ifdef BCM_88650_A0

#define MBIST_toPauseIR 0
#define MBIST_toPauseDR 0x40000000
#define MBIST_toRTI     0x80000000

#define TestTimeMultiplier 1

#define ARAD_MBIST_SER_TEST_R 1
#define ARAD_MBIST_SER_TEST_TV 2
#define ARAD_MBIST_SER_TEST_TOFAIL 3
#define ARAD_MBIST_SER_TEST_MIN 1
#define ARAD_MBIST_SER_TEST_MAX 3

STATIC dcmn_mbist_device_t arad_mbist_device = {10, ECI_REG_0270r, ECI_REG_0271r, ECI_REG_0272r};









const uint8 plus_sw_membisr_ihb_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x80000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 81),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3fffe000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 108),
    DCMN_MBIST_WRITE(0x203ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3fffe000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x213ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(199381 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 108),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000fff, 0x40000fff, 34),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400007ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000040, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x407fffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40ffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000040, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x407fffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000040, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47ffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47ffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47ffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47ffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040400 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000fc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000020, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400007ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff8, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x41ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2041000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff8, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2060000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff8, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2042000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2044000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2048000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2050000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffffe, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *plus_sw_membisr_ihb_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP9_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP9_WIR.UserIRBit45 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST25_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_tcam_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_tcam_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_tcam_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_tcam_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller ihb_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller ihb_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP34"
  "\nStarting Controller ihb_tcam_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller ihb_tcam_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller ihb_tcam_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller ihb_tcam_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP33"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS54 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS58 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS59 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS68 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS69 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS60 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS61 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS62 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS63 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS64 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS65 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS66 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS67 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller ihb_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller ihb_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller ihb_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller ihb_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller ihb_tcam_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller ihb_tcam_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller ihb_tcam_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller ihb_tcam_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller ihb_tcam_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller ihb_tcam_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller ihb_tcam_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller ihb_tcam_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP9.WBP9"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP9.WBP10"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP9.WBP11"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP9.WBP12"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP9.WBP13"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP9.WBP14"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP9.WBP15"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP9.WBP16"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP16_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP9.WBP17"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP17_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP9.WBP18"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP18_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP9.WBP0"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP9.WBP19"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP19_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP9.WBP20"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP20_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP9.WBP21"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP21_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL connected to BP9.WBP22"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP22_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL connected to BP9.WBP23"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP23_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST25_LVISION_MBISTPG_CTRL connected to BP9.WBP24"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP24_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL connected to BP9.WBP25"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP25_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL connected to BP9.WBP26"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP26_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL connected to BP9.WBP27"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP27_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL connected to BP9.WBP28"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP28_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP9.WBP1"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP9.WBP2"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP9.WBP3"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP9.WBP4"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP9.WBP5"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP9.WBP6"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP9.WBP7"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP9.WBP8"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP9.WBP29"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP29_SHORT_SETUP"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP9.WBP34"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP34_SHORT_SETUP"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_tcam_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP9.WBP30"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP30_SHORT_SETUP"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_tcam_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP9.WBP31"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP31_SHORT_SETUP"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_tcam_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP9.WBP32"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP32_SHORT_SETUP"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_tcam_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP9.WBP33"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP33_SHORT_SETUP"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t plus_sw_membisr_ihb_pf_script = {
    plus_sw_membisr_ihb_pf_commands,
    plus_sw_membisr_ihb_pf_comments,
    sizeof(plus_sw_membisr_ihb_pf_commands),
    148,
    "plus_sw_membisr_ihb_pf",
    40
};



const uint8 plus_sw_membisr_irdp_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x80004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 60),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 70),
    DCMN_MBIST_WRITE(0x80ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x84ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(234587 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 70),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000f, 34),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff80, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400007ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x814000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x818000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810400 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x811000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x812000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000001f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *plus_sw_membisr_irdp_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP11_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP11_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP11.WBP0"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP11.WBP1"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP11.WBP4"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP11.WBP6"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP11.WBP7"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP11.WBP9"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP11.WBP8"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP11.WBP14"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP11.WBP15"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP11.WBP10"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP11.WBP11"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP11.WBP12"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP11.WBP13"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP11.WBP2"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP11.WBP3"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP11.WBP5"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t plus_sw_membisr_irdp_pf_script = {
    plus_sw_membisr_irdp_pf_commands,
    plus_sw_membisr_irdp_pf_comments,
    sizeof(plus_sw_membisr_irdp_pf_commands),
    72,
    "plus_sw_membisr_irdp_pf",
    40
};



const uint8 plus_sw_membisr_pcu_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40330cf3, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x804052c + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40330cf3, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x804252c + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(78352 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40330cf3, 0x40330cf1, 48),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040c00 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040820 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040900 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43ffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040804 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040808 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *plus_sw_membisr_pcu_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP58_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP58_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller pcu_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller pcu_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller pcu_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller pcu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller pcu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller pcu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller pcu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller pcu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller pcu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP58.WBP9"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP58.WBP4"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP58.WBP7"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP58.WBP1"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP58.WBP2"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t plus_sw_membisr_pcu_pf_script = {
    plus_sw_membisr_pcu_pf_commands,
    plus_sw_membisr_pcu_pf_comments,
    sizeof(plus_sw_membisr_pcu_pf_commands),
    28,
    "plus_sw_membisr_pcu_pf",
    40
};



const uint8 plus_sw_membistv_pcu_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cf30f, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x80402d2 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cf30f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x80422d2 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(41453 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cf30f, 0x400cf30d, 48),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040840 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040880 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040802 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040a00 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *plus_sw_membistv_pcu_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP58_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP58_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST4_cntrl by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST6_cntrl by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST7_cntrl by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST1_cntrl by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST9_cntrl by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting controller pcu_clk_MBIST4_cntrl"
  "\nStarting controller pcu_clk_MBIST6_cntrl"
  "\nStarting controller pcu_clk_MBIST7_cntrl"
  "\nStarting controller pcu_clk_MBIST1_cntrl"
  "\nStarting controller pcu_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller pcu_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller pcu_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller pcu_clk_MBIST6_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller pcu_clk_MBIST6_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller pcu_clk_MBIST7_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller pcu_clk_MBIST7_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller pcu_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller pcu_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller pcu_clk_MBIST9_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller pcu_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST4_cntrl connected to BP58.WBP3"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST6_cntrl connected to BP58.WBP5"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST7_cntrl connected to BP58.WBP6"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST1_cntrl connected to BP58.WBP0"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST9_cntrl connected to BP58.WBP8"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t plus_sw_membistv_pcu_pf_script = {
    plus_sw_membistv_pcu_pf_commands,
    plus_sw_membistv_pcu_pf_comments,
    sizeof(plus_sw_membistv_pcu_pf_commands),
    28,
    "plus_sw_membistv_pcu_pf",
    40
};



const uint8 sw_membisr_dbf_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7e00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000001, 50),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27e00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(170892 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40003ffd, 50),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xa000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xc000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_dbf_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP5.WBP0"
  "\nLoading TAP Instruction BP5_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP5.WBP1"
  "\nLoading TAP Instruction BP5_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP5.WBP2"
  "\nLoading TAP Instruction BP5_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP5.WBP3"
  "\nLoading TAP Instruction BP5_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP5.WBP4"
  "\nLoading TAP Instruction BP5_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP5.WBP5"
  "\nLoading TAP Instruction BP5_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_dbf_pf_script = {
    sw_membisr_dbf_pf_commands,
    sw_membisr_dbf_pf_comments,
    sizeof(sw_membisr_dbf_pf_commands),
    32,
    "sw_membisr_dbf_pf",
    40
};



const uint8 sw_membisr_eci_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2008000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10080400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2008000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10084400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2008000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(7123 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 40),
    DCMN_MBIST_WRITE(0x2008000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x18081400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2008000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dfffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffffe, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x18081000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2008000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_eci_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP1 USER_IR_BIT27 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP1.WBP0"
  "\nLoading TAP Instruction BP1_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP1 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_eci_pf_script = {
    sw_membisr_eci_pf_commands,
    sw_membisr_eci_pf_comments,
    sizeof(sw_membisr_eci_pf_commands),
    11,
    "sw_membisr_eci_pf",
    40
};



const uint8 sw_membisr_egq_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1770000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cfcff, 0x40000001, 62),
    DCMN_MBIST_WRITE(0x80401e8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003fcc0, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x1770000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cfcff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80421e8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003fcc0, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(312021 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cfcff, 0x400cfcfd, 62),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003fcc0, 0x4003fcc0, 34),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040808 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000007, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040820 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040880 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040900 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040840 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_egq_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP6_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP6_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS35 for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP6.WBP17"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP17_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP6.WBP0"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP6.WBP19"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP19_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP6.WBP21"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP21_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL connected to BP6.WBP22"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP22_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP6.WBP1"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP6.WBP2"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP6.WBP4"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP6.WBP5"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP6.WBP6"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP6.WBP8"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP6.WBP20"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP20_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_egq_pf_script = {
    sw_membisr_egq_pf_commands,
    sw_membisr_egq_pf_comments,
    sizeof(sw_membisr_egq_pf_commands),
    56,
    "sw_membisr_egq_pf",
    40
};



const uint8 sw_membisr_epni_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2ee00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x703cfcff, 0x40000001, 60),
    DCMN_MBIST_WRITE(0x8040131 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2ee00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x703cfcff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8042131 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(119058 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x703cfcff, 0x703cfcfd, 60),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x400000c3, 34),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040801 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000007, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040820 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400007ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000007, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040900 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400007ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_epni_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP7.WBP9"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP7.WBP13"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP7.WBP14"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP7.WBP0"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP7.WBP1"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP7.WBP2"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP7.WBP4"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP7.WBP5"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP7.WBP6"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP7.WBP8"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP7.WBP17"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP17_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_epni_pf_script = {
    sw_membisr_epni_pf_commands,
    sw_membisr_epni_pf_comments,
    sizeof(sw_membisr_epni_pf_commands),
    52,
    "sw_membisr_epni_pf",
    40
};



const uint8 sw_membisr_fdrc_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ff3f, 0x40000001, 52),
    DCMN_MBIST_WRITE(0x804007d + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ff3f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x804207d + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(37729 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ff3f, 0x4003ff3d, 52),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040801 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040804 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040808 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000001f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040820 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040840 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000001f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_fdrc_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP8_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP8_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP8.WBP0"
  "\nLoading TAP Instruction BP8_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP8.WBP1"
  "\nLoading TAP Instruction BP8_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP8.WBP3"
  "\nLoading TAP Instruction BP8_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP8.WBP4"
  "\nLoading TAP Instruction BP8_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP8.WBP5"
  "\nLoading TAP Instruction BP8_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP8.WBP6"
  "\nLoading TAP Instruction BP8_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP8.WBP7"
  "\nLoading TAP Instruction BP8_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_fdrc_pf_script = {
    sw_membisr_fdrc_pf_commands,
    sw_membisr_fdrc_pf_comments,
    sizeof(sw_membisr_fdrc_pf_commands),
    36,
    "sw_membisr_fdrc_pf",
    40
};



const uint8 sw_membisr_ihb_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x80000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3fff8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 104),
    DCMN_MBIST_WRITE(0x203ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3fff8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x213ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(170898 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 104),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000ff, 34),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000020, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000040, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000040, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x407fffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2050000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x407fffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000020, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403fffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000020, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43ffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2060000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43ffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47ffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000040, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040400 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000020, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000040, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x41ffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2041000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400007e0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2042000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400007e0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000003f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000003f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400007ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2044000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2048000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x18 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_ihb_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP9_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP9_WIR.UserIRBit45 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST30_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST31_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_tcam_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ihb_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller ihb_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller ihb_tcam_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP30"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS62 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS63 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS64 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS65 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS54 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS58 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS59 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS60 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS61 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller ihb_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller ihb_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller ihb_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller ihb_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller ihb_tcam_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller ihb_tcam_clk_MBIST2_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP9.WBP9"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP9.WBP10"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP9.WBP11"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP9.WBP12"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP9.WBP13"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP9.WBP14"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP9.WBP15"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP9.WBP16"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP16_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP9.WBP17"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP17_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP9.WBP31"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP31_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP9.WBP0"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP9.WBP18"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP18_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP9.WBP19"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP19_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP9.WBP20"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP20_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL connected to BP9.WBP21"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP21_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL connected to BP9.WBP22"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP22_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL connected to BP9.WBP32"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP32_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL connected to BP9.WBP23"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP23_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL connected to BP9.WBP24"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP24_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL connected to BP9.WBP25"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP25_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL connected to BP9.WBP26"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP26_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP9.WBP1"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST30_LVISION_MBISTPG_CTRL connected to BP9.WBP27"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP27_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST31_LVISION_MBISTPG_CTRL connected to BP9.WBP28"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP28_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP9.WBP2"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP9.WBP3"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP9.WBP4"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP9.WBP5"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP9.WBP6"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP9.WBP7"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP9.WBP8"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP9.WBP29"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP29_SHORT_SETUP"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihb_tcam_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP9.WBP30"
  "\nLoading TAP Instruction BP9_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP9 Instruction WBP30_SHORT_SETUP"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_ihb_pf_script = {
    sw_membisr_ihb_pf_commands,
    sw_membisr_ihb_pf_comments,
    sizeof(sw_membisr_ihb_pf_commands),
    140,
    "sw_membisr_ihb_pf",
    40
};



const uint8 sw_membisr_ihp_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3ff7ff00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7cffffff, 0x40000001, 116),
    DCMN_MBIST_WRITE(0x407efff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40fff3ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x3ff7ff00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7cffffff, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x427efff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40fff3ff, 0x40000000, 34),
    DCMN_MBIST_WAIT(906264 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7cffffff, 0x7cfffffd, 116),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40fff3ff, 0x40fff3ff, 34),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401ffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40a0000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401ffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40c0000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401ffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43ffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000003f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003e0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000003f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000003f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000003f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000003f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000003f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000003f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000003f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000003f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080400 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000003f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4082000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4084000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4088000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff8, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000001f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4090000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000001f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_ihp_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP10_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP10_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP39"
  "\nStarting Controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP40"
  "\nStarting Controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL connected to WBP33"
  "\nStarting Controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL connected to WBP35"
  "\nStarting Controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL connected to WBP36"
  "\nStarting Controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL connected to WBP37"
  "\nStarting Controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP38"
  "\nStarting Controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS78 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS79 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS80 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS81 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS54 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS58 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS59 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS60 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS61 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS62 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS63 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS64 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS65 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS66 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS67 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS70 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS71 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS72 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS73 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS74 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS75 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS76 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS77 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS79 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS78 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS81 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS80 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS71 for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS70 for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS73 for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS72 for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS75 for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS74 for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS77 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS76 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP10.WBP8"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP10.WBP39"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP39_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP10.WBP9"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP10.WBP10"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP10.WBP40"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP40_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP10.WBP12"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP10.WBP13"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP10.WBP14"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP10.WBP15"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP10.WBP0"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP10.WBP16"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP16_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP10.WBP17"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP17_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP10.WBP18"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP18_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL connected to BP10.WBP19"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP19_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL connected to BP10.WBP20"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP20_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL connected to BP10.WBP21"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP21_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL connected to BP10.WBP22"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP22_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL connected to BP10.WBP23"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP23_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL connected to BP10.WBP24"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP24_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL connected to BP10.WBP25"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP25_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP10.WBP1"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL connected to BP10.WBP26"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP26_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL connected to BP10.WBP27"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP27_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL connected to BP10.WBP28"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP28_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL connected to BP10.WBP29"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP29_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL connected to BP10.WBP30"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP30_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL connected to BP10.WBP31"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP31_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL connected to BP10.WBP32"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP32_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL connected to BP10.WBP33"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP33_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL connected to BP10.WBP35"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP35_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP10.WBP2"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL connected to BP10.WBP36"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP36_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL connected to BP10.WBP37"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP37_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP10.WBP3"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP10.WBP4"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP10.WBP5"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP10.WBP6"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP10.WBP38"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP38_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP10.WBP7"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_ihp_pf_script = {
    sw_membisr_ihp_pf_commands,
    sw_membisr_ihp_pf_comments,
    sizeof(sw_membisr_ihp_pf_commands),
    164,
    "sw_membisr_ihp_pf",
    40
};



const uint8 sw_membisr_iqps_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x80004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 81),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 112),
    DCMN_MBIST_WRITE(0x80ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x84ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000ffff, 0x40000000, 34),
    DCMN_MBIST_WAIT(396501 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 112),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000ffff, 0x4000ffff, 34),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x5fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x407fffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000001f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000001f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000001f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000001f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000001f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x41fffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000003f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000001f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43ffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43ffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x5fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47ffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47ffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810400 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x811000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x812000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x814000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x818000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_iqps_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP59_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP59_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL connected to WBP33"
  "\nStarting Controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL connected to WBP34"
  "\nStarting Controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL connected to WBP35"
  "\nStarting Controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL connected to WBP36"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS54 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS58 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS59 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS60 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS61 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS64 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS65 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS62 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS63 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS66 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS67 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS68 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS69 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS70 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS71 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS72 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS73 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS71 for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS70 for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS73 for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS72 for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP59.WBP0"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP59.WBP1"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP59.WBP2"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP59.WBP5"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP59.WBP6"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP59.WBP11"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP59.WBP14"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP59.WBP15"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP59.WBP16"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP16_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP59.WBP17"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP17_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP59.WBP18"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP18_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP59.WBP20"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP20_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP59.WBP21"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP21_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL connected to BP59.WBP22"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP22_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL connected to BP59.WBP23"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP23_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL connected to BP59.WBP25"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP25_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL connected to BP59.WBP28"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP28_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP59.WBP10"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP59.WBP12"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP59.WBP13"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP59.WBP19"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP19_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL connected to BP59.WBP24"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP24_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL connected to BP59.WBP26"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP26_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL connected to BP59.WBP27"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP27_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP59.WBP4"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP59.WBP7"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP59.WBP8"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP59.WBP3"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP59.WBP9"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL connected to BP59.WBP29"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP29_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL connected to BP59.WBP30"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP30_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL connected to BP59.WBP32"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP32_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL connected to BP59.WBP31"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP31_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL connected to BP59.WBP33"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP33_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL connected to BP59.WBP34"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP34_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL connected to BP59.WBP35"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP35_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL connected to BP59.WBP36"
  "\nLoading TAP Instruction BP59_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP59 Instruction WBP36_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_iqps_pf_script = {
    sw_membisr_iqps_pf_commands,
    sw_membisr_iqps_pf_comments,
    sizeof(sw_membisr_iqps_pf_commands),
    156,
    "sw_membisr_iqps_pf",
    40
};



const uint8 sw_membisr_irdp_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x80004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 60),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 70),
    DCMN_MBIST_WRITE(0x80ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x84ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(248829 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 70),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000f, 34),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff80, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400007ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x814000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810400 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x811000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x812000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x818000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000003f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_irdp_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP11_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP11_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP11.WBP0"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP11.WBP1"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP11.WBP4"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP11.WBP6"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP11.WBP7"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP11.WBP9"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP11.WBP8"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP11.WBP14"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP11.WBP10"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP11.WBP11"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP11.WBP12"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP11.WBP13"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP11.WBP15"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP11.WBP2"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP11.WBP3"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP11.WBP5"
  "\nLoading TAP Instruction BP11_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP11 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_irdp_pf_script = {
    sw_membisr_irdp_pf_commands,
    sw_membisr_irdp_pf_comments,
    sizeof(sw_membisr_irdp_pf_commands),
    72,
    "sw_membisr_irdp_pf",
    40
};



const uint8 sw_membisr_mac_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(75718 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xa000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xc000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xa000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xc000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xa000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xc000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_mac_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP12_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP12_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP19_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP19_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP26_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP26_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP12 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP12 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP12 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP26 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP26 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP26 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP12.WBP0"
  "\nLoading TAP Instruction BP12_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP12 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP12.WBP1"
  "\nLoading TAP Instruction BP12_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP12 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP12.WBP2"
  "\nLoading TAP Instruction BP12_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP12 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP19.WBP0"
  "\nLoading TAP Instruction BP19_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP19.WBP1"
  "\nLoading TAP Instruction BP19_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP19.WBP2"
  "\nLoading TAP Instruction BP19_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP26.WBP0"
  "\nLoading TAP Instruction BP26_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP26 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP26.WBP1"
  "\nLoading TAP Instruction BP26_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP26 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP26.WBP2"
  "\nLoading TAP Instruction BP26_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP26 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_mac_pf_script = {
    sw_membisr_mac_pf_commands,
    sw_membisr_mac_pf_comments,
    sizeof(sw_membisr_mac_pf_commands),
    52,
    "sw_membisr_mac_pf",
    40
};



const uint8 sw_membisr_mmu_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x101fffe0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 70),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x109fffe0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WAIT(319569 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 70),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000000f, 0x4000000f, 34),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10204000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10208000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10210000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10220000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10240000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10280000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10300000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10200020 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10200040 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10200080 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10200100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10200200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff80, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000001f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10200400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10200800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10201000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10202000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20800c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_mmu_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP33_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP33_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP33.WBP9"
  "\nLoading TAP Instruction BP33_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP33 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP33.WBP10"
  "\nLoading TAP Instruction BP33_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP33 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP33.WBP11"
  "\nLoading TAP Instruction BP33_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP33 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP33.WBP12"
  "\nLoading TAP Instruction BP33_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP33 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP33.WBP13"
  "\nLoading TAP Instruction BP33_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP33 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP33.WBP14"
  "\nLoading TAP Instruction BP33_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP33 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP33.WBP15"
  "\nLoading TAP Instruction BP33_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP33 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP33.WBP0"
  "\nLoading TAP Instruction BP33_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP33 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP33.WBP1"
  "\nLoading TAP Instruction BP33_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP33 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP33.WBP2"
  "\nLoading TAP Instruction BP33_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP33 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP33.WBP3"
  "\nLoading TAP Instruction BP33_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP33 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP33.WBP4"
  "\nLoading TAP Instruction BP33_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP33 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP33.WBP5"
  "\nLoading TAP Instruction BP33_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP33 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP33.WBP6"
  "\nLoading TAP Instruction BP33_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP33 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP33.WBP7"
  "\nLoading TAP Instruction BP33_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP33 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP33.WBP8"
  "\nLoading TAP Instruction BP33_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP33 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_mmu_pf_script = {
    sw_membisr_mmu_pf_commands,
    sw_membisr_mmu_pf_comments,
    sizeof(sw_membisr_mmu_pf_commands),
    72,
    "sw_membisr_mmu_pf",
    40
};



const uint8 sw_membisr_nif_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 63),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x37f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40f3fff3, 0x40000001, 76),
    DCMN_MBIST_WRITE(0x801ff8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x37f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40f3fff3, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x841ff8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(27596 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40f3fff3, 0x40f3fff1, 76),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400fffff, 34),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810400 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x811000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000007, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000007, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x41ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x41ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000007, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_nif_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP4"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS15 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP35.WBP7"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP35.WBP18"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP18_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP35.WBP19"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP19_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP35.WBP20"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP20_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP35.WBP21"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP21_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP35.WBP22"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP22_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP35.WBP23"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP23_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP35.WBP5"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP35.WBP6"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP35.WBP9"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP35.WBP10"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP35.WBP1"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP35.WBP14"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP35.WBP15"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP35.WBP16"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP16_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP35.WBP17"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP17_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP35.WBP2"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP35.WBP3"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP35.WBP4"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_nif_pf_script = {
    sw_membisr_nif_pf_commands,
    sw_membisr_nif_pf_comments,
    sizeof(sw_membisr_nif_pf_commands),
    84,
    "sw_membisr_nif_pf",
    40
};



const uint8 sw_membisr_ocb_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x40000001, 52),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(57612 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x4000fffd, 52),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff8, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xa000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xc000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff8, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_ocb_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP34_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP34_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP34.WBP0"
  "\nLoading TAP Instruction BP34_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP34 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP34.WBP1"
  "\nLoading TAP Instruction BP34_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP34 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP34.WBP2"
  "\nLoading TAP Instruction BP34_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP34 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP34.WBP4"
  "\nLoading TAP Instruction BP34_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP34 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP34.WBP5"
  "\nLoading TAP Instruction BP34_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP34 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP34.WBP6"
  "\nLoading TAP Instruction BP34_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP34 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP34.WBP3"
  "\nLoading TAP Instruction BP34_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP34 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_ocb_pf_script = {
    sw_membisr_ocb_pf_commands,
    sw_membisr_ocb_pf_comments,
    sizeof(sw_membisr_ocb_pf_commands),
    36,
    "sw_membisr_ocb_pf",
    40
};



const uint8 sw_membisr_pcu_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x804059c + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cf0ff, 0x40000001, 50),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x804259c + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cf0ff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(64264 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cf0ff, 0x400cf0fd, 50),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xc040804 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xc040880 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xc040900 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xc040808 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xc040810 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x41ffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xc040c00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_pcu_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP58_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP58_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller pcu_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller pcu_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller pcu_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller pcu_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller pcu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller pcu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller pcu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller pcu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller pcu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller pcu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller pcu_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller pcu_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP58.WBP0"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP58.WBP5"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP58.WBP6"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP58.WBP1"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP58.WBP2"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP58.WBP8"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_pcu_pf_script = {
    sw_membisr_pcu_pf_commands,
    sw_membisr_pcu_pf_comments,
    sizeof(sw_membisr_pcu_pf_commands),
    32,
    "sw_membisr_pcu_pf",
    40
};



const uint8 sw_membisr_pdm_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 60),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7fffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 74),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_READ(0x400000ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x27fffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_READ(0x400000ff, 0x40000000, 34),
    DCMN_MBIST_WAIT(566429 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 74),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_READ(0x400000ff, 0x400000ff, 34),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8002000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8001000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8004000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8008000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xa000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xc000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2083010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_pdm_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP60_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP60_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS25 for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP60.WBP12"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP60.WBP15"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP60.WBP0"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP60.WBP1"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP60.WBP4"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP60.WBP2"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP60.WBP3"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP60.WBP5"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP60.WBP6"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP60.WBP7"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP60.WBP8"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP60.WBP9"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP60.WBP10"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP60.WBP11"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP60.WBP13"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP60.WBP14"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP60.WBP16"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP16_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP60.WBP17"
  "\nLoading TAP Instruction BP60_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP60 Instruction WBP17_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_pdm_pf_script = {
    sw_membisr_pdm_pf_commands,
    sw_membisr_pdm_pf_comments,
    sizeof(sw_membisr_pdm_pf_commands),
    80,
    "sw_membisr_pdm_pf",
    40
};



const uint8 sw_membisr_sch_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x80004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 59),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 68),
    DCMN_MBIST_WRITE(0x80fffe + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x84fffe + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(339858 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 68),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000003, 34),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cfffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff8, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x407fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cfffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47fffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cfffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47fffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cfffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810400 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cfffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cfffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff80, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x407fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x812000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cfffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x814000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cfffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x818000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cfffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cfffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cfffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cfffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000007, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cfffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cfffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x811000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cfffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47fffff0, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_sch_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP61_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP61_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP61.WBP3"
  "\nLoading TAP Instruction BP61_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP61.WBP5"
  "\nLoading TAP Instruction BP61_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP61.WBP6"
  "\nLoading TAP Instruction BP61_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP61.WBP8"
  "\nLoading TAP Instruction BP61_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP61.WBP9"
  "\nLoading TAP Instruction BP61_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP61.WBP10"
  "\nLoading TAP Instruction BP61_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP61.WBP12"
  "\nLoading TAP Instruction BP61_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP61.WBP13"
  "\nLoading TAP Instruction BP61_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP61.WBP14"
  "\nLoading TAP Instruction BP61_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP61.WBP0"
  "\nLoading TAP Instruction BP61_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP61.WBP1"
  "\nLoading TAP Instruction BP61_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP61.WBP2"
  "\nLoading TAP Instruction BP61_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP61.WBP4"
  "\nLoading TAP Instruction BP61_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP61.WBP7"
  "\nLoading TAP Instruction BP61_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP61.WBP11"
  "\nLoading TAP Instruction BP61_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP61 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_sch_pf_script = {
    sw_membisr_sch_pf_commands,
    sw_membisr_sch_pf_comments,
    sizeof(sw_membisr_sch_pf_commands),
    68,
    "sw_membisr_sch_pf",
    40
};



const uint8 sw_membisr_wc012_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d5fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 64),
    DCMN_MBIST_WRITE(0x3d5fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d5fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d5fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d5fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d5fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d3fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d3fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d3fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 61),
    DCMN_MBIST_WRITE(0x3d5fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(400000 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 65),
    DCMN_MBIST_WRITE(0x3d5fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d3fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d3fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d3fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3d3fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(531180 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d3fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d3fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d3fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d3ff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3d3fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d3fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d3ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3d3fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d3fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d3ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3d3fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_wc012_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_srd1_pll_frefp              8.0 ns ( 125.0 MHz )"
  "\npad_srd1_pll_frefn              8.0 ns ( 125.0 MHz )"
  "\npad_nif_srd0_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd0_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd1_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd1_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd2_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd2_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd3_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd3_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd4_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd4_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd5_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd5_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd6_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd6_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_stat_srd_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_stat_srd_refclkn            6.4 ns ( 156.25 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP40_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP41_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP42_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP43_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP44_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP45_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP46_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP47_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP48_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP48_WIR.UserIRBit8 to ON"
  "\nsvf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP49_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP49_WIR.UserIRBit8 to ON"
  "\nsvf_cmd 33"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 34"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP50_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP50_WIR.UserIRBit8 to ON"
  "\nsvf_cmd 35"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 36"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 1000.0 ns, (10 clock cycles)"
  "\nsvf_cmd 37"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wc_setup_sw_mbist), Step(init)"
  "\nSetting UserIR bit BP40_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 38"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 39"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP41_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 40"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 41"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP42_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 42"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 43"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP43_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 44"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 45"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP44_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 46"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 47"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP45_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 48"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 49"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP46_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 50"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 51"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP47_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 52"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 53"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wc_setup_sw_mbist), Step(start)"
  "\nComparing IRStatus bit BP40_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP40_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 54"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 55"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP41_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP41_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 56"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 57"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP42_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP42_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 58"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 59"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP43_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP43_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 60"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 61"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP44_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP44_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 62"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 63"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP45_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP45_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 64"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 65"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP46_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP46_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 66"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 67"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP47_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP47_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 68"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 69"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 40000000.0 ns, (400000 clock cycles)"
  "\nsvf_cmd 70"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wc_setup_sw_mbist), Step(check)"
  "\nComparing IRStatus bit BP40_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP40_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 71"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 72"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP41_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP41_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 73"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 74"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP42_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP42_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 75"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 76"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP43_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP43_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 77"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 78"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP44_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP44_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 79"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 80"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP45_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP45_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 81"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 82"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP46_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP46_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 83"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 84"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP47_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP47_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 85"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 86"),
    DCMN_MBIST_COMMENT_TEXT("End of PostTAPUserDefinedSequence"
  "\nsvf_cmd 87"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP48 USER_IR_BIT14 to 1"
  "\nsvf_cmd 88"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 89"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP49 USER_IR_BIT14 to 1"
  "\nsvf_cmd 90"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 91"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP50 USER_IR_BIT14 to 1"
  "\nsvf_cmd 92"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 93"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 94"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 95"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 96"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 97"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 98"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 99"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 100"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 101"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 102"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 103"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 104"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 105"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 106"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 107"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 108"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 109"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 110"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 111"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP48.WBP1"
  "\nLoading TAP Instruction BP48_WIR_SEL"
  "\nsvf_cmd 112"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP48 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."
  "\nsvf_cmd 113"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 114"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 115"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 116"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 117"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP49.WBP1"
  "\nLoading TAP Instruction BP49_WIR_SEL"
  "\nsvf_cmd 118"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP49 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."
  "\nsvf_cmd 119"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 120"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 121"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 122"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 123"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP50.WBP1"
  "\nLoading TAP Instruction BP50_WIR_SEL"
  "\nsvf_cmd 124"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP50 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."
  "\nsvf_cmd 125"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 126"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 127"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 128"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 129"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_wc012_pf_script = {
    sw_membisr_wc012_pf_commands,
    sw_membisr_wc012_pf_comments,
    sizeof(sw_membisr_wc012_pf_commands),
    119,
    "sw_membisr_wc012_pf",
    40
};



const uint8 sw_membisr_wc345_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d5fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 64),
    DCMN_MBIST_WRITE(0x3d5fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d5fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d5fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d5fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d5fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d3fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d3fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d3fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 61),
    DCMN_MBIST_WRITE(0x3d5fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(400000 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 65),
    DCMN_MBIST_WRITE(0x3d5fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d3fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d3fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d1fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3d3fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(531180 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d3fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d3fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d1fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d3ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3d3fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d3fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d3ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3d3fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d1ffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3d1fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_wc345_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_srd1_pll_frefp              8.0 ns ( 125.0 MHz )"
  "\npad_srd1_pll_frefn              8.0 ns ( 125.0 MHz )"
  "\npad_nif_srd0_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd0_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd1_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd1_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd2_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd2_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd3_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd3_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd4_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd4_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd5_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd5_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd6_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd6_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_stat_srd_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_stat_srd_refclkn            6.4 ns ( 156.25 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP40_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP41_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP42_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP43_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP44_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP45_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP46_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP47_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP51_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP51_WIR.UserIRBit8 to ON"
  "\nsvf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP52_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP52_WIR.UserIRBit8 to ON"
  "\nsvf_cmd 33"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 34"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP53_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP53_WIR.UserIRBit8 to ON"
  "\nsvf_cmd 35"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 36"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 1000.0 ns, (10 clock cycles)"
  "\nsvf_cmd 37"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wc_setup_sw_mbist), Step(init)"
  "\nSetting UserIR bit BP40_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 38"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 39"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP41_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 40"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 41"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP42_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 42"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 43"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP43_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 44"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 45"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP44_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 46"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 47"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP45_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 48"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 49"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP46_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 50"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 51"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP47_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 52"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 53"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wc_setup_sw_mbist), Step(start)"
  "\nComparing IRStatus bit BP40_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP40_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 54"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 55"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP41_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP41_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 56"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 57"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP42_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP42_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 58"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 59"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP43_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP43_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 60"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 61"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP44_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP44_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 62"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 63"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP45_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP45_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 64"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 65"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP46_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP46_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 66"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 67"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP47_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP47_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 68"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 69"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 40000000.0 ns, (400000 clock cycles)"
  "\nsvf_cmd 70"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wc_setup_sw_mbist), Step(check)"
  "\nComparing IRStatus bit BP40_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP40_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 71"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 72"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP41_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP41_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 73"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 74"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP42_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP42_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 75"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 76"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP43_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP43_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 77"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 78"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP44_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP44_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 79"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 80"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP45_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP45_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 81"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 82"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP46_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP46_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 83"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 84"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP47_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP47_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 85"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 86"),
    DCMN_MBIST_COMMENT_TEXT("End of PostTAPUserDefinedSequence"
  "\nsvf_cmd 87"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP51 USER_IR_BIT14 to 1"
  "\nsvf_cmd 88"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 89"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP52 USER_IR_BIT14 to 1"
  "\nsvf_cmd 90"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 91"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP53 USER_IR_BIT14 to 1"
  "\nsvf_cmd 92"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 93"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 94"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 95"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 96"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 97"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 98"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 99"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 100"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 101"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 102"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 103"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 104"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 105"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 106"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 107"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 108"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 109"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 110"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 111"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP51.WBP1"
  "\nLoading TAP Instruction BP51_WIR_SEL"
  "\nsvf_cmd 112"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP51 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."
  "\nsvf_cmd 113"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 114"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 115"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 116"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 117"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP52.WBP1"
  "\nLoading TAP Instruction BP52_WIR_SEL"
  "\nsvf_cmd 118"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP52 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."
  "\nsvf_cmd 119"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 120"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 121"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 122"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 123"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP53.WBP1"
  "\nLoading TAP Instruction BP53_WIR_SEL"
  "\nsvf_cmd 124"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP53 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."
  "\nsvf_cmd 125"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 126"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 127"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 128"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 129"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_wc345_pf_script = {
    sw_membisr_wc345_pf_commands,
    sw_membisr_wc345_pf_comments,
    sizeof(sw_membisr_wc345_pf_commands),
    119,
    "sw_membisr_wc345_pf",
    40
};



const uint8 sw_membisr_wc67_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d5fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d3fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 64),
    DCMN_MBIST_WRITE(0x3d5fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d5fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d5fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d5fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d5fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d3fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d3fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3d3fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 61),
    DCMN_MBIST_WRITE(0x3d5fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(400000 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 65),
    DCMN_MBIST_WRITE(0x3d5fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d5fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3d3fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 39),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d1fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3d1fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(531180 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d1fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d1ffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3d1fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3d1ff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3d1fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_wc67_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_srd1_pll_frefp              8.0 ns ( 125.0 MHz )"
  "\npad_srd1_pll_frefn              8.0 ns ( 125.0 MHz )"
  "\npad_nif_srd0_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd0_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd1_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd1_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd2_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd2_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd3_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd3_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd4_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd4_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd5_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd5_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd6_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_nif_srd6_refclkn            6.4 ns ( 156.25 MHz )"
  "\npad_stat_srd_refclkp            6.4 ns ( 156.25 MHz )"
  "\npad_stat_srd_refclkn            6.4 ns ( 156.25 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP40_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP41_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP42_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP43_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP44_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP45_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP46_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP47_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit29 to ON"
  "\nsvf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP54_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP54_WIR.UserIRBit8 to ON"
  "\nsvf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP55_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP55_WIR.UserIRBit8 to ON"
  "\nsvf_cmd 33"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 34"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 1000.0 ns, (10 clock cycles)"
  "\nsvf_cmd 35"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wc_setup_sw_mbist), Step(init)"
  "\nSetting UserIR bit BP40_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 36"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 37"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP41_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 38"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 39"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP42_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 40"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 41"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP43_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 42"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 43"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP44_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 44"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 45"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP45_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 46"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 47"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP46_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 48"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 49"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP47_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 50"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 51"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wc_setup_sw_mbist), Step(start)"
  "\nComparing IRStatus bit BP40_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP40_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 52"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 53"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP41_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP41_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 54"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 55"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP42_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP42_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 56"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 57"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP43_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP43_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 58"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 59"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP44_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP44_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 60"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 61"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP45_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP45_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 62"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 63"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP46_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP46_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 64"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 65"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP47_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP47_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 66"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 67"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 40000000.0 ns, (400000 clock cycles)"
  "\nsvf_cmd 68"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wc_setup_sw_mbist), Step(check)"
  "\nComparing IRStatus bit BP40_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP40_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP40_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP40_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 69"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 70"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP41_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP41_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP41_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP41_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 71"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 72"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP42_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP42_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP42_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP42_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 73"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 74"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP43_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP43_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP43_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP43_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 75"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 76"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP44_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP44_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP44_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP44_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 77"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 78"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP45_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP45_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP45_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP45_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 79"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 80"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP46_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP46_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP46_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP46_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 81"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 82"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP47_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP47_WIR.UserIRBit26 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP47_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP47_WIR.UserIRBit0 to OFF"
  "\nsvf_cmd 83"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 84"),
    DCMN_MBIST_COMMENT_TEXT("End of PostTAPUserDefinedSequence"
  "\nsvf_cmd 85"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP54 USER_IR_BIT14 to 1"
  "\nsvf_cmd 86"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 87"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP55 USER_IR_BIT14 to 1"
  "\nsvf_cmd 88"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 89"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 90"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 91"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 92"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 93"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 94"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 95"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 96"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 97"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 98"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 99"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 100"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 101"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP54.WBP1"
  "\nLoading TAP Instruction BP54_WIR_SEL"
  "\nsvf_cmd 102"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP54 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."
  "\nsvf_cmd 103"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 104"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 105"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 106"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 107"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_V_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP55.WBP1"
  "\nLoading TAP Instruction BP55_WIR_SEL"
  "\nsvf_cmd 108"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP55 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."
  "\nsvf_cmd 109"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 110"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 111"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 112"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 113"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_wc67_pf_script = {
    sw_membisr_wc67_pf_commands,
    sw_membisr_wc67_pf_comments,
    sizeof(sw_membisr_wc67_pf_commands),
    103,
    "sw_membisr_wc67_pf",
    40
};



const uint8 sw_membisr_wl_maca_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dbfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dbfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dbfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 61),
    DCMN_MBIST_WRITE(0x3dbfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3dbfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3dbfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3dbfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3d9fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3d9fcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3d9fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3d9fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3d7fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 59),
    DCMN_MBIST_WRITE(0x3dbfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d7fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(400000 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 62),
    DCMN_MBIST_WRITE(0x3dbfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d7fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3dbfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dbfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dbfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(531180 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dbfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dbfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 50),
    DCMN_MBIST_WRITE(0x3dbfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 50),
    DCMN_MBIST_WRITE(0x3dbfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 50),
    DCMN_MBIST_WRITE(0x3dbfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_wl_maca_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_srd0_pll_frefp              8.0 ns ( 125.0 MHz )"
  "\npad_srd0_pll_frefn              8.0 ns ( 125.0 MHz )"
  "\npad_fsrd0_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd1_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd2_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd3_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd4_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd5_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd6_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd7_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd8_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd0_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd1_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd2_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd3_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd4_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd5_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd6_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd7_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd8_refclkn               6.4 ns ( 156.25 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP13_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP12_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP12_WIR.UserIRBit6 to ON"
  "\nSetting UserIR bit BP12_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP14_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP15_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP19_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP19_WIR.UserIRBit6 to ON"
  "\nSetting UserIR bit BP19_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP22_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP27_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP26_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP26_WIR.UserIRBit6 to ON"
  "\nSetting UserIR bit BP26_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP28_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP29_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP16_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP16_WIR.UserIRBit8 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit8 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP18_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP18_WIR.UserIRBit8 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 1000.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wl_setup_sw_mbist), Step(init)"
  "\nSetting UserIR bit BP13_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP14_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP15_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP22_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP27_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP28_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP29_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wl_setup_sw_mbist), Step(start)"
  "\nComparing IRStatus bit BP13_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP13_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP14_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP14_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP15_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP15_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP20_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP20_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP21_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP21_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP22_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP22_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP27_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP27_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP28_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP28_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP29_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP29_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 40000000.0 ns, (400000 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wl_setup_sw_mbist), Step(check)"
  "\nComparing IRStatus bit BP13_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP13_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP14_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP14_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP15_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP15_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP20_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP20_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP21_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP21_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP22_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP22_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP27_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP27_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP28_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP28_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP29_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP29_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP16 USER_IR_BIT14 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT14 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP18 USER_IR_BIT14 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP16.WBP1"
  "\nLoading TAP Instruction BP16_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP16 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP17.WBP1"
  "\nLoading TAP Instruction BP17_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP18.WBP1"
  "\nLoading TAP Instruction BP18_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP18 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_wl_maca_pf_script = {
    sw_membisr_wl_maca_pf_commands,
    sw_membisr_wl_maca_pf_comments,
    sizeof(sw_membisr_wl_maca_pf_commands),
    67,
    "sw_membisr_wl_maca_pf",
    40
};



const uint8 sw_membisr_wl_macb_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d9fc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d9fc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d9fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 61),
    DCMN_MBIST_WRITE(0x3dbfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3dbfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3dbfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3dbfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3d9fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3d9fcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3d9fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3d9fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3d7fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 59),
    DCMN_MBIST_WRITE(0x3dbfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d7fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(400000 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 62),
    DCMN_MBIST_WRITE(0x3dbfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d7fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d9fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d9fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d9fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(531180 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d9fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d9fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9ff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 50),
    DCMN_MBIST_WRITE(0x3d9fc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9ff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 50),
    DCMN_MBIST_WRITE(0x3d9fc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 50),
    DCMN_MBIST_WRITE(0x3d9fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_wl_macb_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_srd0_pll_frefp              8.0 ns ( 125.0 MHz )"
  "\npad_srd0_pll_frefn              8.0 ns ( 125.0 MHz )"
  "\npad_fsrd0_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd1_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd2_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd3_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd4_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd5_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd6_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd7_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd8_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd0_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd1_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd2_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd3_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd4_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd5_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd6_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd7_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd8_refclkn               6.4 ns ( 156.25 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP13_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP12_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP12_WIR.UserIRBit6 to ON"
  "\nSetting UserIR bit BP12_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP14_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP15_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP19_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP19_WIR.UserIRBit6 to ON"
  "\nSetting UserIR bit BP19_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP22_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP27_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP26_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP26_WIR.UserIRBit6 to ON"
  "\nSetting UserIR bit BP26_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP28_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP29_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP23_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP23_WIR.UserIRBit8 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP24_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP24_WIR.UserIRBit8 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP25_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP25_WIR.UserIRBit8 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 1000.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wl_setup_sw_mbist), Step(init)"
  "\nSetting UserIR bit BP13_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP14_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP15_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP22_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP27_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP28_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP29_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wl_setup_sw_mbist), Step(start)"
  "\nComparing IRStatus bit BP13_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP13_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP14_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP14_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP15_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP15_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP20_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP20_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP21_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP21_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP22_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP22_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP27_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP27_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP28_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP28_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP29_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP29_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 40000000.0 ns, (400000 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wl_setup_sw_mbist), Step(check)"
  "\nComparing IRStatus bit BP13_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP13_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP14_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP14_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP15_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP15_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP20_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP20_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP21_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP21_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP22_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP22_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP27_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP27_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP28_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP28_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP29_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP29_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP23 USER_IR_BIT14 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP24 USER_IR_BIT14 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP25 USER_IR_BIT14 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP23.WBP1"
  "\nLoading TAP Instruction BP23_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP23 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP24.WBP1"
  "\nLoading TAP Instruction BP24_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP24 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP25.WBP1"
  "\nLoading TAP Instruction BP25_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP25 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_wl_macb_pf_script = {
    sw_membisr_wl_macb_pf_commands,
    sw_membisr_wl_macb_pf_comments,
    sizeof(sw_membisr_wl_macb_pf_commands),
    67,
    "sw_membisr_wl_macb_pf",
    40
};



const uint8 sw_membisr_wl_macc_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d9fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 61),
    DCMN_MBIST_WRITE(0x3dbfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3dbfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3dbfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3dbfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3d9fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3d9fcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3d9fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3d9fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3d7fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x34010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800009 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 59),
    DCMN_MBIST_WRITE(0x3dbfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d7fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x1800005 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(400000 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 62),
    DCMN_MBIST_WRITE(0x3dbfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3dbfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d9fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d7fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x14010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000023, 0x40000021, 38),
    DCMN_MBIST_WRITE(0x1800001 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x9000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(531180 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 40),
    DCMN_MBIST_WRITE(0x20c0004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 50),
    DCMN_MBIST_WRITE(0x3d7fcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 50),
    DCMN_MBIST_WRITE(0x3d7fc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f000000, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400004bf, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 50),
    DCMN_MBIST_WRITE(0x3d7fc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x20c0404 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membisr_wl_macc_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_srd0_pll_frefp              8.0 ns ( 125.0 MHz )"
  "\npad_srd0_pll_frefn              8.0 ns ( 125.0 MHz )"
  "\npad_fsrd0_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd1_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd2_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd3_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd4_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd5_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd6_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd7_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd8_refclkp               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd0_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd1_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd2_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd3_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd4_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd5_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd6_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd7_refclkn               6.4 ns ( 156.25 MHz )"
  "\npad_fsrd8_refclkn               6.4 ns ( 156.25 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP13_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP12_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP12_WIR.UserIRBit6 to ON"
  "\nSetting UserIR bit BP12_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP14_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP15_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP19_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP19_WIR.UserIRBit6 to ON"
  "\nSetting UserIR bit BP19_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP22_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP27_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP26_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP26_WIR.UserIRBit6 to ON"
  "\nSetting UserIR bit BP26_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP28_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP29_WIR.UserIRBit28 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit29 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit28 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP30_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP30_WIR.UserIRBit8 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP31_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP31_WIR.UserIRBit8 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP32_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP32_WIR.UserIRBit8 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 1000.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wl_setup_sw_mbist), Step(init)"
  "\nSetting UserIR bit BP13_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP14_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP15_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP22_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP27_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP28_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP29_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit8 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit4 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wl_setup_sw_mbist), Step(start)"
  "\nComparing IRStatus bit BP13_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP13_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP14_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP14_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP15_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP15_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP20_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP20_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP21_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP21_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP22_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP22_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP27_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP27_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP28_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP28_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP29_WIR.IR_Status3 to X"
  "\nSetting UserIR bit BP29_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit7 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 40000000.0 ns, (400000 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("UserDefinedSequence(wl_setup_sw_mbist), Step(check)"
  "\nComparing IRStatus bit BP13_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP13_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP13_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP13_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP14_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP14_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP14_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP14_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP15_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP15_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP15_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP15_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP20_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP20_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP20_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP21_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP21_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP21_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP22_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP22_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP22_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP22_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP27_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP27_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP27_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP27_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP28_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP28_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP28_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP28_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Comparing IRStatus bit BP29_WIR.IR_Status3 to 1"
  "\nSetting UserIR bit BP29_WIR.UserIRBit25 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit24 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit23 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit22 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit21 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit20 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit19 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit18 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit8 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit7 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit6 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit5 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit4 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit3 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit2 to OFF"
  "\nSetting UserIR bit BP29_WIR.UserIRBit1 to ON"
  "\nSetting UserIR bit BP29_WIR.UserIRBit0 to OFF"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP30 USER_IR_BIT14 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP31 USER_IR_BIT14 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP32 USER_IR_BIT14 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP30.WBP1"
  "\nLoading TAP Instruction BP30_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP30 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP31.WBP1"
  "\nLoading TAP Instruction BP31_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP31 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller XGXS_WarpLite_m8051_H_pll_refclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP32.WBP1"
  "\nLoading TAP Instruction BP32_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP32 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (15.625) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membisr_wl_macc_pf_script = {
    sw_membisr_wl_macc_pf_commands,
    sw_membisr_wl_macc_pf_comments,
    sizeof(sw_membisr_wl_macc_pf_commands),
    67,
    "sw_membisr_wl_macc_pf",
    40
};



const uint8 sw_membistv_clport_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0200 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x200c0203 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200c0213 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x200c0203 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200c0213 + MBIST_toRTI),
    DCMN_MBIST_WAIT(116866 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400ffffd, 56),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400ffffd, 56),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0206 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0205 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7ff068 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5ffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5ffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5ffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5ffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0206 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5ffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5ffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5ffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5ffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0205 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5ffe68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membistv_clport_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP36_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP36_WIR.UserIRBit1 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP37_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP37_WIR.UserIRBit1 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST1_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST1_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST2_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST3_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST5_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST2_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST3_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST4_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST4_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST1_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST1_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST2_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST3_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST5_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST2_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST3_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST4_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST4_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting controller clport_wrap_clk_MBIST1_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST4_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller clport_wrap_clk_MBIST1_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST4_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller clport_wrap_mac_cclk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller clport_wrap_mac_cclk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_clk_MBIST1_cntrl connected to BP36.WBP1"
  "\nLoading TAP Instruction BP36_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP36 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_mac_cclk_MBIST1_cntrl connected to BP36.WBP2"
  "\nLoading TAP Instruction BP36_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP36 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_mac_cclk_MBIST2_cntrl connected to BP36.WBP3"
  "\nLoading TAP Instruction BP36_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP36 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_mac_cclk_MBIST3_cntrl connected to BP36.WBP7"
  "\nLoading TAP Instruction BP36_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP36 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_mac_cclk_MBIST5_cntrl connected to BP36.WBP9"
  "\nLoading TAP Instruction BP36_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP36 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_clk_MBIST2_cntrl connected to BP36.WBP4"
  "\nLoading TAP Instruction BP36_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP36 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_clk_MBIST3_cntrl connected to BP36.WBP5"
  "\nLoading TAP Instruction BP36_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP36 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_clk_MBIST4_cntrl connected to BP36.WBP6"
  "\nLoading TAP Instruction BP36_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP36 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_mac_cclk_MBIST4_cntrl connected to BP36.WBP8"
  "\nLoading TAP Instruction BP36_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP36 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_clk_MBIST1_cntrl connected to BP37.WBP1"
  "\nLoading TAP Instruction BP37_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_mac_cclk_MBIST1_cntrl connected to BP37.WBP2"
  "\nLoading TAP Instruction BP37_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_mac_cclk_MBIST2_cntrl connected to BP37.WBP3"
  "\nLoading TAP Instruction BP37_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_mac_cclk_MBIST3_cntrl connected to BP37.WBP7"
  "\nLoading TAP Instruction BP37_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_mac_cclk_MBIST5_cntrl connected to BP37.WBP9"
  "\nLoading TAP Instruction BP37_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_clk_MBIST2_cntrl connected to BP37.WBP4"
  "\nLoading TAP Instruction BP37_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_clk_MBIST3_cntrl connected to BP37.WBP5"
  "\nLoading TAP Instruction BP37_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_clk_MBIST4_cntrl connected to BP37.WBP6"
  "\nLoading TAP Instruction BP37_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller clport_wrap_mac_cclk_MBIST4_cntrl connected to BP37.WBP8"
  "\nLoading TAP Instruction BP37_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP37 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membistv_clport_pf_script = {
    sw_membistv_clport_pf_commands,
    sw_membistv_clport_pf_comments,
    sizeof(sw_membistv_clport_pf_commands),
    84,
    "sw_membistv_clport_pf",
    40
};



const uint8 sw_membistv_eci_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2008000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10080800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2008000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10084800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2008000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(2562 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000031, 40),
    DCMN_MBIST_WRITE(0x2008000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membistv_eci_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller eci_clk_MBIST2_cntrl by setting WTAP BP1 USER_IR_BIT27 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting controller eci_clk_MBIST2_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS3 for controller eci_clk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller eci_clk_MBIST2_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membistv_eci_pf_script = {
    sw_membistv_eci_pf_commands,
    sw_membistv_eci_pf_comments,
    sizeof(sw_membistv_eci_pf_commands),
    8,
    "sw_membistv_eci_pf",
    40
};



const uint8 sw_membistv_egq_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 57),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3e880000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ff30303, 0x40000001, 64),
    DCMN_MBIST_WRITE(0x8040617 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403c033f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3e880000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ff30303, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8042617 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403c033f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(290495 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ff30303, 0x7ff30301, 64),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403c033f, 0x403c033f, 34),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040801 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040802 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040804 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040c00 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040a00 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddffa68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membistv_egq_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP6_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP6_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST10_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST11_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST12_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST13_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST14_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST15_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST16_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST17_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST19_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST25_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST4_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST8_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST24_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting controller egq_clk_MBIST10_cntrl"
  "\nStarting controller egq_clk_MBIST11_cntrl"
  "\nStarting controller egq_clk_MBIST12_cntrl"
  "\nStarting controller egq_clk_MBIST13_cntrl"
  "\nStarting controller egq_clk_MBIST14_cntrl"
  "\nStarting controller egq_clk_MBIST15_cntrl"
  "\nStarting controller egq_clk_MBIST16_cntrl"
  "\nStarting controller egq_clk_MBIST17_cntrl"
  "\nStarting controller egq_clk_MBIST19_cntrl"
  "\nStarting controller egq_clk_MBIST25_cntrl"
  "\nStarting controller egq_clk_MBIST4_cntrl"
  "\nStarting controller egq_clk_MBIST8_cntrl"
  "\nStarting controller egq_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller egq_clk_MBIST10_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller egq_clk_MBIST10_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller egq_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller egq_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller egq_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller egq_clk_MBIST12_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller egq_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller egq_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller egq_clk_MBIST14_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller egq_clk_MBIST14_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller egq_clk_MBIST15_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller egq_clk_MBIST15_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller egq_clk_MBIST16_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller egq_clk_MBIST16_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller egq_clk_MBIST17_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller egq_clk_MBIST17_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller egq_clk_MBIST19_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller egq_clk_MBIST19_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller egq_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller egq_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller egq_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller egq_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller egq_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller egq_clk_MBIST8_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller egq_clk_MBIST24_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller egq_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST10_cntrl connected to BP6.WBP9"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST11_cntrl connected to BP6.WBP10"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST12_cntrl connected to BP6.WBP11"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST13_cntrl connected to BP6.WBP12"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST14_cntrl connected to BP6.WBP13"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST15_cntrl connected to BP6.WBP14"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST16_cntrl connected to BP6.WBP15"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST17_cntrl connected to BP6.WBP16"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP16_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST19_cntrl connected to BP6.WBP18"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP18_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST25_cntrl connected to BP6.WBP24"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP24_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST4_cntrl connected to BP6.WBP3"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST8_cntrl connected to BP6.WBP7"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_clk_MBIST24_cntrl connected to BP6.WBP23"
  "\nLoading TAP Instruction BP6_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP23_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membistv_egq_pf_script = {
    sw_membistv_egq_pf_commands,
    sw_membistv_egq_pf_comments,
    sizeof(sw_membistv_egq_pf_commands),
    60,
    "sw_membistv_egq_pf",
    40
};



const uint8 sw_membistv_epni_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 53),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fc30303, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x80406ce + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000f3c, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fc30303, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80426ce + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000f3c, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(72337 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fc30303, 0x4fc30301, 56),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000f3c, 0x40000f3c, 34),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040802 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040808 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040840 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040880 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040a00 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040c00 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040804 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff668 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membistv_epni_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST11_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST13_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST16_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST17_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST19_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST20_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST8_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST4_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST12_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting controller epni_clk_MBIST11_cntrl"
  "\nStarting controller epni_clk_MBIST13_cntrl"
  "\nStarting controller epni_clk_MBIST16_cntrl"
  "\nStarting controller epni_clk_MBIST17_cntrl"
  "\nStarting controller epni_clk_MBIST19_cntrl"
  "\nStarting controller epni_clk_MBIST20_cntrl"
  "\nStarting controller epni_clk_MBIST8_cntrl"
  "\nStarting controller epni_clk_MBIST4_cntrl"
  "\nStarting controller epni_clk_MBIST12_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS21 for controller epni_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller epni_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller epni_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller epni_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller epni_clk_MBIST16_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller epni_clk_MBIST16_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller epni_clk_MBIST17_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller epni_clk_MBIST17_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller epni_clk_MBIST19_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller epni_clk_MBIST19_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller epni_clk_MBIST20_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller epni_clk_MBIST20_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller epni_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller epni_clk_MBIST8_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller epni_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller epni_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller epni_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller epni_clk_MBIST12_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST11_cntrl connected to BP7.WBP10"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST13_cntrl connected to BP7.WBP12"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST16_cntrl connected to BP7.WBP15"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST17_cntrl connected to BP7.WBP16"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP16_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST19_cntrl connected to BP7.WBP18"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP18_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST20_cntrl connected to BP7.WBP19"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP19_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST8_cntrl connected to BP7.WBP7"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST4_cntrl connected to BP7.WBP3"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller epni_clk_MBIST12_cntrl connected to BP7.WBP11"
  "\nLoading TAP Instruction BP7_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membistv_epni_pf_script = {
    sw_membistv_epni_pf_commands,
    sw_membistv_epni_pf_comments,
    sizeof(sw_membistv_epni_pf_commands),
    44,
    "sw_membistv_epni_pf",
    40
};



const uint8 sw_membistv_fdrc_ihp_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43fc00c3, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x8040782 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43fc00c3, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x8042782 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x4001000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40000c00, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x4201000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40000c00, 0x40000000, 36),
    DCMN_MBIST_WAIT(153769 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43fc00c3, 0x43fc00c1, 48),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x43000001, 42),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40000c00, 0x40000c00, 36),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040802 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040900 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040a00 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040c00 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0xc040880 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4081000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400830 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membistv_fdrc_ihp_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP8_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP8_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP10_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP10_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST3_cntrl by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST10_cntrl by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST11_cntrl by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST12_cntrl by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST9_cntrl by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST15_cntrl by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST38_cntrl by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting controller fdrc_clk_MBIST3_cntrl"
  "\nStarting controller fdrc_clk_MBIST10_cntrl"
  "\nStarting controller fdrc_clk_MBIST11_cntrl"
  "\nStarting controller fdrc_clk_MBIST12_cntrl"
  "\nStarting controller fdrc_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller ihp_clk_MBIST15_cntrl"
  "\nStarting controller ihp_clk_MBIST38_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS68 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS69 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS5 for controller fdrc_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller fdrc_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller fdrc_clk_MBIST10_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller fdrc_clk_MBIST10_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller fdrc_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller fdrc_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller fdrc_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller fdrc_clk_MBIST12_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller fdrc_clk_MBIST9_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller fdrc_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS23 for controller ihp_clk_MBIST15_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller ihp_clk_MBIST15_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller ihp_clk_MBIST38_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller ihp_clk_MBIST38_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller fdrc_clk_MBIST3_cntrl connected to BP8.WBP2"
  "\nLoading TAP Instruction BP8_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller fdrc_clk_MBIST10_cntrl connected to BP8.WBP9"
  "\nLoading TAP Instruction BP8_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller fdrc_clk_MBIST11_cntrl connected to BP8.WBP10"
  "\nLoading TAP Instruction BP8_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller fdrc_clk_MBIST12_cntrl connected to BP8.WBP11"
  "\nLoading TAP Instruction BP8_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller fdrc_clk_MBIST9_cntrl connected to BP8.WBP8"
  "\nLoading TAP Instruction BP8_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST15_cntrl connected to BP10.WBP11"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ihp_clk_MBIST38_cntrl connected to BP10.WBP34"
  "\nLoading TAP Instruction BP10_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP10 Instruction WBP34_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membistv_fdrc_ihp_pf_script = {
    sw_membistv_fdrc_ihp_pf_commands,
    sw_membistv_fdrc_ihp_pf_comments,
    sizeof(sw_membistv_fdrc_ihp_pf_commands),
    40,
    "sw_membistv_fdrc_ihp_pf",
    40
};



const uint8 sw_membistv_nif_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f0c000f, 0x40000001, 54),
    DCMN_MBIST_WRITE(0x80e007 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43f00000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f0c000f, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x84e007 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43f00000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(70274 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f0c000f, 0x7f0c000d, 54),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43f00000, 0x43f00000, 34),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x812000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x810002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x814000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x818000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7ff468 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membistv_nif_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST13_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST1_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST25_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST22_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST22_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST24_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST25_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST25_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting controller nif_clk_MBIST13_cntrl"
  "\nStarting controller nif_clk_MBIST1_cntrl"
  "\nStarting controller nif_clk_MBIST25_cntrl"
  "\nStarting controller nif_clk_MBIST22_cntrl"
  "\nStarting controller nif_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller nif_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller nif_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller nif_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller nif_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller nif_clk_MBIST24_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller nif_clk_MBIST24_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller nif_clk_MBIST25_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST13_cntrl connected to BP35.WBP8"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST1_cntrl connected to BP35.WBP0"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST25_cntrl connected to BP35.WBP13"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST22_cntrl connected to BP35.WBP11"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST22_cntrl connected to BP35.WBP24"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP24_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST24_cntrl connected to BP35.WBP12"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST25_cntrl connected to BP35.WBP25"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP25_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller nif_clk_MBIST25_cntrl connected to BP35.WBP26"
  "\nLoading TAP Instruction BP35_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP35 Instruction WBP26_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membistv_nif_pf_script = {
    sw_membistv_nif_pf_commands,
    sw_membistv_nif_pf_comments,
    sizeof(sw_membistv_nif_pf_commands),
    39,
    "sw_membistv_nif_pf",
    40
};



const uint8 sw_membistv_pcu_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040260 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030f03, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8042260 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030f03, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(42344 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030f03, 0x40030f01, 44),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xc040820 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xc040840 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0xc040a00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff868 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0xc040800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membistv_pcu_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP58_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP58_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST4_cntrl by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST5_cntrl by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST8_cntrl by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting controller pcu_clk_MBIST4_cntrl"
  "\nStarting controller pcu_clk_MBIST5_cntrl"
  "\nStarting controller pcu_clk_MBIST8_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller pcu_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller pcu_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller pcu_clk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller pcu_clk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller pcu_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller pcu_clk_MBIST8_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST4_cntrl connected to BP58.WBP3"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST5_cntrl connected to BP58.WBP4"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_clk_MBIST8_cntrl connected to BP58.WBP7"
  "\nLoading TAP Instruction BP58_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP58 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (12.8) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membistv_pcu_pf_script = {
    sw_membistv_pcu_pf_commands,
    sw_membistv_pcu_pf_comments,
    sizeof(sw_membistv_pcu_pf_commands),
    20,
    "sw_membistv_pcu_pf",
    40
};



const uint8 sw_membistv_xlport0_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 24),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3d1fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x200c0203 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200c0213 + MBIST_toRTI),
    DCMN_MBIST_WAIT(137173 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200e0205 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200e0206 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ff268 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membistv_xlport0_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_ucpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_ucpll_frefn                40.0 ns ( 25.0 MHz )"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP56_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP56_WIR.UserIRBit1 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller xlport_wrap_h_clk_MBIST1_cntrl by setting WTAP BP56 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller xlport_wrap_h_mac_cclk_MBIST1_cntrl by setting WTAP BP56 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller xlport_wrap_h_mac_cclk_MBIST2_cntrl by setting WTAP BP56 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting controller xlport_wrap_h_clk_MBIST1_cntrl"
  "\nStarting controller xlport_wrap_h_mac_cclk_MBIST1_cntrl"
  "\nStarting controller xlport_wrap_h_mac_cclk_MBIST2_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller xlport_wrap_h_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller xlport_wrap_h_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller xlport_wrap_h_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller xlport_wrap_h_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller xlport_wrap_h_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller xlport_wrap_h_mac_cclk_MBIST2_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller xlport_wrap_h_clk_MBIST1_cntrl connected to BP56.WBP1"
  "\nLoading TAP Instruction BP56_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (51.2) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller xlport_wrap_h_mac_cclk_MBIST1_cntrl connected to BP56.WBP2"
  "\nLoading TAP Instruction BP56_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP2_SHORT_SETUP"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller xlport_wrap_h_mac_cclk_MBIST2_cntrl connected to BP56.WBP3"
  "\nLoading TAP Instruction BP56_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP56 Instruction WBP3_SHORT_SETUP"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membistv_xlport0_pf_script = {
    sw_membistv_xlport0_pf_commands,
    sw_membistv_xlport0_pf_comments,
    sizeof(sw_membistv_xlport0_pf_commands),
    19,
    "sw_membistv_xlport0_pf",
    40
};



const uint8 sw_membistv_xlport1_pf_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 24),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3d1fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x200c0203 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200c0213 + MBIST_toRTI),
    DCMN_MBIST_WAIT(137173 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200e0205 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d1fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200e0206 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1ffc68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000002, 0x40000000, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x200e0204 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *sw_membistv_xlport1_pf_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_ucpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_ucpll_frefn                40.0 ns ( 25.0 MHz )"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP57_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP57_WIR.UserIRBit1 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller xlport_wrap_h_clk_MBIST1_cntrl by setting WTAP BP57 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller xlport_wrap_h_mac_cclk_MBIST1_cntrl by setting WTAP BP57 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller xlport_wrap_h_mac_cclk_MBIST2_cntrl by setting WTAP BP57 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting controller xlport_wrap_h_clk_MBIST1_cntrl"
  "\nStarting controller xlport_wrap_h_mac_cclk_MBIST1_cntrl"
  "\nStarting controller xlport_wrap_h_mac_cclk_MBIST2_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller xlport_wrap_h_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller xlport_wrap_h_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller xlport_wrap_h_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller xlport_wrap_h_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller xlport_wrap_h_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller xlport_wrap_h_mac_cclk_MBIST2_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller xlport_wrap_h_clk_MBIST1_cntrl connected to BP57.WBP1"
  "\nLoading TAP Instruction BP57_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP57 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (51.2) is higher or equal to 8."),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller xlport_wrap_h_mac_cclk_MBIST1_cntrl connected to BP57.WBP2"
  "\nLoading TAP Instruction BP57_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP57 Instruction WBP2_SHORT_SETUP"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller xlport_wrap_h_mac_cclk_MBIST2_cntrl connected to BP57.WBP3"
  "\nLoading TAP Instruction BP57_WIR_SEL"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP57 Instruction WBP3_SHORT_SETUP"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t sw_membistv_xlport1_pf_script = {
    sw_membistv_xlport1_pf_commands,
    sw_membistv_xlport1_pf_comments,
    sizeof(sw_membistv_xlport1_pf_commands),
    19,
    "sw_membistv_xlport1_pf",
    40
};





const uint8 BCM88650_sw_membisr_core_pf_prt_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x80000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x80004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x80004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x80004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2008000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10080400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x12208000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10084400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x12208000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7e00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000001, 50),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27e00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 52),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1770000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cfcff, 0x40000001, 62),
    DCMN_MBIST_WRITE(0x80401e8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003fcc0, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x1770000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cfcff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80421e8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003fcc0, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2ee00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x703cfcff, 0x40000001, 60),
    DCMN_MBIST_WRITE(0x8040131 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2ee00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x703cfcff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8042131 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ff3f, 0x40000001, 52),
    DCMN_MBIST_WRITE(0x804007d + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ff3f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x804207d + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3fff8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 104),
    DCMN_MBIST_WRITE(0x203ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12280000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3fff8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x213ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12280000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3ff7ff00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7cffffff, 0x40000001, 116),
    DCMN_MBIST_WRITE(0x407efff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2440820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40fff3ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x3ff7ff00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7cffffff, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x427efff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2440820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40fff3ff, 0x40000000, 34),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 54),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 70),
    DCMN_MBIST_WRITE(0x80ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x84ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x101fffe0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 70),
    DCMN_MBIST_WRITE(0x12280080 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x109fffe0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x12280080 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x40000001, 52),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 59),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x37f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40f3fff3, 0x40000001, 76),
    DCMN_MBIST_WRITE(0x801ff8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x10604004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x37f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40f3fff3, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x841ff8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x10604004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x804059c + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cf0ff, 0x40000001, 50),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x804259c + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cf0ff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 112),
    DCMN_MBIST_WRITE(0x80ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x84ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000ffff, 0x40000000, 34),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7fffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 74),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_READ(0x400000ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x27fffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_READ(0x400000ff, 0x40000000, 34),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 53),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 68),
    DCMN_MBIST_WRITE(0x80fffe + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x84fffe + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(81937 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 40),
    DCMN_MBIST_WRITE(0x12208000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40003ffd, 50),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cfcff, 0x400cfcfd, 62),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003fcc0, 0x4003fcc0, 34),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x703cfcff, 0x703cfcfd, 60),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x400000c3, 34),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ff3f, 0x4003ff3d, 52),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 104),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000ff, 34),
    DCMN_MBIST_WRITE(0x12280000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7cffffff, 0x7cfffffd, 116),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x2440820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40fff3ff, 0x40fff3ff, 34),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 70),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000f, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 70),
    DCMN_MBIST_WRITE(0x12280080 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000000f, 0x4000000f, 34),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x4000fffd, 52),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40f3fff3, 0x40f3fff1, 76),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400fffff, 34),
    DCMN_MBIST_WRITE(0x10604004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cf0ff, 0x400cf0fd, 50),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 112),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000ffff, 0x4000ffff, 34),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 74),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_READ(0x400000ff, 0x400000ff, 34),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 68),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000003, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(DCMN_MBIST_TEST_LONG_WAIT_VALUE),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 301),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22208000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10084400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22208000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7e00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27e00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 52),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x1770000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80401e8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x1770000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x80421e8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 53),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2ee00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040131 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2ee00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x8042131 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x804007d + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x804207d + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3fff8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x203ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22280000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3fff8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x213ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22280000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3ff7ff00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x407efff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4440820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3ff7ff00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x427efff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4440820 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x84ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x101fffe0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22280080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x109fffe0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22280080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 59),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x37f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x801ff8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20604004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x37f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x841ff8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20604004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x804059c + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x804259c + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x84ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 60),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7fffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27fffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80fffe + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x84fffe + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(81930 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 40),
    DCMN_MBIST_WRITE(0x22208000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40003ffd, 50),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cfcff, 0x400cfcfd, 62),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003fcc0, 0x4003fcc0, 34),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x703cfcff, 0x703cfcfd, 60),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x400000c3, 34),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ff3f, 0x4003ff3d, 52),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 104),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000ff, 34),
    DCMN_MBIST_WRITE(0x22280000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7cffffff, 0x7cfffffd, 116),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x4440820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40fff3ff, 0x40fff3ff, 34),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 70),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000f, 34),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 70),
    DCMN_MBIST_WRITE(0x22280080 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000000f, 0x4000000f, 34),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x4000fffd, 52),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40f3fff3, 0x40f3fff1, 76),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400fffff, 34),
    DCMN_MBIST_WRITE(0x20604004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cf0ff, 0x400cf0fd, 50),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 112),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000ffff, 0x4000ffff, 34),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 74),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_READ(0x400000ff, 0x400000ff, 34),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 68),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000003, 34),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(DCMN_MBIST_TEST_LONG_WAIT_VALUE),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 301),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32208000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10084400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32208000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7e00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27e00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 52),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x1770000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80401e8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x1770000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x80421e8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 53),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2ee00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040131 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2ee00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x8042131 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x804007d + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x804207d + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3fff8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x203ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32280000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3fff8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x213ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32280000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3ff7ff00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x407efff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x6440820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3ff7ff00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x427efff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x6440820 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x84ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x101fffe0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32280080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x109fffe0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32280080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 59),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x37f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x801ff8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x30604004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x37f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x841ff8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x30604004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x804059c + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x804259c + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x84ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 60),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7fffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27fffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80fffe + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x84fffe + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(742416 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 40),
    DCMN_MBIST_WRITE(0x32208000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40003ffd, 50),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cfcff, 0x400cfcfd, 62),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003fcc0, 0x4003fcc0, 34),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x703cfcff, 0x703cfcfd, 60),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x400000c3, 34),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ff3f, 0x4003ff3d, 52),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 104),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000ff, 34),
    DCMN_MBIST_WRITE(0x32280000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7cffffff, 0x7cfffffd, 116),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x6440820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40fff3ff, 0x40fff3ff, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 70),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000f, 34),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 70),
    DCMN_MBIST_WRITE(0x32280080 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000000f, 0x4000000f, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x4000fffd, 52),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40f3fff3, 0x40f3fff1, 76),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400fffff, 34),
    DCMN_MBIST_WRITE(0x30604004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cf0ff, 0x400cf0fd, 50),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 112),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000ffff, 0x4000ffff, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 74),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_READ(0x400000ff, 0x400000ff, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 68),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000003, 34),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *BCM88650_sw_membisr_core_pf_prt_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP6_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP6_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP8_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP8_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP9_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP9_WIR.UserIRBit45 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP10_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP10_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP11_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP11_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP12_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP12_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP19_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP19_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP26_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP26_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP33_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP33_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP34_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP34_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP58_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP58_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP59_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP59_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP60_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP60_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP61_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP61_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP1 USER_IR_BIT27 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST30_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST31_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_tcam_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP12 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP12 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP12 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP26 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP26 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP26 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default_StartToPause_G1   *******"
  "\nStarting Controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ihb_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller ihb_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller ihb_tcam_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP30"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS62 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS63 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS64 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS65 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS54 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS58 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS59 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS60 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS61 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP39"
  "\nStarting Controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP40"
  "\nStarting Controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL connected to WBP33"
  "\nStarting Controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL connected to WBP35"
  "\nStarting Controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL connected to WBP36"
  "\nStarting Controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL connected to WBP37"
  "\nStarting Controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP38"
  "\nStarting Controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS78 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS79 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS80 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS81 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS54 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS58 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS59 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS60 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS61 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS62 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS63 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS64 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS65 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS66 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS67 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS70 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS71 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS72 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS73 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS74 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS75 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS76 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS77 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP4"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller pcu_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller pcu_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller pcu_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller pcu_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL connected to WBP33"
  "\nStarting Controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL connected to WBP34"
  "\nStarting Controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL connected to WBP35"
  "\nStarting Controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL connected to WBP36"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS54 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS58 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS59 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS60 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS61 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS64 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS65 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS62 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS63 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS66 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS67 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS68 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS69 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS70 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS71 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS72 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS73 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS35 for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller ihb_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller ihb_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller ihb_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller ihb_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller ihb_tcam_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller ihb_tcam_clk_MBIST2_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS79 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS78 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS81 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS80 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS71 for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS70 for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS73 for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS72 for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS75 for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS74 for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS77 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS76 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS15 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller pcu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller pcu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller pcu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller pcu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller pcu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller pcu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller pcu_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller pcu_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS71 for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS70 for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS73 for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS72 for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS25 for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default_PauseToPause_G1   *******"
  "\nPausing for 100000000.0 ns, (2500000 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ihb_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller ihb_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller ihb_tcam_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP30"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP39"
  "\nStarting Controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP40"
  "\nStarting Controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL connected to WBP33"
  "\nStarting Controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL connected to WBP35"
  "\nStarting Controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL connected to WBP36"
  "\nStarting Controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL connected to WBP37"
  "\nStarting Controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP38"
  "\nStarting Controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP4"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller pcu_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller pcu_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller pcu_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller pcu_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL connected to WBP33"
  "\nStarting Controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL connected to WBP34"
  "\nStarting Controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL connected to WBP35"
  "\nStarting Controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL connected to WBP36"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS35 for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller ihb_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller ihb_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller ihb_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller ihb_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller ihb_tcam_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller ihb_tcam_clk_MBIST2_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS79 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS78 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS81 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS80 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS71 for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS70 for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS73 for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS72 for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS75 for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS74 for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS77 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS76 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS15 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller pcu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller pcu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller pcu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller pcu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller pcu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller pcu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller pcu_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller pcu_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS71 for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS70 for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS73 for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS72 for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS25 for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default_PauseToEnd_G1   *******"
  "\nPausing for 100000000.0 ns, (2500000 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ihb_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller ihb_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller ihb_tcam_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP30"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP39"
  "\nStarting Controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP40"
  "\nStarting Controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL connected to WBP33"
  "\nStarting Controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL connected to WBP35"
  "\nStarting Controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL connected to WBP36"
  "\nStarting Controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL connected to WBP37"
  "\nStarting Controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP38"
  "\nStarting Controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP4"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller pcu_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller pcu_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller pcu_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller pcu_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL connected to WBP33"
  "\nStarting Controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL connected to WBP34"
  "\nStarting Controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL connected to WBP35"
  "\nStarting Controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL connected to WBP36"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS35 for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller ihb_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller ihb_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller ihb_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller ihb_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller ihb_tcam_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller ihb_tcam_clk_MBIST2_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS79 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS78 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS81 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS80 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS71 for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS70 for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS73 for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS72 for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS75 for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS74 for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS77 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS76 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS15 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller pcu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller pcu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller pcu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller pcu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller pcu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller pcu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller pcu_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller pcu_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS71 for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS70 for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS73 for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS72 for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS25 for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t BCM88650_sw_membisr_core_pf_prt_script = {
    BCM88650_sw_membisr_core_pf_prt_commands,
    BCM88650_sw_membisr_core_pf_prt_comments,
    sizeof(BCM88650_sw_membisr_core_pf_prt_commands),
    401,
    "BCM88650_sw_membisr_core_pf_prt",
    40
};



const uint8 BCM88650_sw_membistv_core_pf_prt_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0200 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0200 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3e880000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ff30303, 0x40000001, 64),
    DCMN_MBIST_WRITE(0x8040617 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403c033f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3e880000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ff30303, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8042617 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403c033f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fc30303, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x80406ce + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000f3c, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fc30303, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80426ce + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000f3c, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43fc00c3, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x8040782 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43fc00c3, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x8042782 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x4001000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x412820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40000c00, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x4201000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x412820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40000c00, 0x40000000, 36),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f0c000f, 0x40000001, 54),
    DCMN_MBIST_WRITE(0x80e007 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43f00000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x24c004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f0c000f, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x84e007 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43f00000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x24c004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x290c0203 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x290c0213 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x290c0203 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x290c0213 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040260 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030f03, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8042260 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030f03, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(41448 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ff30303, 0x7ff30301, 64),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403c033f, 0x403c033f, 34),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fc30303, 0x4fc30301, 56),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000f3c, 0x40000f3c, 34),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43fc00c3, 0x43fc00c1, 48),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x43000001, 42),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x412820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40000c00, 0x40000c00, 36),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f0c000f, 0x7f0c000d, 54),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43f00000, 0x43f00000, 34),
    DCMN_MBIST_WRITE(0x24c004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400ffffd, 56),
    DCMN_MBIST_WRITE(0x290c0200 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400ffffd, 56),
    DCMN_MBIST_WRITE(0x290c0200 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030f03, 0x40030f01, 44),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(DCMN_MBIST_TEST_LONG_WAIT_VALUE),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 119),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3e880000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040617 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3e880000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x8042617 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80406ce + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x80426ce + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040782 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x8042782 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4001000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x422820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4201000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x422820 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80e007 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x28c004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x84e007 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x28c004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x310c0203 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x310c0213 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x310c0203 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x310c0213 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8040260 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8042260 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(41283 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ff30303, 0x7ff30301, 64),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403c033f, 0x403c033f, 34),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fc30303, 0x4fc30301, 56),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000f3c, 0x40000f3c, 34),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43fc00c3, 0x43fc00c1, 48),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x43000001, 42),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x422820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40000c00, 0x40000c00, 36),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f0c000f, 0x7f0c000d, 54),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43f00000, 0x43f00000, 34),
    DCMN_MBIST_WRITE(0x28c004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400ffffd, 56),
    DCMN_MBIST_WRITE(0x310c0200 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400ffffd, 56),
    DCMN_MBIST_WRITE(0x310c0200 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030f03, 0x40030f01, 44),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(DCMN_MBIST_TEST_LONG_WAIT_VALUE),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 119),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3e880000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040617 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3e880000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x8042617 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80406ce + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x80426ce + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040782 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x8042782 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4001000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x432820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4201000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x432820 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80e007 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2cc004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x84e007 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2cc004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x390c0203 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x390c0213 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x390c0203 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x390c0213 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8040260 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8042260 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(207770 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ff30303, 0x7ff30301, 64),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403c033f, 0x403c033f, 34),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fc30303, 0x4fc30301, 56),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000f3c, 0x40000f3c, 34),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43fc00c3, 0x43fc00c1, 48),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x43000001, 42),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x432820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40000c00, 0x40000c00, 36),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f0c000f, 0x7f0c000d, 54),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43f00000, 0x43f00000, 34),
    DCMN_MBIST_WRITE(0x2cc004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400ffffd, 56),
    DCMN_MBIST_WRITE(0x390c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400ffffd, 56),
    DCMN_MBIST_WRITE(0x390c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030f03, 0x40030f01, 44),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *BCM88650_sw_membistv_core_pf_prt_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP6_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP6_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP8_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP8_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP10_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP10_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP36_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP36_WIR.UserIRBit1 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP37_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP37_WIR.UserIRBit1 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP58_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP58_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST10_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST11_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST12_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST13_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST14_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST15_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST16_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST17_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST19_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST25_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST4_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST8_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST24_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST11_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST13_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST16_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST17_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST19_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST20_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST8_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST4_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST12_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST3_cntrl by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST10_cntrl by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST11_cntrl by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST12_cntrl by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST9_cntrl by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST15_cntrl by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST38_cntrl by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST13_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST1_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST25_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST22_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST22_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST24_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST25_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST25_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST1_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST1_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST2_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST3_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST5_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST2_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST3_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST4_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST4_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST1_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST1_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST2_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST3_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST5_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST2_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST3_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST4_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST4_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST4_cntrl by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST5_cntrl by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST8_cntrl by setting WTAP BP58 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default_StartToPause_G1   *******"
  "\nStarting controller egq_clk_MBIST10_cntrl"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting controller egq_clk_MBIST11_cntrl"
  "\nStarting controller egq_clk_MBIST12_cntrl"
  "\nStarting controller egq_clk_MBIST13_cntrl"
  "\nStarting controller egq_clk_MBIST14_cntrl"
  "\nStarting controller egq_clk_MBIST15_cntrl"
  "\nStarting controller egq_clk_MBIST16_cntrl"
  "\nStarting controller egq_clk_MBIST17_cntrl"
  "\nStarting controller egq_clk_MBIST19_cntrl"
  "\nStarting controller egq_clk_MBIST25_cntrl"
  "\nStarting controller egq_clk_MBIST4_cntrl"
  "\nStarting controller egq_clk_MBIST8_cntrl"
  "\nStarting controller egq_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller epni_clk_MBIST11_cntrl"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting controller epni_clk_MBIST13_cntrl"
  "\nStarting controller epni_clk_MBIST16_cntrl"
  "\nStarting controller epni_clk_MBIST17_cntrl"
  "\nStarting controller epni_clk_MBIST19_cntrl"
  "\nStarting controller epni_clk_MBIST20_cntrl"
  "\nStarting controller epni_clk_MBIST8_cntrl"
  "\nStarting controller epni_clk_MBIST4_cntrl"
  "\nStarting controller epni_clk_MBIST12_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller fdrc_clk_MBIST3_cntrl"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting controller fdrc_clk_MBIST10_cntrl"
  "\nStarting controller fdrc_clk_MBIST11_cntrl"
  "\nStarting controller fdrc_clk_MBIST12_cntrl"
  "\nStarting controller fdrc_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller ihp_clk_MBIST15_cntrl"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting controller ihp_clk_MBIST38_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS68 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS69 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller nif_clk_MBIST13_cntrl"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting controller nif_clk_MBIST1_cntrl"
  "\nStarting controller nif_clk_MBIST25_cntrl"
  "\nStarting controller nif_clk_MBIST22_cntrl"
  "\nStarting controller nif_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller clport_wrap_clk_MBIST1_cntrl"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST4_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller clport_wrap_clk_MBIST1_cntrl"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST4_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller pcu_clk_MBIST4_cntrl"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting controller pcu_clk_MBIST5_cntrl"
  "\nStarting controller pcu_clk_MBIST8_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller egq_clk_MBIST10_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller egq_clk_MBIST10_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller egq_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller egq_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller egq_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller egq_clk_MBIST12_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller egq_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller egq_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller egq_clk_MBIST14_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller egq_clk_MBIST14_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller egq_clk_MBIST15_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller egq_clk_MBIST15_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller egq_clk_MBIST16_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller egq_clk_MBIST16_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller egq_clk_MBIST17_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller egq_clk_MBIST17_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller egq_clk_MBIST19_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller egq_clk_MBIST19_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller egq_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller egq_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller egq_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller egq_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller egq_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller egq_clk_MBIST8_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller egq_clk_MBIST24_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller egq_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS21 for controller epni_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller epni_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller epni_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller epni_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller epni_clk_MBIST16_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller epni_clk_MBIST16_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller epni_clk_MBIST17_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller epni_clk_MBIST17_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller epni_clk_MBIST19_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller epni_clk_MBIST19_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller epni_clk_MBIST20_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller epni_clk_MBIST20_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller epni_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller epni_clk_MBIST8_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller epni_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller epni_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller epni_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller epni_clk_MBIST12_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS5 for controller fdrc_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller fdrc_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller fdrc_clk_MBIST10_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller fdrc_clk_MBIST10_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller fdrc_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller fdrc_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller fdrc_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller fdrc_clk_MBIST12_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller fdrc_clk_MBIST9_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller fdrc_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS23 for controller ihp_clk_MBIST15_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller ihp_clk_MBIST15_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller ihp_clk_MBIST38_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller ihp_clk_MBIST38_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller nif_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller nif_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller nif_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller nif_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller nif_clk_MBIST24_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller nif_clk_MBIST24_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller nif_clk_MBIST25_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller clport_wrap_mac_cclk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller clport_wrap_mac_cclk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller pcu_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller pcu_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller pcu_clk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller pcu_clk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller pcu_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller pcu_clk_MBIST8_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default_PauseToPause_G1   *******"
  "\nPausing for 100000000.0 ns, (2500000 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller egq_clk_MBIST10_cntrl"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting controller egq_clk_MBIST11_cntrl"
  "\nStarting controller egq_clk_MBIST12_cntrl"
  "\nStarting controller egq_clk_MBIST13_cntrl"
  "\nStarting controller egq_clk_MBIST14_cntrl"
  "\nStarting controller egq_clk_MBIST15_cntrl"
  "\nStarting controller egq_clk_MBIST16_cntrl"
  "\nStarting controller egq_clk_MBIST17_cntrl"
  "\nStarting controller egq_clk_MBIST19_cntrl"
  "\nStarting controller egq_clk_MBIST25_cntrl"
  "\nStarting controller egq_clk_MBIST4_cntrl"
  "\nStarting controller egq_clk_MBIST8_cntrl"
  "\nStarting controller egq_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller epni_clk_MBIST11_cntrl"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting controller epni_clk_MBIST13_cntrl"
  "\nStarting controller epni_clk_MBIST16_cntrl"
  "\nStarting controller epni_clk_MBIST17_cntrl"
  "\nStarting controller epni_clk_MBIST19_cntrl"
  "\nStarting controller epni_clk_MBIST20_cntrl"
  "\nStarting controller epni_clk_MBIST8_cntrl"
  "\nStarting controller epni_clk_MBIST4_cntrl"
  "\nStarting controller epni_clk_MBIST12_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller fdrc_clk_MBIST3_cntrl"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting controller fdrc_clk_MBIST10_cntrl"
  "\nStarting controller fdrc_clk_MBIST11_cntrl"
  "\nStarting controller fdrc_clk_MBIST12_cntrl"
  "\nStarting controller fdrc_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller ihp_clk_MBIST15_cntrl"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting controller ihp_clk_MBIST38_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller nif_clk_MBIST13_cntrl"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting controller nif_clk_MBIST1_cntrl"
  "\nStarting controller nif_clk_MBIST25_cntrl"
  "\nStarting controller nif_clk_MBIST22_cntrl"
  "\nStarting controller nif_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller clport_wrap_clk_MBIST1_cntrl"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST4_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller clport_wrap_clk_MBIST1_cntrl"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST4_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller pcu_clk_MBIST4_cntrl"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting controller pcu_clk_MBIST5_cntrl"
  "\nStarting controller pcu_clk_MBIST8_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller egq_clk_MBIST10_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller egq_clk_MBIST10_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller egq_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller egq_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller egq_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller egq_clk_MBIST12_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller egq_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller egq_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller egq_clk_MBIST14_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller egq_clk_MBIST14_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller egq_clk_MBIST15_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller egq_clk_MBIST15_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller egq_clk_MBIST16_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller egq_clk_MBIST16_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller egq_clk_MBIST17_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller egq_clk_MBIST17_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller egq_clk_MBIST19_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller egq_clk_MBIST19_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller egq_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller egq_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller egq_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller egq_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller egq_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller egq_clk_MBIST8_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller egq_clk_MBIST24_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller egq_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS21 for controller epni_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller epni_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller epni_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller epni_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller epni_clk_MBIST16_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller epni_clk_MBIST16_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller epni_clk_MBIST17_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller epni_clk_MBIST17_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller epni_clk_MBIST19_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller epni_clk_MBIST19_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller epni_clk_MBIST20_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller epni_clk_MBIST20_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller epni_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller epni_clk_MBIST8_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller epni_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller epni_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller epni_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller epni_clk_MBIST12_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS5 for controller fdrc_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller fdrc_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller fdrc_clk_MBIST10_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller fdrc_clk_MBIST10_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller fdrc_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller fdrc_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller fdrc_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller fdrc_clk_MBIST12_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller fdrc_clk_MBIST9_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller fdrc_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS23 for controller ihp_clk_MBIST15_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller ihp_clk_MBIST15_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller ihp_clk_MBIST38_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller ihp_clk_MBIST38_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller nif_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller nif_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller nif_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller nif_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller nif_clk_MBIST24_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller nif_clk_MBIST24_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller nif_clk_MBIST25_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller clport_wrap_mac_cclk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller clport_wrap_mac_cclk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller pcu_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller pcu_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller pcu_clk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller pcu_clk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller pcu_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller pcu_clk_MBIST8_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default_PauseToEnd_G1   *******"
  "\nPausing for 100000000.0 ns, (2500000 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller egq_clk_MBIST10_cntrl"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting controller egq_clk_MBIST11_cntrl"
  "\nStarting controller egq_clk_MBIST12_cntrl"
  "\nStarting controller egq_clk_MBIST13_cntrl"
  "\nStarting controller egq_clk_MBIST14_cntrl"
  "\nStarting controller egq_clk_MBIST15_cntrl"
  "\nStarting controller egq_clk_MBIST16_cntrl"
  "\nStarting controller egq_clk_MBIST17_cntrl"
  "\nStarting controller egq_clk_MBIST19_cntrl"
  "\nStarting controller egq_clk_MBIST25_cntrl"
  "\nStarting controller egq_clk_MBIST4_cntrl"
  "\nStarting controller egq_clk_MBIST8_cntrl"
  "\nStarting controller egq_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller epni_clk_MBIST11_cntrl"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting controller epni_clk_MBIST13_cntrl"
  "\nStarting controller epni_clk_MBIST16_cntrl"
  "\nStarting controller epni_clk_MBIST17_cntrl"
  "\nStarting controller epni_clk_MBIST19_cntrl"
  "\nStarting controller epni_clk_MBIST20_cntrl"
  "\nStarting controller epni_clk_MBIST8_cntrl"
  "\nStarting controller epni_clk_MBIST4_cntrl"
  "\nStarting controller epni_clk_MBIST12_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller fdrc_clk_MBIST3_cntrl"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting controller fdrc_clk_MBIST10_cntrl"
  "\nStarting controller fdrc_clk_MBIST11_cntrl"
  "\nStarting controller fdrc_clk_MBIST12_cntrl"
  "\nStarting controller fdrc_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller ihp_clk_MBIST15_cntrl"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting controller ihp_clk_MBIST38_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller nif_clk_MBIST13_cntrl"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting controller nif_clk_MBIST1_cntrl"
  "\nStarting controller nif_clk_MBIST25_cntrl"
  "\nStarting controller nif_clk_MBIST22_cntrl"
  "\nStarting controller nif_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller clport_wrap_clk_MBIST1_cntrl"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST4_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller clport_wrap_clk_MBIST1_cntrl"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST4_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller pcu_clk_MBIST4_cntrl"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting controller pcu_clk_MBIST5_cntrl"
  "\nStarting controller pcu_clk_MBIST8_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller egq_clk_MBIST10_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller egq_clk_MBIST10_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller egq_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller egq_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller egq_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller egq_clk_MBIST12_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller egq_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller egq_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller egq_clk_MBIST14_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller egq_clk_MBIST14_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller egq_clk_MBIST15_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller egq_clk_MBIST15_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller egq_clk_MBIST16_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller egq_clk_MBIST16_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller egq_clk_MBIST17_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller egq_clk_MBIST17_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller egq_clk_MBIST19_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller egq_clk_MBIST19_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller egq_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller egq_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller egq_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller egq_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller egq_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller egq_clk_MBIST8_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller egq_clk_MBIST24_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller egq_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS21 for controller epni_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller epni_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller epni_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller epni_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller epni_clk_MBIST16_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller epni_clk_MBIST16_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller epni_clk_MBIST17_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller epni_clk_MBIST17_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller epni_clk_MBIST19_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller epni_clk_MBIST19_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller epni_clk_MBIST20_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller epni_clk_MBIST20_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller epni_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller epni_clk_MBIST8_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller epni_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller epni_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller epni_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller epni_clk_MBIST12_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS5 for controller fdrc_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller fdrc_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller fdrc_clk_MBIST10_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller fdrc_clk_MBIST10_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller fdrc_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller fdrc_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller fdrc_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller fdrc_clk_MBIST12_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller fdrc_clk_MBIST9_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller fdrc_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS23 for controller ihp_clk_MBIST15_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller ihp_clk_MBIST15_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller ihp_clk_MBIST38_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller ihp_clk_MBIST38_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller nif_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller nif_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller nif_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller nif_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller nif_clk_MBIST24_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller nif_clk_MBIST24_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller nif_clk_MBIST25_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller clport_wrap_mac_cclk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller clport_wrap_mac_cclk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller pcu_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller pcu_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller pcu_clk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller pcu_clk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller pcu_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller pcu_clk_MBIST8_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t BCM88650_sw_membistv_core_pf_prt_script = {
    BCM88650_sw_membistv_core_pf_prt_commands,
    BCM88650_sw_membistv_core_pf_prt_comments,
    sizeof(BCM88650_sw_membistv_core_pf_prt_commands),
    127,
    "BCM88650_sw_membistv_core_pf_prt",
    40
};



const uint8 BCM88660_sw_membisr_core_pf_prt_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x80000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x80004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x80004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x82010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x80004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2008000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2080080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2082010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2080004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10080400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x12208000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10084400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x12208000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7e00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000001, 50),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27e00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 52),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1770000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cfcff, 0x40000001, 62),
    DCMN_MBIST_WRITE(0x80401e8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003fcc0, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x1770000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cfcff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80421e8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003fcc0, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2ee00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x703cfcff, 0x40000001, 60),
    DCMN_MBIST_WRITE(0x8040131 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2ee00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x703cfcff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8042131 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ff3f, 0x40000001, 52),
    DCMN_MBIST_WRITE(0x804007d + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ff3f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x804207d + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3fffe000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 108),
    DCMN_MBIST_WRITE(0x203ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12280000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3fffe000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x213ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12280000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3ff7ff00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7cffffff, 0x40000001, 116),
    DCMN_MBIST_WRITE(0x407efff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2440820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40fff3ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x3ff7ff00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7cffffff, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x427efff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2440820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40fff3ff, 0x40000000, 34),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 54),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 70),
    DCMN_MBIST_WRITE(0x80ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x84ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x101fffe0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 70),
    DCMN_MBIST_WRITE(0x12280080 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x109fffe0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x12280080 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x40000001, 52),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 59),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x37f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40f3fff3, 0x40000001, 76),
    DCMN_MBIST_WRITE(0x801ff8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x10604004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x37f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40f3fff3, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x841ff8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x10604004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40330cf3, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x804052c + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10604000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40330cf3, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x804252c + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10604000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 112),
    DCMN_MBIST_WRITE(0x80ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x84ffff + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000ffff, 0x40000000, 34),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x7fffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 74),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_READ(0x400000ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x27fffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_READ(0x400000ff, 0x40000000, 34),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 53),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 68),
    DCMN_MBIST_WRITE(0x80fffe + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x84fffe + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(81937 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 40),
    DCMN_MBIST_WRITE(0x12208000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40003ffd, 50),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cfcff, 0x400cfcfd, 62),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003fcc0, 0x4003fcc0, 34),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x703cfcff, 0x703cfcfd, 60),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x400000c3, 34),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ff3f, 0x4003ff3d, 52),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x12204000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 108),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000fff, 0x40000fff, 34),
    DCMN_MBIST_WRITE(0x12280000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7cffffff, 0x7cfffffd, 116),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x2440820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40fff3ff, 0x40fff3ff, 34),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 70),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000f, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 70),
    DCMN_MBIST_WRITE(0x12280080 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000000f, 0x4000000f, 34),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x4000fffd, 52),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40f3fff3, 0x40f3fff1, 76),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400fffff, 34),
    DCMN_MBIST_WRITE(0x10604004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40330cf3, 0x40330cf1, 48),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10604000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 112),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000ffff, 0x4000ffff, 34),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 74),
    DCMN_MBIST_WRITE(0x12282010 + MBIST_toRTI),
    DCMN_MBIST_READ(0x400000ff, 0x400000ff, 34),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 68),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000003, 34),
    DCMN_MBIST_WRITE(0x12280004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(DCMN_MBIST_TEST_LONG_WAIT_VALUE),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 302),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22208000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10084400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22208000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7e00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27e00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 52),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x1770000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80401e8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x1770000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x80421e8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 53),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2ee00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040131 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2ee00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x8042131 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x804007d + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x804207d + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3fffe000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x203ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22280000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3fffe000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x213ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22280000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3ff7ff00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x407efff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4440820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3ff7ff00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x427efff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4440820 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x84ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x101fffe0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22280080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x109fffe0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22280080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 59),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x37f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x801ff8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20604004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x37f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x841ff8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20604004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x804052c + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20604000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x804252c + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20604000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x84ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 60),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7fffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27fffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80fffe + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x84fffe + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(81930 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 40),
    DCMN_MBIST_WRITE(0x22208000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40003ffd, 50),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cfcff, 0x400cfcfd, 62),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003fcc0, 0x4003fcc0, 34),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x703cfcff, 0x703cfcfd, 60),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x400000c3, 34),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ff3f, 0x4003ff3d, 52),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x22204000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 108),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000fff, 0x40000fff, 34),
    DCMN_MBIST_WRITE(0x22280000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7cffffff, 0x7cfffffd, 116),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x4440820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40fff3ff, 0x40fff3ff, 34),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 70),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000f, 34),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 70),
    DCMN_MBIST_WRITE(0x22280080 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000000f, 0x4000000f, 34),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x4000fffd, 52),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40f3fff3, 0x40f3fff1, 76),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400fffff, 34),
    DCMN_MBIST_WRITE(0x20604004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40330cf3, 0x40330cf1, 48),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20604000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 112),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000ffff, 0x4000ffff, 34),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 74),
    DCMN_MBIST_WRITE(0x22282010 + MBIST_toRTI),
    DCMN_MBIST_READ(0x400000ff, 0x400000ff, 34),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 68),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000003, 34),
    DCMN_MBIST_WRITE(0x22280004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(DCMN_MBIST_TEST_LONG_WAIT_VALUE),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 302),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32208000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10084400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32208000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7e00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27e00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 52),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x1770000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80401e8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x1770000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x80421e8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 53),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2ee00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040131 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x2ee00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x8042131 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x804007d + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x804207d + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3fffe000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x203ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32280000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3fffe000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x213ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32280000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3ff7ff00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x407efff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x6440820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3ff7ff00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x427efff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x6440820 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x84ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x101fffe0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32280080 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x109fffe0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32280080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 59),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x37f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x801ff8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x30604004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x37f00000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x841ff8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x30604004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x804052c + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x30604000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x804252c + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x30604000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3ffffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x84ffff + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 60),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x7fffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x27fffe00 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 55),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80fffe + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x84fffe + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(742416 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 40),
    DCMN_MBIST_WRITE(0x32208000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40003ffd, 50),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cfcff, 0x400cfcfd, 62),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003fcc0, 0x4003fcc0, 34),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x703cfcff, 0x703cfcfd, 60),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x400000c3, 34),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ff3f, 0x4003ff3d, 52),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x32204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 108),
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x10 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000fff, 0x40000fff, 34),
    DCMN_MBIST_WRITE(0x32280000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7cffffff, 0x7cfffffd, 116),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x6440820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40fff3ff, 0x40fff3ff, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x3ddfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 70),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000f, 34),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3dbfc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d9fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x400000fd, 44),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fcd68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 70),
    DCMN_MBIST_WRITE(0x32280080 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000000f, 0x4000000f, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x3d7fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x4000fffd, 52),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40f3fff3, 0x40f3fff1, 76),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400fffff, 34),
    DCMN_MBIST_WRITE(0x30604004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40330cf3, 0x40330cf1, 48),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x30604000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 112),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7fffffff, 34),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_READ(0x4000ffff, 0x4000ffff, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x3d1fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 74),
    DCMN_MBIST_WRITE(0x32282010 + MBIST_toRTI),
    DCMN_MBIST_READ(0x400000ff, 0x400000ff, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x3cffcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x7ffffffd, 68),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000003, 34),
    DCMN_MBIST_WRITE(0x32280004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *BCM88660_sw_membisr_core_pf_prt_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP6_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP6_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP8_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP8_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP9_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP9_WIR.UserIRBit45 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP10_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP10_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP11_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP11_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP12_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP12_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP19_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP19_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP26_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP26_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP33_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP33_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP34_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP34_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP58_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP58_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP59_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP59_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP60_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP60_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP61_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP61_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 400.0 ns, (10 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP1 USER_IR_BIT27 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST25_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_tcam_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_tcam_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_tcam_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihb_tcam_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP9 USER_IR_BIT51 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP11 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP12 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP12 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP12 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP26 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP26 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP26 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP33 USER_IR_BIT18 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP34 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL by setting WTAP BP59 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP60 USER_IR_BIT12 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP61 USER_IR_BIT23 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default_StartToPause_G1   *******"
  "\nStarting Controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller ihb_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller ihb_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP34"
  "\nStarting Controller ihb_tcam_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller ihb_tcam_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller ihb_tcam_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller ihb_tcam_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP33"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS54 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS58 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS59 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS68 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS69 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS60 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS61 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS62 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS63 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS64 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS65 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS66 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS67 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP39"
  "\nStarting Controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP40"
  "\nStarting Controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL connected to WBP33"
  "\nStarting Controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL connected to WBP35"
  "\nStarting Controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL connected to WBP36"
  "\nStarting Controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL connected to WBP37"
  "\nStarting Controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP38"
  "\nStarting Controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS78 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS79 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS80 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS81 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS54 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS58 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS59 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS60 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS61 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS62 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS63 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS64 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS65 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS66 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS67 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS70 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS71 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS72 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS73 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS74 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS75 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS76 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS77 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP4"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller pcu_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller pcu_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller pcu_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL connected to WBP33"
  "\nStarting Controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL connected to WBP34"
  "\nStarting Controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL connected to WBP35"
  "\nStarting Controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL connected to WBP36"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS56 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS54 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS58 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS59 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS60 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS61 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS64 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS65 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS62 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS63 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS66 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS67 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS68 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS69 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS70 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS71 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS72 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS73 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting Controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS35 for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller ihb_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller ihb_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller ihb_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller ihb_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller ihb_tcam_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller ihb_tcam_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller ihb_tcam_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller ihb_tcam_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller ihb_tcam_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller ihb_tcam_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller ihb_tcam_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller ihb_tcam_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS79 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS78 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS81 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS80 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS71 for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS70 for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS73 for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS72 for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS75 for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS74 for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS77 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS76 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS15 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller pcu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller pcu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller pcu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller pcu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller pcu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller pcu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS71 for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS70 for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS73 for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS72 for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS25 for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default_PauseToPause_G1   *******"
  "\nPausing for 100000000.0 ns, (2500000 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller ihb_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller ihb_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP34"
  "\nStarting Controller ihb_tcam_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller ihb_tcam_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller ihb_tcam_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller ihb_tcam_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP33"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP39"
  "\nStarting Controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP40"
  "\nStarting Controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL connected to WBP33"
  "\nStarting Controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL connected to WBP35"
  "\nStarting Controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL connected to WBP36"
  "\nStarting Controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL connected to WBP37"
  "\nStarting Controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP38"
  "\nStarting Controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP4"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller pcu_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller pcu_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller pcu_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL connected to WBP33"
  "\nStarting Controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL connected to WBP34"
  "\nStarting Controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL connected to WBP35"
  "\nStarting Controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL connected to WBP36"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting Controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS35 for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller ihb_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller ihb_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller ihb_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller ihb_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller ihb_tcam_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller ihb_tcam_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller ihb_tcam_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller ihb_tcam_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller ihb_tcam_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller ihb_tcam_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller ihb_tcam_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller ihb_tcam_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS79 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS78 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS81 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS80 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS71 for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS70 for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS73 for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS72 for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS75 for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS74 for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS77 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS76 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS15 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller pcu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller pcu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller pcu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller pcu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller pcu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller pcu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS71 for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS70 for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS73 for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS72 for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS25 for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default_PauseToEnd_G1   *******"
  "\nPausing for 100000000.0 ns, (2500000 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller ihb_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller ihb_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP34"
  "\nStarting Controller ihb_tcam_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller ihb_tcam_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller ihb_tcam_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller ihb_tcam_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP33"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP39"
  "\nStarting Controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP40"
  "\nStarting Controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL connected to WBP33"
  "\nStarting Controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL connected to WBP35"
  "\nStarting Controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL connected to WBP36"
  "\nStarting Controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL connected to WBP37"
  "\nStarting Controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP38"
  "\nStarting Controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP7"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP4"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller pcu_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller pcu_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller pcu_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nStarting Controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nStarting Controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nStarting Controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nStarting Controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nStarting Controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nStarting Controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nStarting Controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nStarting Controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nStarting Controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nStarting Controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nStarting Controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nStarting Controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nStarting Controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nStarting Controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nStarting Controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nStarting Controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL connected to WBP33"
  "\nStarting Controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL connected to WBP34"
  "\nStarting Controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL connected to WBP35"
  "\nStarting Controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL connected to WBP36"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nStarting Controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nStarting Controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nStarting Controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nStarting Controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"),
    DCMN_MBIST_COMMENT_TEXT("Starting Controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting Controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nStarting Controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nStarting Controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nStarting Controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nStarting Controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nStarting Controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nStarting Controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nStarting Controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nStarting Controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nStarting Controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nStarting Controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nStarting Controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nStarting Controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nStarting Controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller eci_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller dbf_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller dbf_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller dbf_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller dbf_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller dbf_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller dbf_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS35 for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller egq_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller egq_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller egq_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller egq_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller egq_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller egq_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller egq_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller egq_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller egq_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller egq_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller egq_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller egq_clk_MBIST21_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller epni_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller epni_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller epni_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller epni_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller epni_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller epni_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller epni_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller epni_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller epni_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller epni_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller epni_clk_MBIST18_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller fdrc_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller fdrc_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller fdrc_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller fdrc_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller fdrc_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller fdrc_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller fdrc_clk_MBIST8_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller ihb_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller ihb_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller ihb_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller ihb_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller ihb_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller ihb_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller ihb_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller ihb_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller ihb_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller ihb_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller ihb_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ihb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller ihb_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller ihb_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller ihb_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller ihb_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller ihb_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller ihb_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller ihb_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller ihb_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller ihb_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller ihb_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller ihb_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ihb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ihb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ihb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ihb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ihb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ihb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller ihb_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller ihb_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller ihb_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller ihb_tcam_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller ihb_tcam_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller ihb_tcam_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller ihb_tcam_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller ihb_tcam_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller ihb_tcam_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller ihb_tcam_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller ihb_tcam_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS79 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS78 for controller ihp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller ihp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS81 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS80 for controller ihp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller ihp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller ihp_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller ihp_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller ihp_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ihp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller ihp_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller ihp_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller ihp_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller ihp_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller ihp_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller ihp_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller ihp_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller ihp_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller ihp_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller ihp_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ihp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller ihp_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller ihp_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller ihp_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller ihp_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller ihp_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller ihp_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller ihp_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller ihp_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS71 for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS70 for controller ihp_clk_MBIST39_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ihp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS73 for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS72 for controller ihp_clk_MBIST40_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS75 for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS74 for controller ihp_clk_MBIST41_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ihp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ihp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ihp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS77 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS76 for controller ihp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller ihp_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller irdp_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller irdp_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller irdp_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller irdp_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller irdp_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller irdp_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller irdp_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller irdp_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller irdp_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller irdp_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller irdp_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller irdp_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller irdp_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller irdp_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller irdp_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller irdp_clk_MBIST6_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mac_v_clk_MBIST1_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller mmu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller mmu_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller mmu_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller mmu_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller mmu_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller mmu_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller mmu_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mmu_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mmu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mmu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller mmu_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller mmu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller mmu_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller mmu_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller mmu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller mmu_clk_MBIST9_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ocb_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ocb_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ocb_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ocb_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ocb_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller ocb_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ocb_clk_MBIST4_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS15 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller nif_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller nif_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller nif_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller nif_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller nif_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller nif_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller nif_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller nif_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller nif_clk_MBIST7_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller pcu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller pcu_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller pcu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller pcu_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller pcu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller pcu_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller pcu_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller pcu_clk_MBIST3_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller iqps_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller iqps_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller iqps_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller iqps_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller iqps_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller iqps_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller iqps_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller iqps_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller iqps_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller iqps_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller iqps_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS41 for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller iqps_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS43 for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller iqps_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS45 for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller iqps_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller iqps_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller iqps_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS57 for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller iqps_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller iqps_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller iqps_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller iqps_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller iqps_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller iqps_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller iqps_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS55 for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller iqps_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller iqps_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller iqps_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller iqps_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller iqps_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller iqps_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS59 for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller iqps_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS61 for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller iqps_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS65 for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS64 for controller iqps_clk_MBIST33_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS63 for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller iqps_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS67 for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS66 for controller iqps_clk_MBIST34_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller iqps_clk_MBIST35_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS71 for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS70 for controller iqps_clk_MBIST36_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS73 for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS72 for controller iqps_clk_MBIST37_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS25 for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller pdm_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller pdm_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller pdm_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller pdm_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller pdm_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller pdm_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller pdm_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller pdm_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller pdm_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller pdm_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller pdm_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller pdm_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller pdm_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller pdm_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller pdm_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller pdm_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller pdm_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS35 for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller pdm_clk_MBIST18_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller sch_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller sch_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller sch_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller sch_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller sch_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller sch_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller sch_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller sch_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller sch_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller sch_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller sch_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller sch_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller sch_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller sch_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller sch_clk_MBIST12_LVISION_MBISTPG_CTRL"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t BCM88660_sw_membisr_core_pf_prt_script = {
    BCM88660_sw_membisr_core_pf_prt_commands,
    BCM88660_sw_membisr_core_pf_prt_comments,
    sizeof(BCM88660_sw_membisr_core_pf_prt_commands),
    402,
    "BCM88660_sw_membisr_core_pf_prt",
    40
};



const uint8 BCM88660_sw_membistv_core_pf_prt_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 22),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3dffcd68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x10080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0200 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0xc0200 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x4000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2004000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x200c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x204000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 58),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3e880000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ff30303, 0x40000001, 64),
    DCMN_MBIST_WRITE(0x8040617 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403c033f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3e880000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ff30303, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8042617 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403c033f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fc30303, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x80406ce + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000f3c, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fc30303, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80426ce + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000f3c, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43fc00c3, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x8040782 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43fc00c3, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x8042782 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x4001000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x412820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40000c00, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x4201000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x412820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40000c00, 0x40000000, 36),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f0c000f, 0x40000001, 54),
    DCMN_MBIST_WRITE(0x80e007 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43f00000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x24c004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f0c000f, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x84e007 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43f00000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x24c004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x290c0203 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x290c0213 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000001, 56),
    DCMN_MBIST_WRITE(0x290c0203 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x290c0213 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cf30f, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x80402d2 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x24c000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cf30f, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x80422d2 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x24c000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(41448 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ff30303, 0x7ff30301, 64),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403c033f, 0x403c033f, 34),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fc30303, 0x4fc30301, 56),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000f3c, 0x40000f3c, 34),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43fc00c3, 0x43fc00c1, 48),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2094000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x43000001, 42),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x412820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40000c00, 0x40000c00, 36),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f0c000f, 0x7f0c000d, 54),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43f00000, 0x43f00000, 34),
    DCMN_MBIST_WRITE(0x24c004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400ffffd, 56),
    DCMN_MBIST_WRITE(0x290c0200 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400ffffd, 56),
    DCMN_MBIST_WRITE(0x290c0200 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cf30f, 0x400cf30d, 48),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x24c000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(DCMN_MBIST_TEST_LONG_WAIT_VALUE),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 123),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3e880000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040617 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3e880000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x8042617 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80406ce + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x80426ce + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040782 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x8042782 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4001000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x422820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4201000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x422820 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80e007 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x28c004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x84e007 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x28c004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x310c0203 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x310c0213 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x310c0203 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x310c0213 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80402d2 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x28c000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x80422d2 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x28c000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(41283 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ff30303, 0x7ff30301, 64),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403c033f, 0x403c033f, 34),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fc30303, 0x4fc30301, 56),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000f3c, 0x40000f3c, 34),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43fc00c3, 0x43fc00c1, 48),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2114000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x43000001, 42),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x422820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40000c00, 0x40000c00, 36),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f0c000f, 0x7f0c000d, 54),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43f00000, 0x43f00000, 34),
    DCMN_MBIST_WRITE(0x28c004 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400ffffd, 56),
    DCMN_MBIST_WRITE(0x310c0200 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400ffffd, 56),
    DCMN_MBIST_WRITE(0x310c0200 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cf30f, 0x400cf30d, 48),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x28c000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(1 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(DCMN_MBIST_TEST_LONG_WAIT_VALUE),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 123),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3e880000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040617 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3e880000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x8042617 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80406ce + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x11000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x80426ce + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x8040782 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x8042782 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x4001000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x432820 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4201000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x432820 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80e007 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2cc004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x8080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x84e007 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2cc004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 51),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x390c0203 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x390c0213 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 49),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x390c0203 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x3f800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x390c0213 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x80402d2 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2cc000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x80422d2 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2cc000 + MBIST_toRTI),
    DCMN_MBIST_WAIT(207770 * TestTimeMultiplier),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3ddfcb68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ff30303, 0x7ff30301, 64),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403c033f, 0x403c033f, 34),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc768 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fc30303, 0x4fc30301, 56),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000f3c, 0x40000f3c, 34),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3ddfc368 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43fc00c3, 0x43fc00c1, 48),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2194000 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3ddfc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x43000001, 42),
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x432820 + MBIST_toRTI),
    DCMN_MBIST_READ(0x40000c00, 0x40000c00, 36),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 36),
    DCMN_MBIST_WRITE(0x3d7fc568 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7f0c000f, 0x7f0c000d, 54),
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43f00000, 0x43f00000, 34),
    DCMN_MBIST_WRITE(0x2cc004 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d7fc168 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400ffffd, 56),
    DCMN_MBIST_WRITE(0x390c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d5fcf68 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x400ffffd, 56),
    DCMN_MBIST_WRITE(0x390c0200 + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 38),
    DCMN_MBIST_WRITE(0x3d1fc968 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400cf30f, 0x400cf30d, 48),
    DCMN_MBIST_WRITE(0x8040000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x2cc000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *BCM88660_sw_membistv_core_pf_prt_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\npad_clk25                      40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefp                40.0 ns ( 25.0 MHz )"
  "\npad_cmpll_frefn                40.0 ns ( 25.0 MHz )"
  "\nSetting pad_test0            to 0"
  "\nSetting pad_test1            to 0"
  "\nSetting pad_test2            to 0"
  "\nSetting pad_test3            to 0"
  "\nSetting pad_test4            to 0"
  "\nSetting pad_VREF_HSTL_1      to 1"
  "\nSetting pad_jtce             to 1"
  "\nSetting sc_mode              to 0"
  "\nEnabling the High-Z instruction of the TAP"
  "\nSetting UserIRBit0 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP35_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"
  "\nSetting UserIR bit BP35_WIR.UserIRBit12 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP6_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP6_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP8_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP8_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP10_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP10_WIR.UserIRBit6 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP36_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP36_WIR.UserIRBit1 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP37_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP37_WIR.UserIRBit1 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP58_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP58_WIR.UserIRBit17 to ON"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST10_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST11_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST12_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST13_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST14_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST15_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST16_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST17_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST19_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST25_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST4_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST8_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_clk_MBIST24_cntrl by setting WTAP BP6 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST11_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST13_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST16_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST17_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST19_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST20_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST8_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST4_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller epni_clk_MBIST12_cntrl by setting WTAP BP7 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST3_cntrl by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST10_cntrl by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST11_cntrl by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST12_cntrl by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller fdrc_clk_MBIST9_cntrl by setting WTAP BP8 USER_IR_BIT28 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST15_cntrl by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ihp_clk_MBIST38_cntrl by setting WTAP BP10 USER_IR_BIT17 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST13_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST1_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST25_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST22_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST22_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST24_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST25_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller nif_clk_MBIST25_cntrl by setting WTAP BP35 USER_IR_BIT19 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST1_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST1_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST2_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST3_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST5_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST2_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST3_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST4_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST4_cntrl by setting WTAP BP36 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST1_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST1_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST2_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST3_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST5_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST2_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST3_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_clk_MBIST4_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller clport_wrap_mac_cclk_MBIST4_cntrl by setting WTAP BP37 USER_IR_BIT11 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST4_cntrl by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST6_cntrl by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST7_cntrl by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST1_cntrl by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_clk_MBIST9_cntrl by setting WTAP BP58 USER_IR_BIT24 to 1"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default_StartToPause_G1   *******"
  "\nStarting controller egq_clk_MBIST10_cntrl"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting controller egq_clk_MBIST11_cntrl"
  "\nStarting controller egq_clk_MBIST12_cntrl"
  "\nStarting controller egq_clk_MBIST13_cntrl"
  "\nStarting controller egq_clk_MBIST14_cntrl"
  "\nStarting controller egq_clk_MBIST15_cntrl"
  "\nStarting controller egq_clk_MBIST16_cntrl"
  "\nStarting controller egq_clk_MBIST17_cntrl"
  "\nStarting controller egq_clk_MBIST19_cntrl"
  "\nStarting controller egq_clk_MBIST25_cntrl"
  "\nStarting controller egq_clk_MBIST4_cntrl"
  "\nStarting controller egq_clk_MBIST8_cntrl"
  "\nStarting controller egq_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller epni_clk_MBIST11_cntrl"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting controller epni_clk_MBIST13_cntrl"
  "\nStarting controller epni_clk_MBIST16_cntrl"
  "\nStarting controller epni_clk_MBIST17_cntrl"
  "\nStarting controller epni_clk_MBIST19_cntrl"
  "\nStarting controller epni_clk_MBIST20_cntrl"
  "\nStarting controller epni_clk_MBIST8_cntrl"
  "\nStarting controller epni_clk_MBIST4_cntrl"
  "\nStarting controller epni_clk_MBIST12_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller fdrc_clk_MBIST3_cntrl"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting controller fdrc_clk_MBIST10_cntrl"
  "\nStarting controller fdrc_clk_MBIST11_cntrl"
  "\nStarting controller fdrc_clk_MBIST12_cntrl"
  "\nStarting controller fdrc_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller ihp_clk_MBIST15_cntrl"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting controller ihp_clk_MBIST38_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS68 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS69 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller nif_clk_MBIST13_cntrl"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting controller nif_clk_MBIST1_cntrl"
  "\nStarting controller nif_clk_MBIST25_cntrl"
  "\nStarting controller nif_clk_MBIST22_cntrl"
  "\nStarting controller nif_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS50 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS52 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller clport_wrap_clk_MBIST1_cntrl"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST4_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller clport_wrap_clk_MBIST1_cntrl"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST4_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller pcu_clk_MBIST4_cntrl"
  "\nEnabling Parallel Retention Test : Start to Pause"
  "\nStarting controller pcu_clk_MBIST6_cntrl"
  "\nStarting controller pcu_clk_MBIST7_cntrl"
  "\nStarting controller pcu_clk_MBIST1_cntrl"
  "\nStarting controller pcu_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nChecking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller egq_clk_MBIST10_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller egq_clk_MBIST10_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller egq_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller egq_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller egq_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller egq_clk_MBIST12_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller egq_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller egq_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller egq_clk_MBIST14_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller egq_clk_MBIST14_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller egq_clk_MBIST15_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller egq_clk_MBIST15_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller egq_clk_MBIST16_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller egq_clk_MBIST16_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller egq_clk_MBIST17_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller egq_clk_MBIST17_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller egq_clk_MBIST19_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller egq_clk_MBIST19_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller egq_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller egq_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller egq_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller egq_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller egq_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller egq_clk_MBIST8_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller egq_clk_MBIST24_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller egq_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS21 for controller epni_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller epni_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller epni_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller epni_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller epni_clk_MBIST16_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller epni_clk_MBIST16_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller epni_clk_MBIST17_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller epni_clk_MBIST17_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller epni_clk_MBIST19_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller epni_clk_MBIST19_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller epni_clk_MBIST20_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller epni_clk_MBIST20_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller epni_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller epni_clk_MBIST8_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller epni_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller epni_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller epni_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller epni_clk_MBIST12_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS5 for controller fdrc_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller fdrc_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller fdrc_clk_MBIST10_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller fdrc_clk_MBIST10_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller fdrc_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller fdrc_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller fdrc_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller fdrc_clk_MBIST12_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller fdrc_clk_MBIST9_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller fdrc_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS23 for controller ihp_clk_MBIST15_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller ihp_clk_MBIST15_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller ihp_clk_MBIST38_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller ihp_clk_MBIST38_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller nif_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller nif_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller nif_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller nif_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller nif_clk_MBIST24_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller nif_clk_MBIST24_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller nif_clk_MBIST25_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller clport_wrap_mac_cclk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller clport_wrap_mac_cclk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller pcu_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller pcu_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller pcu_clk_MBIST6_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller pcu_clk_MBIST6_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller pcu_clk_MBIST7_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller pcu_clk_MBIST7_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller pcu_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller pcu_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller pcu_clk_MBIST9_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller pcu_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default_PauseToPause_G1   *******"
  "\nPausing for 100000000.0 ns, (2500000 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller egq_clk_MBIST10_cntrl"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting controller egq_clk_MBIST11_cntrl"
  "\nStarting controller egq_clk_MBIST12_cntrl"
  "\nStarting controller egq_clk_MBIST13_cntrl"
  "\nStarting controller egq_clk_MBIST14_cntrl"
  "\nStarting controller egq_clk_MBIST15_cntrl"
  "\nStarting controller egq_clk_MBIST16_cntrl"
  "\nStarting controller egq_clk_MBIST17_cntrl"
  "\nStarting controller egq_clk_MBIST19_cntrl"
  "\nStarting controller egq_clk_MBIST25_cntrl"
  "\nStarting controller egq_clk_MBIST4_cntrl"
  "\nStarting controller egq_clk_MBIST8_cntrl"
  "\nStarting controller egq_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller epni_clk_MBIST11_cntrl"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting controller epni_clk_MBIST13_cntrl"
  "\nStarting controller epni_clk_MBIST16_cntrl"
  "\nStarting controller epni_clk_MBIST17_cntrl"
  "\nStarting controller epni_clk_MBIST19_cntrl"
  "\nStarting controller epni_clk_MBIST20_cntrl"
  "\nStarting controller epni_clk_MBIST8_cntrl"
  "\nStarting controller epni_clk_MBIST4_cntrl"
  "\nStarting controller epni_clk_MBIST12_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller fdrc_clk_MBIST3_cntrl"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting controller fdrc_clk_MBIST10_cntrl"
  "\nStarting controller fdrc_clk_MBIST11_cntrl"
  "\nStarting controller fdrc_clk_MBIST12_cntrl"
  "\nStarting controller fdrc_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller ihp_clk_MBIST15_cntrl"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting controller ihp_clk_MBIST38_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller nif_clk_MBIST13_cntrl"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting controller nif_clk_MBIST1_cntrl"
  "\nStarting controller nif_clk_MBIST25_cntrl"
  "\nStarting controller nif_clk_MBIST22_cntrl"
  "\nStarting controller nif_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller clport_wrap_clk_MBIST1_cntrl"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST4_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller clport_wrap_clk_MBIST1_cntrl"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST4_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller pcu_clk_MBIST4_cntrl"
  "\nEnabling Parallel Retention Test : Pause to Pause"
  "\nStarting controller pcu_clk_MBIST6_cntrl"
  "\nStarting controller pcu_clk_MBIST7_cntrl"
  "\nStarting controller pcu_clk_MBIST1_cntrl"
  "\nStarting controller pcu_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller egq_clk_MBIST10_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller egq_clk_MBIST10_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller egq_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller egq_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller egq_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller egq_clk_MBIST12_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller egq_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller egq_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller egq_clk_MBIST14_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller egq_clk_MBIST14_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller egq_clk_MBIST15_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller egq_clk_MBIST15_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller egq_clk_MBIST16_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller egq_clk_MBIST16_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller egq_clk_MBIST17_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller egq_clk_MBIST17_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller egq_clk_MBIST19_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller egq_clk_MBIST19_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller egq_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller egq_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller egq_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller egq_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller egq_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller egq_clk_MBIST8_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller egq_clk_MBIST24_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller egq_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS21 for controller epni_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller epni_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller epni_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller epni_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller epni_clk_MBIST16_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller epni_clk_MBIST16_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller epni_clk_MBIST17_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller epni_clk_MBIST17_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller epni_clk_MBIST19_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller epni_clk_MBIST19_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller epni_clk_MBIST20_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller epni_clk_MBIST20_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller epni_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller epni_clk_MBIST8_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller epni_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller epni_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller epni_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller epni_clk_MBIST12_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS5 for controller fdrc_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller fdrc_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller fdrc_clk_MBIST10_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller fdrc_clk_MBIST10_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller fdrc_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller fdrc_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller fdrc_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller fdrc_clk_MBIST12_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller fdrc_clk_MBIST9_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller fdrc_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS23 for controller ihp_clk_MBIST15_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller ihp_clk_MBIST15_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller ihp_clk_MBIST38_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller ihp_clk_MBIST38_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller nif_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller nif_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller nif_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller nif_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller nif_clk_MBIST24_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller nif_clk_MBIST24_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller nif_clk_MBIST25_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller clport_wrap_mac_cclk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller clport_wrap_mac_cclk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller pcu_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller pcu_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller pcu_clk_MBIST6_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller pcu_clk_MBIST6_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller pcu_clk_MBIST7_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller pcu_clk_MBIST7_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller pcu_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller pcu_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller pcu_clk_MBIST9_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller pcu_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default_PauseToEnd_G1   *******"
  "\nPausing for 100000000.0 ns, (2500000 clock cycles)"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller egq_clk_MBIST10_cntrl"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting controller egq_clk_MBIST11_cntrl"
  "\nStarting controller egq_clk_MBIST12_cntrl"
  "\nStarting controller egq_clk_MBIST13_cntrl"
  "\nStarting controller egq_clk_MBIST14_cntrl"
  "\nStarting controller egq_clk_MBIST15_cntrl"
  "\nStarting controller egq_clk_MBIST16_cntrl"
  "\nStarting controller egq_clk_MBIST17_cntrl"
  "\nStarting controller egq_clk_MBIST19_cntrl"
  "\nStarting controller egq_clk_MBIST25_cntrl"
  "\nStarting controller egq_clk_MBIST4_cntrl"
  "\nStarting controller egq_clk_MBIST8_cntrl"
  "\nStarting controller egq_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller epni_clk_MBIST11_cntrl"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting controller epni_clk_MBIST13_cntrl"
  "\nStarting controller epni_clk_MBIST16_cntrl"
  "\nStarting controller epni_clk_MBIST17_cntrl"
  "\nStarting controller epni_clk_MBIST19_cntrl"
  "\nStarting controller epni_clk_MBIST20_cntrl"
  "\nStarting controller epni_clk_MBIST8_cntrl"
  "\nStarting controller epni_clk_MBIST4_cntrl"
  "\nStarting controller epni_clk_MBIST12_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller fdrc_clk_MBIST3_cntrl"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting controller fdrc_clk_MBIST10_cntrl"
  "\nStarting controller fdrc_clk_MBIST11_cntrl"
  "\nStarting controller fdrc_clk_MBIST12_cntrl"
  "\nStarting controller fdrc_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller ihp_clk_MBIST15_cntrl"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting controller ihp_clk_MBIST38_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller nif_clk_MBIST13_cntrl"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting controller nif_clk_MBIST1_cntrl"
  "\nStarting controller nif_clk_MBIST25_cntrl"
  "\nStarting controller nif_clk_MBIST22_cntrl"
  "\nStarting controller nif_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller clport_wrap_clk_MBIST1_cntrl"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST4_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller clport_wrap_clk_MBIST1_cntrl"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST2_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST3_cntrl"
  "\nStarting controller clport_wrap_clk_MBIST4_cntrl"
  "\nStarting controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Starting controller pcu_clk_MBIST4_cntrl"
  "\nEnabling Parallel Retention Test : Pause to End"
  "\nStarting controller pcu_clk_MBIST6_cntrl"
  "\nStarting controller pcu_clk_MBIST7_cntrl"
  "\nStarting controller pcu_clk_MBIST1_cntrl"
  "\nStarting controller pcu_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller egq_clk_MBIST10_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller egq_clk_MBIST10_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller egq_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller egq_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller egq_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller egq_clk_MBIST12_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller egq_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller egq_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller egq_clk_MBIST14_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller egq_clk_MBIST14_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS29 for controller egq_clk_MBIST15_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller egq_clk_MBIST15_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller egq_clk_MBIST16_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller egq_clk_MBIST16_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller egq_clk_MBIST17_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller egq_clk_MBIST17_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller egq_clk_MBIST19_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller egq_clk_MBIST19_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller egq_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller egq_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller egq_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller egq_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller egq_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller egq_clk_MBIST8_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS47 for controller egq_clk_MBIST24_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller egq_clk_MBIST24_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS21 for controller epni_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller epni_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller epni_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller epni_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS31 for controller epni_clk_MBIST16_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller epni_clk_MBIST16_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS33 for controller epni_clk_MBIST17_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller epni_clk_MBIST17_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS37 for controller epni_clk_MBIST19_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller epni_clk_MBIST19_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS39 for controller epni_clk_MBIST20_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller epni_clk_MBIST20_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller epni_clk_MBIST8_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller epni_clk_MBIST8_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller epni_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller epni_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller epni_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller epni_clk_MBIST12_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS5 for controller fdrc_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller fdrc_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS19 for controller fdrc_clk_MBIST10_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller fdrc_clk_MBIST10_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS21 for controller fdrc_clk_MBIST11_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller fdrc_clk_MBIST11_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller fdrc_clk_MBIST12_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller fdrc_clk_MBIST12_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller fdrc_clk_MBIST9_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller fdrc_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS23 for controller ihp_clk_MBIST15_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller ihp_clk_MBIST15_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS69 for controller ihp_clk_MBIST38_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS68 for controller ihp_clk_MBIST38_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller nif_clk_MBIST13_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller nif_clk_MBIST13_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller nif_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller nif_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS27 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS23 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS49 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller nif_clk_MBIST22_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS25 for controller nif_clk_MBIST24_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller nif_clk_MBIST24_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS51 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS53 for controller nif_clk_MBIST25_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller nif_clk_MBIST25_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller clport_wrap_mac_cclk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller clport_wrap_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS3 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller clport_wrap_mac_cclk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS5 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller clport_wrap_mac_cclk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller clport_wrap_mac_cclk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller clport_wrap_mac_cclk_MBIST5_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS7 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller clport_wrap_clk_MBIST2_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS9 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller clport_wrap_clk_MBIST3_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller clport_wrap_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS15 for controller clport_wrap_mac_cclk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller clport_wrap_mac_cclk_MBIST4_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller pcu_clk_MBIST4_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller pcu_clk_MBIST4_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS11 for controller pcu_clk_MBIST6_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller pcu_clk_MBIST6_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS13 for controller pcu_clk_MBIST7_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller pcu_clk_MBIST7_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS1 for controller pcu_clk_MBIST1_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller pcu_clk_MBIST1_cntrl"
  "\nChecking that signal GO is PASS on IR_STATUS17 for controller pcu_clk_MBIST9_cntrl"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller pcu_clk_MBIST9_cntrl"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t BCM88660_sw_membistv_core_pf_prt_script = {
    BCM88660_sw_membistv_core_pf_prt_commands,
    BCM88660_sw_membistv_core_pf_prt_comments,
    sizeof(BCM88660_sw_membistv_core_pf_prt_commands),
    129,
    "BCM88660_sw_membistv_core_pf_prt",
    40
};









const uint8 arad_test_meant_to_fail_commands[] = {
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 1),
    DCMN_MBIST_WRITE(0x3dffff7c + MBIST_toRTI),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000003, 9),

    DCMN_MBIST_WAIT(DCMN_MBIST_TEST_LONG_WAIT_VALUE),

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 10),

    DCMN_MBIST_WAIT(DCMN_MBIST_TEST_LONG_WAIT_VALUE),

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000007, 0x40000002, 10),
};

const char *arad_test_meant_to_fail_comments[] = {
    DCMN_MBIST_COMMENT_TEXT("before first wait"),
    DCMN_MBIST_COMMENT_TEXT("after first wait"),
    DCMN_MBIST_COMMENT_TEXT("after second wait")
};

const dcmn_mbist_script_t arad_test_meant_to_fail_script = {
    arad_test_meant_to_fail_commands,
    arad_test_meant_to_fail_comments,
    sizeof(arad_test_meant_to_fail_commands),
    129,
    "arad_test_meant_to_fail",
    40
};






STATIC void arad_mbist_disable_interrupts(int unit)
{
    soc_cmicm_intr2_disable(unit, 0x1e);
    soc_cmicm_intr3_disable(unit, 0xFFFFFFFF);
    soc_cmicm_intr4_disable(unit, 0xFFFFFFFF);
}
STATIC void arad_mbist_enable_interrupts(int unit)
{
    soc_cmicm_intr2_enable(unit, 0x1e);
    soc_cmicm_intr3_enable(unit, 0xFFFFFFFF);
    soc_cmicm_intr4_enable(unit, 0xFFFFFFFF);
}


int soc_bist_all_arad(const int unit, const int skip_errors)
{

    dcmn_mbist_dynamic_t dynamic = {0};

    SOCDNX_INIT_FUNC_DEFS;

    
    if (SAL_BOOT_PLISIM) {
        SOC_EXIT;
    }

    dynamic.skip_errors = skip_errors;
#ifdef TO_TEST_MBIST_AT_STARTUP_WITH_INTERRUPT_ENABLING
    arad_mbist_disable_interrupts(unit);
#endif
    
    SOCDNX_IF_ERR_EXIT(soc_dcmn_mbist_init_legacy(unit, &arad_mbist_device, &dynamic));


    
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_dbf_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_eci_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_egq_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_epni_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_fdrc_pf, arad_mbist_device);
    if (SOC_IS_ARADPLUS(unit)) {
        DCMN_MBIST_TEST_SCRIPT(plus_sw_membisr_ihb_pf, arad_mbist_device);
    } else {
        DCMN_MBIST_TEST_SCRIPT(sw_membisr_ihb_pf, arad_mbist_device);
    }
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_ihp_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_iqps_pf, arad_mbist_device);
    if (SOC_IS_ARADPLUS(unit)) {
        DCMN_MBIST_TEST_SCRIPT(plus_sw_membisr_irdp_pf, arad_mbist_device);
    } else {
        DCMN_MBIST_TEST_SCRIPT(sw_membisr_irdp_pf, arad_mbist_device);
    }
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_mac_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_mmu_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_nif_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_ocb_pf, arad_mbist_device);
    if (SOC_IS_ARADPLUS(unit)) {
        DCMN_MBIST_TEST_SCRIPT(plus_sw_membisr_pcu_pf, arad_mbist_device);
    } else {
        DCMN_MBIST_TEST_SCRIPT(sw_membisr_pcu_pf, arad_mbist_device);
    }
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_pdm_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_sch_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_wc012_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_wc345_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_wc67_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_wl_maca_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_wl_macb_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membisr_wl_macc_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membistv_clport_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membistv_eci_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membistv_egq_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membistv_epni_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membistv_fdrc_ihp_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membistv_nif_pf, arad_mbist_device);
    if (SOC_IS_ARADPLUS(unit)) {
        DCMN_MBIST_TEST_SCRIPT(plus_sw_membistv_pcu_pf, arad_mbist_device);
    } else {
        DCMN_MBIST_TEST_SCRIPT(sw_membistv_pcu_pf, arad_mbist_device);
    }
    DCMN_MBIST_TEST_SCRIPT(sw_membistv_xlport0_pf, arad_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(sw_membistv_xlport1_pf, arad_mbist_device);

    if (dynamic.nof_errors) {
        SOCDNX_EXIT_WITH_ERR(SOC_E_FAIL, (_BSL_SOCDNX_MSG_STR("MBIST failed, with %u errors.\n"), dynamic.nof_errors));
    }

exit:
    soc_sand_mbist_deinit_legacy(unit, &arad_mbist_device, &dynamic);
#ifdef TO_TEST_MBIST_AT_STARTUP_WITH_INTERRUPT_ENABLING
    arad_mbist_enable_interrupts(unit);
#endif

    SOCDNX_FUNC_RETURN;
}


int soc_bist_irdp_arad(const int unit, const int skip_errors)
{

    dcmn_mbist_dynamic_t dynamic = {0};

    SOCDNX_INIT_FUNC_DEFS;

    
    if (SAL_BOOT_PLISIM) {
        SOC_EXIT;
    }

    dynamic.skip_errors = skip_errors;
#ifdef TO_TEST_MBIST_AT_STARTUP_WITH_INTERRUPT_ENABLING
    arad_mbist_disable_interrupts(unit);
#endif
    
    SOCDNX_IF_ERR_EXIT(soc_dcmn_mbist_init_legacy(unit, &arad_mbist_device, &dynamic));


    
    if (SOC_IS_ARADPLUS(unit)) {
        DCMN_MBIST_TEST_SCRIPT(plus_sw_membisr_irdp_pf, arad_mbist_device);
    } else {
        DCMN_MBIST_TEST_SCRIPT(sw_membisr_irdp_pf, arad_mbist_device);
    }

    if (dynamic.nof_errors) {
        SOCDNX_EXIT_WITH_ERR(SOC_E_FAIL, (_BSL_SOCDNX_MSG_STR("MBIST failed, with %u errors.\n"), dynamic.nof_errors));
    }

exit:
    soc_sand_mbist_deinit_legacy(unit, &arad_mbist_device, &dynamic);
#ifdef TO_TEST_MBIST_AT_STARTUP_WITH_INTERRUPT_ENABLING
    arad_mbist_enable_interrupts(unit);
#endif

    SOCDNX_FUNC_RETURN;
}



int soc_bist_arad_ser_test(const int unit, const int skip_errors, uint32 nof_repeats, uint32 time_to_wait, uint32 ser_test_num)
{
    unsigned num_of_errors = 0, secs, mins, hours;
    sal_time_t start_time = sal_time();
    uint32 i, iters_failed = 0;
    dcmn_mbist_dynamic_t dynamic = {0};

    SOCDNX_INIT_FUNC_DEFS;
    dynamic.skip_errors = skip_errors;
    dynamic.ser_test_delay = time_to_wait;

    
    if (SAL_BOOT_PLISIM) {
        SOC_EXIT;
    }
    if (ser_test_num < ARAD_MBIST_SER_TEST_MIN || ser_test_num > ARAD_MBIST_SER_TEST_MAX) {
        SOCDNX_EXIT_WITH_ERR(SOC_E_PARAM, (_BSL_SOCDNX_MSG_STR("Unknown SER test number %u.\n"), ser_test_num));
    }

    arad_mbist_disable_interrupts(unit);
    
    SOCDNX_IF_ERR_EXIT(soc_dcmn_mbist_init_legacy(unit, &arad_mbist_device, &dynamic));

    for (i = 1; i <= nof_repeats; ++i) { 
        secs = sal_time() - start_time;
        mins = secs / 60;
        hours = mins / 60;
        LOG_WARN(BSL_LS_SOC_MBIST, (BSL_META_U(unit, "Memory BIST iteration %u test# %u started after %u days %u:%2.2u:%2.2u  %u previous iterations failed\n"),
          i, ser_test_num, hours / 24, hours % 24, mins % 60, secs % 60, iters_failed));

        if (ser_test_num == ARAD_MBIST_SER_TEST_MAX) {
            DCMN_MBIST_TEST_SCRIPT(arad_test_meant_to_fail, arad_mbist_device);
        } else if (SOC_IS_ARADPLUS(unit)) { 
            if (ser_test_num == ARAD_MBIST_SER_TEST_R) {
                DCMN_MBIST_TEST_SCRIPT(BCM88660_sw_membisr_core_pf_prt, arad_mbist_device);
            } else if (ser_test_num == ARAD_MBIST_SER_TEST_TV) {
                DCMN_MBIST_TEST_SCRIPT(BCM88660_sw_membistv_core_pf_prt, arad_mbist_device);
            }
        } else {
            if (ser_test_num == ARAD_MBIST_SER_TEST_R) {
                DCMN_MBIST_TEST_SCRIPT(BCM88650_sw_membisr_core_pf_prt, arad_mbist_device);
            } else if (ser_test_num == ARAD_MBIST_SER_TEST_TV) {
                DCMN_MBIST_TEST_SCRIPT(BCM88650_sw_membistv_core_pf_prt, arad_mbist_device);
            }
        }

        if (dynamic.nof_errors) {
            LOG_ERROR(BSL_LS_SOC_MBIST, (BSL_META_U(unit, "MBIST failed, with %u errors.\n\n"), num_of_errors));
            dynamic.nof_errors = 0;
            ++iters_failed;
        }
    }

exit:
    soc_sand_mbist_deinit_legacy(unit, &arad_mbist_device, &dynamic);
    arad_mgmt_init_pll_reset(unit, &(SOC_DPP_CONFIG(unit)->arad->init));

    secs = sal_time() - start_time;
    mins = secs / 60;
    hours = mins / 60;
    LOG_WARN(BSL_LS_SOC_MBIST, (BSL_META_U(unit, "Memory BIST iterations done in %u days %u:%2.2u:%2.2u  %u out of %u iterations failed\n"),
      hours / 24, hours % 24, mins % 60, secs % 60, iters_failed, nof_repeats));
    arad_mbist_enable_interrupts(unit);
    SOCDNX_FUNC_RETURN;
}

#endif
