0.7
2020.2
May  7 2023
15:24:31
D:/Git/GITHUB/Single_cycle_CPU/Single_cycle_CPU.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
D:/Git/GITHUB/Single_cycle_CPU/pip code/EXT.v,1710592809,verilog,,D:/Git/GITHUB/Single_cycle_CPU/pip code/ForwardingUnit.v,D:/Git/GITHUB/Single_cycle_CPU/pip code/ctrl_encode_def.v,EXT,,,,,,,,
D:/Git/GITHUB/Single_cycle_CPU/pip code/ForwardingUnit.v,1713017451,verilog,,D:/Git/GITHUB/Single_cycle_CPU/pip code/GRE_array.v,,ForwardingUnit,,,,,,,,
D:/Git/GITHUB/Single_cycle_CPU/pip code/GRE_array.v,1713257203,verilog,,D:/Git/GITHUB/Single_cycle_CPU/pip code/HazardDetectionUnit.v,,GRE_array,,,,,,,,
D:/Git/GITHUB/Single_cycle_CPU/pip code/HazardDetectionUnit.v,1713056849,verilog,,D:/Git/GITHUB/Single_cycle_CPU/pip code/NPC.v,,HazardDetectionUnit,,,,,,,,
D:/Git/GITHUB/Single_cycle_CPU/pip code/NPC.v,1713253769,verilog,,D:/Git/GITHUB/Single_cycle_CPU/pip code/PC.v,D:/Git/GITHUB/Single_cycle_CPU/pip code/ctrl_encode_def.v,NPC,,,,,,,,
D:/Git/GITHUB/Single_cycle_CPU/pip code/PC.v,1625015737,verilog,,D:/Git/GITHUB/Single_cycle_CPU/pip code/RF.v,,PC,,,,,,,,
D:/Git/GITHUB/Single_cycle_CPU/pip code/RF.v,1713746972,verilog,,D:/Git/GITHUB/Single_cycle_CPU/pip code/SCPU.v,,RF,,,,,,,,
D:/Git/GITHUB/Single_cycle_CPU/pip code/SCPU.v,1713253113,verilog,,D:/Git/GITHUB/Single_cycle_CPU/pip code/alu.v,D:/Git/GITHUB/Single_cycle_CPU/pip code/ctrl_encode_def.v,SCPU,,,,,,,,
D:/Git/GITHUB/Single_cycle_CPU/pip code/alu.v,1621755150,verilog,,D:/Git/GITHUB/Single_cycle_CPU/pip code/ctrl.v,D:/Git/GITHUB/Single_cycle_CPU/pip code/ctrl_encode_def.v,alu,,,,,,,,
D:/Git/GITHUB/Single_cycle_CPU/pip code/ctrl.v,1713062207,verilog,,D:/Git/GITHUB/Single_cycle_CPU/pip code/dm.v,,ctrl,,,,,,,,
D:/Git/GITHUB/Single_cycle_CPU/pip code/ctrl_encode_def.v,1711883565,verilog,,,,,,,,,,,,
D:/Git/GITHUB/Single_cycle_CPU/pip code/dm.v,1713250550,verilog,,D:/Git/GITHUB/Single_cycle_CPU/pip code/im.v,D:/Git/GITHUB/Single_cycle_CPU/pip code/ctrl_encode_def.v,dm,,,,,,,,
D:/Git/GITHUB/Single_cycle_CPU/pip code/im.v,1650968517,verilog,,D:/Git/GITHUB/Single_cycle_CPU/pip code/sccomp.v,,im,,,,,,,,
D:/Git/GITHUB/Single_cycle_CPU/pip code/sccomp.v,1713250701,verilog,,D:/Git/GITHUB/Single_cycle_CPU/pip code/sccomp_tb.v,,sccomp,,,,,,,,
D:/Git/GITHUB/Single_cycle_CPU/pip code/sccomp_tb.v,1713252751,verilog,,,,sccomp_tb,,,,,,,,
D:/Vivado/Single_cycle_CPU/pip code/ctrl_encode_def.v,1711883565,verilog,,,,,,,,,,,,
D:/Vivado/Single_cycle_CPU/pip code/top.v,1712045577,verilog,,,,top,,,,,,,,
D:/Vivado/code/test1_code/code/ctrl_encode_def.v,1711883565,verilog,,,,,,,,,,,,
