$date
	Thu Aug 17 14:21:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ShiftRegister_tb $end
$var wire 8 ! stored_data [7:0] $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ reset $end
$var reg 1 % shift_enable $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ reset $end
$var wire 1 % shift_enable $end
$var wire 8 & stored_data [7:0] $end
$var reg 8 ' shift_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
0%
1$
0#
x"
b0 !
$end
#10
0$
#20
1#
#30
1%
#40
0#
#60
1#
#70
0%
#80
0#
#100
