
*** Running vivado
    with args -log mips_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mips_wrapper.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mips_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 430.730 ; gain = 97.191
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/utils_1/imports/synth_1/alu.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/utils_1/imports/synth_1/alu.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mips_wrapper -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13948
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 868.551 ; gain = 406.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_wrapper' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:18]
INFO: [Synth 8-638] synthesizing module 'InstructionFetch' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd:24]
INFO: [Synth 8-638] synthesizing module 'InstructionMem' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionMem.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'InstructionMem' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionMem.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetch' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd:24]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionDecode.vhd:36]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/ControlUnit.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/ControlUnit.vhd:28]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/RegisterFile.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/RegisterFile.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionDecode.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Execute' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Execute.vhd:37]
INFO: [Synth 8-226] default block is never used [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Execute.vhd:49]
INFO: [Synth 8-226] default block is never used [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Execute.vhd:57]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/ALU.vhd:29]
INFO: [Synth 8-638] synthesizing module 'notN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/notN.vhd:24]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'notN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/notN.vhd:24]
INFO: [Synth 8-638] synthesizing module 'sllN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/sllN.vhd:27]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sllN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/sllN.vhd:27]
INFO: [Synth 8-638] synthesizing module 'srlN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/srlN.vhd:27]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'srlN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/srlN.vhd:27]
INFO: [Synth 8-638] synthesizing module 'sraN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/sraN.vhd:34]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sraN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/sraN.vhd:34]
INFO: [Synth 8-638] synthesizing module 'orN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/orN.vhd:25]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/orN.vhd:25]
INFO: [Synth 8-638] synthesizing module 'andN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/andN.vhd:25]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/andN.vhd:25]
INFO: [Synth 8-638] synthesizing module 'xorN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/xorN.vhd:25]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xorN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/xorN.vhd:25]
INFO: [Synth 8-638] synthesizing module 'addsubN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/addsubN.vhd:27]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fulladder' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/fulladder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/fulladder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'addsubN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/addsubN.vhd:27]
INFO: [Synth 8-638] synthesizing module 'carrysavemult' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/carrysavemult.vhd:27]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'carrysavemult' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/carrysavemult.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/ALU.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Execute' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Execute.vhd:37]
INFO: [Synth 8-638] synthesizing module 'MemoryStage' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/MemoryStage.vhd:27]
INFO: [Synth 8-638] synthesizing module 'data_memory' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/data_memory.vhd:21]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_SPACE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_memory' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/data_memory.vhd:21]
INFO: [Synth 8-638] synthesizing module 'SevenSegController' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:28]
INFO: [Synth 8-637] synthesizing blackbox instance 'BCDSevenSegConverter_0' of component 'BCDSevenSegConverter' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'SevenSegController' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'MemoryStage' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/MemoryStage.vhd:27]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/WriteBack.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/WriteBack.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'mips_wrapper' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:18]
WARNING: [Synth 8-6014] Unused sequential element RegWriteAddr_int_reg_reg was removed.  [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element RegWriteData_int_reg_reg was removed.  [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:169]
WARNING: [Synth 8-6014] Unused sequential element RegWriteEn_int_reg_reg was removed.  [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element RegWrite_int_reg_reg was removed.  [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_int_reg_reg was removed.  [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element MemWrite_int_reg_reg was removed.  [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element ALUControl_int_reg_reg was removed.  [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element ALUSrc_int_reg_reg was removed.  [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element RegDst_int_reg_reg was removed.  [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:176]
WARNING: [Synth 8-6014] Unused sequential element RD1_int_reg_reg was removed.  [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element RD2_int_reg_reg was removed.  [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:178]
WARNING: [Synth 8-6014] Unused sequential element RtDest_int_reg_reg was removed.  [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:179]
WARNING: [Synth 8-6014] Unused sequential element RdDest_int_reg_reg was removed.  [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element ImmOut_int_reg_reg was removed.  [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:181]
WARNING: [Synth 8-6014] Unused sequential element Active_Digit_int_reg_reg was removed.  [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element Seven_seg_Digit_int_reg_reg was removed.  [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd:254]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 971.551 ; gain = 509.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 971.551 ; gain = 509.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 971.551 ; gain = 509.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/utils_1/imports/synth_1/alu.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 971.551 ; gain = 509.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 971.551 ; gain = 509.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 971.551 ; gain = 509.305
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 272   
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	1022 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (instruction_int_reg_reg_rep_bsel[25]) is unused and will be removed from module mips_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1229.141 ; gain = 766.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|InstructionMem | mem        | 1024x8        | LUT            | 
|mips_wrapper   | p_0_out    | 1024x8        | LUT            | 
+---------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+-------------+---------------------------------------+-----------+----------------------+--------------+
|Module Name  | RTL Object                            | Inference | Size (Depth x Width) | Primitives   | 
+-------------+---------------------------------------+-----------+----------------------+--------------+
|mips_wrapper | inst_decode/RegisterFile/reg_file_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+-------------+---------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1238.023 ; gain = 775.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------+---------------------------------------+-----------+----------------------+--------------+
|Module Name  | RTL Object                            | Inference | Size (Depth x Width) | Primitives   | 
+-------------+---------------------------------------+-----------+----------------------+--------------+
|mips_wrapper | inst_decode/RegisterFile/reg_file_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+-------------+---------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1238.172 ; gain = 775.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance \memory/seven_seg_controller_inst/BCDSevenSegConverter_0  of module BCDSevenSegConverter_bbox_0 having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1238.172 ; gain = 775.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1238.172 ; gain = 775.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1238.172 ; gain = 775.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1238.172 ; gain = 775.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1238.172 ; gain = 775.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1238.172 ; gain = 775.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    10|
|2     |LUT1     |     3|
|3     |LUT2     |    36|
|4     |LUT3     |   100|
|5     |LUT4     |    31|
|6     |LUT5     |   348|
|7     |LUT6     |   599|
|8     |MUXF7    |     6|
|9     |RAM32M   |    10|
|10    |RAM32X1D |     4|
|11    |FDCE     |    34|
|12    |FDRE     |    82|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+------------------+------+
|      |Instance         |Module            |Cells |
+------+-----------------+------------------+------+
|1     |top              |                  |  1263|
|2     |  execute        |Execute           |   446|
|3     |    ALU_inst     |alu               |   436|
|4     |      or_comp    |orN               |     3|
|5     |      sll_comp   |sllN              |    85|
|6     |      sra_comp   |sraN              |    98|
|7     |      srl_comp   |srlN              |    77|
|8     |  inst_decode    |InstructionDecode |   664|
|9     |    RegisterFile |RegisterFile      |   664|
|10    |  inst_fetch     |InstructionFetch  |    66|
+------+-----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1238.172 ; gain = 775.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1238.172 ; gain = 775.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1238.172 ; gain = 775.926
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1249.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1263.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances

Synth Design complete, checksum: 185d1aa4
INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 18 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 1263.027 ; gain = 808.426
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.runs/synth_1/mips_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1598.805 ; gain = 335.777
INFO: [runtcl-4] Executing : report_utilization -file mips_wrapper_utilization_synth.rpt -pb mips_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 14:53:07 2023...
