// Seed: 2788112997
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  assign module_1.id_20 = 0;
  output tri0 id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = id_1 ^ id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input wand id_3,
    output wire id_4,
    input tri id_5,
    output wire id_6,
    output wire id_7
    , id_25,
    output supply0 id_8,
    output supply0 id_9,
    input uwire id_10,
    input tri id_11,
    input wand id_12,
    output wire id_13,
    output uwire id_14,
    input tri1 id_15,
    output tri id_16,
    input wand id_17,
    input supply1 id_18,
    output supply1 id_19,
    input supply1 id_20,
    output wire id_21,
    input wor id_22,
    output tri1 id_23
);
  wire id_26;
  module_0 modCall_1 (
      id_25,
      id_26,
      id_26,
      id_25,
      id_26,
      id_25,
      id_25,
      id_25,
      id_26,
      id_25,
      id_25,
      id_25,
      id_26
  );
endmodule
