<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<!-- import the script somewhere in the head -->
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cloudFPGA (cF) API: repos_for_Dox/cFp_Zoo/ROLE/custom/hls/memtest/include/memtest.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">cloudFPGA (cF) API
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">The documentation of the source code of cloudFPGA (cF)</div>
  </td>
   <td style="padding-left: 0.5em;">
   <div id="projectbrief"><a href="https://cloudfpga.github.io/Doc">Return to the generic documentation of cloudFPGA</a></div>
   </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('memtest_8hpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">memtest.hpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="memtest_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#ifndef _ROLE_MEMTEST_H_</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define _ROLE_MEMTEST_H_</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;iostream&gt;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &lt;fstream&gt;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;string.h&gt;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &lt;math.h&gt;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &lt;hls_stream.h&gt;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;ap_int.h&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;bitset&gt;</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="network_8hpp.html">network.hpp</a>&quot;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">using namespace </span>hls;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// Define this option to load data from network to DDR memory before calling the kernel.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga8113234775912859275e925d28061b44">   42</a></span>&#160;<span class="preprocessor">#define ENABLE_DDR</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga85bc70ccb66db0513cb7152121c450bc">   44</a></span>&#160;<span class="preprocessor">#define ROLE_IS_MEMTEST</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#gaebdc0a68697062f13225732eb13ec277">   49</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__MemtestHLS.html#gaebdc0a68697062f13225732eb13ec277">EchoCtrl</a> {</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a6405a698df436a128fd57aa8c010a50a">   50</a></span>&#160;    <a class="code" href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a6405a698df436a128fd57aa8c010a50a">ECHO_PATH_THRU</a>  = 0,</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a1c77ac93209aadbe82313d9592be3e7c">   51</a></span>&#160;    <a class="code" href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a1c77ac93209aadbe82313d9592be3e7c">ECHO_STORE_FWD</a>  = 1,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <a class="code" href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a458ddeacb93621397fa74cf61f68fc2c">ECHO_OFF</a>    = 2</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a458ddeacb93621397fa74cf61f68fc2c">   53</a></span>&#160;};</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#gaffc0682962ef42bf45aa4007fdd40bf4">   58</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__MemtestHLS.html#gaffc0682962ef42bf45aa4007fdd40bf4">MemTestCmd</a> {</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__WarpTransformHLS.html#ggaffc0682962ef42bf45aa4007fdd40bf4a82b78084676ea8be32175a12165cb5d6">   59</a></span>&#160;    <a class="code" href="group__WarpTransformHLS.html#ggaffc0682962ef42bf45aa4007fdd40bf4a82b78084676ea8be32175a12165cb5d6">TEST_BURSTSIZE_CMD</a>  = 4,</div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__WarpTransformHLS.html#ggaffc0682962ef42bf45aa4007fdd40bf4a1b1f033413d96ce0e95e7c350fe9f85f">   60</a></span>&#160;    <a class="code" href="group__WarpTransformHLS.html#ggaffc0682962ef42bf45aa4007fdd40bf4a1b1f033413d96ce0e95e7c350fe9f85f">TEST_ENDOFTESTS_CMD</a>  = 3,</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__WarpTransformHLS.html#ggaffc0682962ef42bf45aa4007fdd40bf4a69964420905aed1023e33b7a1fae8b28">   61</a></span>&#160;    <a class="code" href="group__WarpTransformHLS.html#ggaffc0682962ef42bf45aa4007fdd40bf4a69964420905aed1023e33b7a1fae8b28">TEST_STOP_CMD</a>  = 2,</div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__WarpTransformHLS.html#ggaffc0682962ef42bf45aa4007fdd40bf4a202940c4bed65b5f4eedac5a323f14ef">   62</a></span>&#160;    <a class="code" href="group__WarpTransformHLS.html#ggaffc0682962ef42bf45aa4007fdd40bf4a202940c4bed65b5f4eedac5a323f14ef">TEST_START_CMD</a> = 1,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <a class="code" href="group__WarpTransformHLS.html#ggaffc0682962ef42bf45aa4007fdd40bf4aee4708decee344e05e4cd0db4488467e">TEST_INVLD_CMD</a> = 0</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__WarpTransformHLS.html#ggaffc0682962ef42bf45aa4007fdd40bf4aee4708decee344e05e4cd0db4488467e">   64</a></span>&#160;};</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//CMD 8 bitwdith up to 255 commands (0 is invalid)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga44f6d85435f4cc2dc0a8acbab5695bae">   67</a></span>&#160;<span class="preprocessor">#define MEMTEST_COMMANDS_HIGH_BIT MEMTEST_COMMANDS_BITWIDTH-1</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#gafee193e437ddf9ae6c126b76f938c777">   68</a></span>&#160;<span class="preprocessor">#define MEMTEST_COMMANDS_LOW_BIT 0</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#gac3b59e461a2958c5dd1af7f3f47a6046">   69</a></span>&#160;<span class="preprocessor">#define MEMTEST_COMMANDS_BITWIDTH 8</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#gae40bd19fcd887977320dcd8d776df2ad">   71</a></span>&#160;<span class="preprocessor">#define WAIT_FOR_META 0</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga8c97298e51dd076779e217a7eb27b6ed">   72</a></span>&#160;<span class="preprocessor">#define WAIT_FOR_STREAM_PAIR 1</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga87b62f48cf193b3abe58a615d231fc7e">   73</a></span>&#160;<span class="preprocessor">#define PROCESSING_PACKET 2</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#gad0ebc7cd4c39321c8587e7b3ba745097">   74</a></span>&#160;<span class="preprocessor">#define MEMTEST_RETURN_RESULTS 3</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga57ec8b4871fe256f0f79af7c0bf3bdb8">   76</a></span>&#160;<span class="preprocessor">#define PacketFsmType uint8_t</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga2fe53629ccfda4b9b6a4111bfcd907dc">   78</a></span>&#160;<span class="preprocessor">#define FSM_WRITE_NEW_DATA 0</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga4b7b3b196659a962c16faa554d2289aa">   79</a></span>&#160;<span class="preprocessor">#define FSM_DONE 1</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga5966a26e002ce934ef000c40e2e1f5f1">   80</a></span>&#160;<span class="preprocessor">#define PortFsmType uint8_t</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga8da7d0440433cf09cfaa57ef8156c8ad">   82</a></span>&#160;<span class="preprocessor">#define DEFAULT_TX_PORT 2718</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga5e2f137abbfde7033bb4ba4c09372383">   83</a></span>&#160;<span class="preprocessor">#define DEFAULT_RX_PORT 2718</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">//------------------------------------ Declarations for DDR ----------------------------------------</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* General memory Data Width is set as a parameter*/</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* 512-bit host AXI data width*/</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga0eaf5fbb2f8a0e76f05b87ecee6a151b">   90</a></span>&#160;<span class="preprocessor">#define MEMDW_512 512               </span><span class="comment">// 512 Bus width in bits for cF DDR memory</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#gab83553bbb57cdf9fc22396e41f6e3217">   91</a></span>&#160;<span class="keyword">typedef</span> ap_uint&lt;MEMDW_512&gt;  <a class="code" href="group__MemtestHLS.html#gab83553bbb57cdf9fc22396e41f6e3217">membus_512_t</a>;   <span class="comment">/* 512-bit ddr memory access */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga878d5c83781c96967a5b6adbf75f2f3d">   92</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="group__MemtestHLS.html#gab83553bbb57cdf9fc22396e41f6e3217">membus_512_t</a> <a class="code" href="group__MemtestHLS.html#ga878d5c83781c96967a5b6adbf75f2f3d">membus_t</a>;</div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga91e966324edf01aceb1e142824513198">   93</a></span>&#160;<span class="preprocessor">#define TOTMEMDW_512 16384 </span><span class="comment">//1MB</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">// The maximum number of cycles allowed to acknowledge a write to DDR (i.e. read the status stream)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga220e5c85e9d87c1354038c2476faf224">   96</a></span>&#160;<span class="preprocessor">#define CYCLES_UNTIL_TIMEOUT 0x0100</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#gae7c6f5e533f9f8651463f34ddecc1af9">   97</a></span>&#160;<span class="preprocessor">#define TYPICAL_DDR_LATENCY 4</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga5ed3f26955622435934a3c4f91b79893">   98</a></span>&#160;<span class="preprocessor">#define DDR_LATENCY 52 </span><span class="comment">// The latency cycles of cF DDR</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__MemtestHLS.html#ga42578ca6eb5e7a82d5c8e8c39a3174bb">   99</a></span>&#160;<span class="preprocessor">#define EXTRA_DDR_LATENCY_DUE_II (64 + 8) </span><span class="comment">// 8 is the write from input stream to local stream, 64 is read from local stream to DDR</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__MemtestHLS.html#ga4d940b4971567418b1b4af9f20656a11">memtest</a>(</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    ap_uint&lt;32&gt;             *pi_rank,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    ap_uint&lt;32&gt;             *pi_size,</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="comment">//------------------------------------------------------</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="comment">//-- SHELL / This / Udp/TCP Interfaces</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="comment">//------------------------------------------------------</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    stream&lt;NetworkWord&gt;         &amp;siSHL_This_Data,</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    stream&lt;NetworkWord&gt;         &amp;soTHIS_Shl_Data,</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    stream&lt;NetworkMetaStream&gt;   &amp;siNrc_meta,</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    stream&lt;NetworkMetaStream&gt;   &amp;soNrc_meta,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    ap_uint&lt;32&gt;                 *po_rx_ports</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    #ifdef <a class="code" href="group__MemtestHLS.html#ga8113234775912859275e925d28061b44">ENABLE_DDR</a></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                            ,</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="comment">//------------------------------------------------------</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="comment">//-- SHELL / Role / Mem / Mp1 Interface</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="comment">//------------------------------------------------------             </span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="group__MemtestHLS.html#ga878d5c83781c96967a5b6adbf75f2f3d">membus_t</a>   *<a class="code" href="group__MemtestTB.html#ga92e60b8085254f16f9ab8ed8278eb112">lcl_mem0</a>,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="group__MemtestHLS.html#ga878d5c83781c96967a5b6adbf75f2f3d">membus_t</a>   *<a class="code" href="group__MemtestTB.html#gac8cc3554ffe4fb475d26a98aebf37a3d">lcl_mem1</a></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    #endif</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="ttc" id="agroup__MemtestHLS_html_ga4d940b4971567418b1b4af9f20656a11"><div class="ttname"><a href="group__MemtestHLS.html#ga4d940b4971567418b1b4af9f20656a11">memtest</a></div><div class="ttdeci">void memtest(ap_uint&lt; 32 &gt; *pi_rank, ap_uint&lt; 32 &gt; *pi_size, stream&lt; NetworkWord &gt; &amp;siSHL_This_Data, stream&lt; NetworkWord &gt; &amp;soTHIS_Shl_Data, stream&lt; NetworkMetaStream &gt; &amp;siNrc_meta, stream&lt; NetworkMetaStream &gt; &amp;soNrc_meta, ap_uint&lt; 32 &gt; *po_rx_ports, membus_t *lcl_mem0, membus_t *lcl_mem1)</div><div class="ttdoc">Main process of the Memtest Application directives.</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8cpp_source.html#l00039">memtest.cpp:39</a></div></div>
<div class="ttc" id="agroup__MemtestHLS_html_ga8113234775912859275e925d28061b44"><div class="ttname"><a href="group__MemtestHLS.html#ga8113234775912859275e925d28061b44">ENABLE_DDR</a></div><div class="ttdeci">#define ENABLE_DDR</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00042">memtest.hpp:42</a></div></div>
<div class="ttc" id="agroup__MemtestHLS_html_ga878d5c83781c96967a5b6adbf75f2f3d"><div class="ttname"><a href="group__MemtestHLS.html#ga878d5c83781c96967a5b6adbf75f2f3d">membus_t</a></div><div class="ttdeci">membus_512_t membus_t</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00092">memtest.hpp:92</a></div></div>
<div class="ttc" id="agroup__MemtestHLS_html_gab83553bbb57cdf9fc22396e41f6e3217"><div class="ttname"><a href="group__MemtestHLS.html#gab83553bbb57cdf9fc22396e41f6e3217">membus_512_t</a></div><div class="ttdeci">ap_uint&lt; 512 &gt; membus_512_t</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00091">memtest.hpp:91</a></div></div>
<div class="ttc" id="agroup__MemtestHLS_html_gaebdc0a68697062f13225732eb13ec277"><div class="ttname"><a href="group__MemtestHLS.html#gaebdc0a68697062f13225732eb13ec277">EchoCtrl</a></div><div class="ttdeci">EchoCtrl</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00049">memtest.hpp:49</a></div></div>
<div class="ttc" id="agroup__MemtestHLS_html_gaffc0682962ef42bf45aa4007fdd40bf4"><div class="ttname"><a href="group__MemtestHLS.html#gaffc0682962ef42bf45aa4007fdd40bf4">MemTestCmd</a></div><div class="ttdeci">MemTestCmd</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00058">memtest.hpp:58</a></div></div>
<div class="ttc" id="agroup__MemtestTB_html_ga92e60b8085254f16f9ab8ed8278eb112"><div class="ttname"><a href="group__MemtestTB.html#ga92e60b8085254f16f9ab8ed8278eb112">lcl_mem0</a></div><div class="ttdeci">membus_t lcl_mem0[16384]</div><div class="ttdef"><b>Definition:</b> <a href="test__memtest_8cpp_source.html#l00087">test_memtest.cpp:87</a></div></div>
<div class="ttc" id="agroup__MemtestTB_html_gac8cc3554ffe4fb475d26a98aebf37a3d"><div class="ttname"><a href="group__MemtestTB.html#gac8cc3554ffe4fb475d26a98aebf37a3d">lcl_mem1</a></div><div class="ttdeci">membus_t lcl_mem1[16384]</div><div class="ttdef"><b>Definition:</b> <a href="test__memtest_8cpp_source.html#l00088">test_memtest.cpp:88</a></div></div>
<div class="ttc" id="agroup__WarpTransformHLS_html_ggaffc0682962ef42bf45aa4007fdd40bf4a1b1f033413d96ce0e95e7c350fe9f85f"><div class="ttname"><a href="group__WarpTransformHLS.html#ggaffc0682962ef42bf45aa4007fdd40bf4a1b1f033413d96ce0e95e7c350fe9f85f">TEST_ENDOFTESTS_CMD</a></div><div class="ttdeci">@ TEST_ENDOFTESTS_CMD</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00060">memtest.hpp:60</a></div></div>
<div class="ttc" id="agroup__WarpTransformHLS_html_ggaffc0682962ef42bf45aa4007fdd40bf4a202940c4bed65b5f4eedac5a323f14ef"><div class="ttname"><a href="group__WarpTransformHLS.html#ggaffc0682962ef42bf45aa4007fdd40bf4a202940c4bed65b5f4eedac5a323f14ef">TEST_START_CMD</a></div><div class="ttdeci">@ TEST_START_CMD</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00062">memtest.hpp:62</a></div></div>
<div class="ttc" id="agroup__WarpTransformHLS_html_ggaffc0682962ef42bf45aa4007fdd40bf4a69964420905aed1023e33b7a1fae8b28"><div class="ttname"><a href="group__WarpTransformHLS.html#ggaffc0682962ef42bf45aa4007fdd40bf4a69964420905aed1023e33b7a1fae8b28">TEST_STOP_CMD</a></div><div class="ttdeci">@ TEST_STOP_CMD</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00061">memtest.hpp:61</a></div></div>
<div class="ttc" id="agroup__WarpTransformHLS_html_ggaffc0682962ef42bf45aa4007fdd40bf4a82b78084676ea8be32175a12165cb5d6"><div class="ttname"><a href="group__WarpTransformHLS.html#ggaffc0682962ef42bf45aa4007fdd40bf4a82b78084676ea8be32175a12165cb5d6">TEST_BURSTSIZE_CMD</a></div><div class="ttdeci">@ TEST_BURSTSIZE_CMD</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00059">memtest.hpp:59</a></div></div>
<div class="ttc" id="agroup__WarpTransformHLS_html_ggaffc0682962ef42bf45aa4007fdd40bf4aee4708decee344e05e4cd0db4488467e"><div class="ttname"><a href="group__WarpTransformHLS.html#ggaffc0682962ef42bf45aa4007fdd40bf4aee4708decee344e05e4cd0db4488467e">TEST_INVLD_CMD</a></div><div class="ttdeci">@ TEST_INVLD_CMD</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00064">memtest.hpp:63</a></div></div>
<div class="ttc" id="agroup__udp__app__flash_html_ggaebdc0a68697062f13225732eb13ec277a1c77ac93209aadbe82313d9592be3e7c"><div class="ttname"><a href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a1c77ac93209aadbe82313d9592be3e7c">ECHO_STORE_FWD</a></div><div class="ttdeci">@ ECHO_STORE_FWD</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00051">memtest.hpp:51</a></div></div>
<div class="ttc" id="agroup__udp__app__flash_html_ggaebdc0a68697062f13225732eb13ec277a458ddeacb93621397fa74cf61f68fc2c"><div class="ttname"><a href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a458ddeacb93621397fa74cf61f68fc2c">ECHO_OFF</a></div><div class="ttdeci">@ ECHO_OFF</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00053">memtest.hpp:52</a></div></div>
<div class="ttc" id="agroup__udp__app__flash_html_ggaebdc0a68697062f13225732eb13ec277a6405a698df436a128fd57aa8c010a50a"><div class="ttname"><a href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a6405a698df436a128fd57aa8c010a50a">ECHO_PATH_THRU</a></div><div class="ttdeci">@ ECHO_PATH_THRU</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00050">memtest.hpp:50</a></div></div>
<div class="ttc" id="anetwork_8hpp_html"><div class="ttname"><a href="network_8hpp.html">network.hpp</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b7e1ac749c44ea1caea8cb543e7af8e2.html">repos_for_Dox</a></li><li class="navelem"><a class="el" href="dir_5d142b4fa6d7f5d9409cd75f2ef7494f.html">cFp_Zoo</a></li><li class="navelem"><a class="el" href="dir_372190bba8e51f711404a4d20d8d4609.html">ROLE</a></li><li class="navelem"><a class="el" href="dir_e9961d5b244581f114631536c420bc43.html">custom</a></li><li class="navelem"><a class="el" href="dir_b78b1bb98bf307aa34f3c18c58e5015e.html">hls</a></li><li class="navelem"><a class="el" href="dir_6dc731a9991b35f8e1decb21546a86ce.html">memtest</a></li><li class="navelem"><a class="el" href="dir_3b930157ed78a60a8e28ffff7dd13b85.html">include</a></li><li class="navelem"><a class="el" href="memtest_8hpp.html">memtest.hpp</a></li>
    <li class="footer">Generated on Sat Jul 15 2023 05:03:00 for cloudFPGA (cF) API by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
    <!-- add the button to toggle the theme -->
    <script>
    $(document).ready(function(){
        toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
        toggleButton.title = "Toggle Light/Dark Mode"
        document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    </script>
</html>
