// Seed: 308079697
`timescale 1ps / 1ps
module module_0 ();
  logic id_1;
  wand  id_2;
  assign id_2[1'b0] = !1 == id_1;
  logic id_3;
  logic id_4;
endmodule
