<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8"/>
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <title>H446/01 ‚Äî 1.1 Processors, I/O & Storage</title>
  <style>
:root{
  --bg:#0f172a;          /* slate-900 */
  --panel:#0b1220;       /* darker panel */
  --card:#111827;        /* gray-900 */
  --muted:#9ca3af;       /* gray-400 */
  --accent:#22d3ee;      /* cyan-400 */
  --accent2:#a78bfa;     /* violet-400 */
  --ok:#10b981;          /* emerald-500 */
  --warn:#f59e0b;        /* amber-500 */
}
*{box-sizing:border-box}
body{margin:0;background:linear-gradient(140deg,var(--bg),#0a0920 55%,#111532);min-height:100vh;
     color:white;font-family:system-ui,-apple-system,Segoe UI,Roboto,Arial,sans-serif}
.container{max-width:1100px;margin:0 auto;padding:28px}
.header{display:flex;align-items:end;justify-content:space-between;gap:16px;margin-bottom:18px}
h1{font-weight:800;letter-spacing:.2px;margin:.2rem 0}
.sub{color:var(--muted);margin:.2rem 0 1rem}
.badge{display:inline-block;background:linear-gradient(90deg,var(--accent),var(--accent2));color:#04121c;
  font-weight:700;padding:.15rem .6rem;border-radius:999px;font-size:.9rem}
.grid{display:grid;gap:14px;grid-template-columns:repeat(auto-fit,minmax(260px,1fr))}
.card{background:linear-gradient(180deg,rgba(255,255,255,.06),rgba(255,255,255,.02));
  border:1px solid rgba(255,255,255,.08); border-radius:16px;padding:16px;text-decoration:none;color:inherit;
  transition:transform .15s ease, box-shadow .15s ease, border-color .15s ease}
.card:hover{transform:translateY(-2px); box-shadow:0 12px 30px rgba(0,0,0,.25);
  border-color:rgba(255,255,255,.18)}
.card h3{margin:.2rem 0}
.small{color:var(--muted);font-size:.95rem;margin:0}
.navbtn{color:white;text-decoration:none;border:1px solid rgba(255,255,255,.15);
  padding:.45rem .7rem;border-radius:12px}
.navbtn:hover{border-color:rgba(255,255,255,.35)}
.quizdown{background:linear-gradient(180deg,rgba(255,255,255,.05),rgba(255,255,255,.03));
  border:1px solid rgba(255,255,255,.08);border-radius:16px;padding:18px;margin-top:14px}
.tip{color:var(--muted);margin-top:12px}
hr{border:0;border-top:1px solid rgba(255,255,255,.15);margin:18px 0}
.footer{color:var(--muted);font-size:.9rem;margin-top:18px}
kbd{background:#0b1021;border:1px solid rgba(255,255,255,.2);padding:.05rem .35rem;border-radius:6px}
</style>
  <script src="https://cdn.jsdelivr.net/npm/quizdown@latest/public/build/quizdown.js"></script>
  <script>quizdown.init();</script>
</head>
<body>
  <div class="container">
    <div class="header">
      <h1>üñ•Ô∏è H446/01 ‚Äî 1.1 Processors, I/O & Storage</h1>
      <a class="navbtn" href="index.html">‚Üê Back to topics</a>
    </div>
    <div class="quizdown">
---
shuffleQuestions: true
shuffleAnswers: true
---
### Which register holds the **address** of the next instruction?
1. [x] Program Counter (PC)
1. [ ] MDR
1. [ ] ACC
1. [ ] CIR

### The MDR temporarily holds:
1. [x] Data being transferred to/from memory
1. [ ] The address of the next instruction
1. [ ] Results of arithmetic only
1. [ ] Microcode

### During **Fetch**, which path is correct?
- [x] MAR ‚Üê PC; Memory ‚Üí MDR; CIR ‚Üê MDR
- [ ] MDR ‚Üê PC; MAR ‚Üê Memory; CIR ‚Üê ACC
- [ ] PC ‚Üê MDR; MAR ‚Üê CIR; ACC ‚Üê PC
- [ ] CIR ‚Üê PC; MDR ‚Üê MAR; PC ‚Üê ACC

### A **RISC** processor typically has:
1. [x] Simple instructions and larger code size
1. [ ] Complex instructions and smaller code size
1. [ ] Microcode for CISC only
1. [ ] No pipeline support

### **Pipelining** mainly improves:
1. [x] Instruction throughput
1. [ ] Single-instruction latency
1. [ ] Cache hit rate always
1. [ ] Memory size

### **Harvard** architecture:
1. [x] Separates instruction and data memories
1. [ ] Uses a single unified memory
1. [ ] Is only for GPUs
1. [ ] Cannot be pipelined

### Which cache level is **closest** to the CPU core?
1. [x] L1
1. [ ] L2
1. [ ] L3
1. [ ] Main memory

### Which is **non-volatile**?
1. [x] SSD (flash)
1. [ ] DRAM
1. [ ] Cache
1. [ ] Registers

### An **interrupt** is best described as:
- [x] A signal that diverts the CPU to a service routine
- [ ] A DMA transfer
- [ ] A system call return
- [ ] A pipeline hazard

### **DMA** enables:
1. [x] Devices to access memory without CPU intervention
1. [ ] Faster CPU clock speed
1. [ ] Instruction decoding in hardware
1. [ ] Increased ALU width

### Which device is typically **input**?
1. [x] Barcode scanner
1. [ ] 3D printer
1. [ ] Speaker
1. [ ] Plotter

### SSDs use:
1. [x] NAND flash memory
1. [ ] Magnetic platters
1. [ ] Optical pits/lands
1. [ ] SRAM cells
    </div>
    <p class="tip">Tip: press <kbd>Ctrl/Cmd</kbd> + <kbd>R</kbd> to reshuffle questions and answers.</p>
    <div class="footer">OCR A-level Computer Science H446 ‚Ä¢ Multiple-choice practice ‚Ä¢ No sign-in required</div>
  </div>
</body>
</html>