// Seed: 3918338272
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    input logic id_3,
    output id_4
);
  type_7(
      1, id_1
  );
  assign id_1 = id_3;
  assign id_4 = 1;
  always @(posedge 1) begin
    id_2 = (id_0);
  end
endmodule
