# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../TopMaster.gen/sources_1/ip/frame_buffer/sim/frame_buffer.v" \
"../../../../../CNN/CNN.srcs/sources_1/new/CAM_Preprocess.v" \
"../../../../../CNN/CNN.srcs/sources_1/new/CNN.v" \
"../../../../../CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Conv2d.v" \
"../../../../../CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/ConvKernel.v" \
"../../../../../CNN/CNN.srcs/sources_1/new/Convolution_Layer.v" \
"../../../../../CNN/CNN.srcs/sources_1/new/Dense_Layer.v" \
"../../../../../CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v" \
"../../../../../CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_ADD.v" \
"../../../../../CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_MUL.v" \
"../../../../../CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT_TO_INT.v" \
"../../../../../CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/FullConnect.v" \
"../../../../../CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Max.v" \
"../../../../../CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Max_pool.v" \
"../../../../../CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Relu.v" \
"../../../../../CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Relu_activation.v" \
"../../../../../CNN/CNN.srcs/sources_1/new/conv1_params.v" \
"../../../../../CNN/CNN.srcs/sources_1/new/conv2_params.v" \
"../../../../../../Lab6-Advanced/Chip2Chip/Master/Chip2Chip_Master/Chip2Chip_Master.srcs/sources_1/imports/chip2chip_master/counter.v" \
"../../../../../CNN/CNN.srcs/sources_1/new/dense1_params.v" \
"../../../../../CNN/CNN.srcs/sources_1/new/dense2_params.v" \
"../../../../../../Lab6-Advanced/Chip2Chip/Master/Chip2Chip_Master/Chip2Chip_Master.srcs/sources_1/imports/chip2chip_master/encoder.v" \
"../../../../../../Lab6-Advanced/Chip2Chip/Master/Chip2Chip_Master/Chip2Chip_Master.srcs/sources_1/imports/chip2chip_master/master_control.v" \
"../../../../../../Lab6-Advanced/Chip2Chip/Master/Chip2Chip_Master/Chip2Chip_Master.srcs/sources_1/imports/chip2chip_master/seven_seg.v" \
"../../../../../../Lab6-Advanced/Chip2Chip/Master/Chip2Chip_Master/Chip2Chip_Master.srcs/sources_1/imports/chip2chip_master/top.v" \
"../../../../TopMaster.srcs/sources_1/new/TopMaster.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
