$date
	Thu Oct 17 18:52:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var parameter 32 $ odd_no $end
$var reg 2 % counter [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 $
$end
#120
$dumpvars
b0 %
0#
0"
0!
$end
#125
b1 %
1"
#130
0"
#135
b10 %
1"
#140
0"
#145
1!
b0 %
1"
#150
0"
#155
b1 %
1"
#160
0"
#165
b10 %
1"
#170
0"
#175
0!
b0 %
1"
#180
0"
#185
b1 %
1"
#190
0"
#195
b10 %
1"
#200
0"
#205
1!
b0 %
1"
#210
0"
#215
b1 %
1"
#220
0"
#225
b10 %
1"
#230
0"
#235
0!
b0 %
1"
#240
0"
#245
b1 %
1"
#250
0"
#255
b10 %
1"
#260
0"
#265
1!
b0 %
1"
#270
0"
#275
b1 %
1"
#280
0"
#285
b10 %
1"
#290
0"
#295
0!
b0 %
1"
#300
0"
#305
b1 %
1"
#310
0"
#315
b10 %
1"
#320
0"
