Cadence Genus(TM) Synthesis Solution.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 16.22-s033_1, built Wed Apr 05 2017
Options: -files setup_design.tcl 
Date:    Mon Dec 11 21:02:47 2017
Host:    ellora (x86_64 w/Linux 3.10.0-693.5.2.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU E5-2623 v3 @ 3.00GHz 10240KB) (32866740KB)
OS:      Red Hat Enterprise Linux Server release 7.4 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (7 seconds elapsed).

Sourcing setup_design.tcl...
  Setting attribute of root '/': 'source_verbose_info' = false
  Setting attribute of root '/': 'source_verbose' = true
set design mkPEFP32
set design_folder pefp32
set rtl_top_inst dut
set libname tsmc65lp
set do_power_opt true
set do_clock_gating true
set do_adv_opt false
set save false
set basename_prefix "100M_32"
set backup_input false
set project_base /homes/mrhamid/bsv-designs/sim_syn
set use_tcf false
set use_vcd false
set use_saif true
set activity_filename $project_base/bsv/$design_folder/${design_folder}.saif
set rtl_path [ list \
    ${project_base}/bsv/$design_folder/vlog \
    $::env(BLUESPECDIR)/Verilog \
]
set rtl_files [ list \
    mkPEFP32.v \
    FIFOL1.v \
]
set sdc_file constraints_${libname}.sdc
set_db script_search_path [ concat . ${project_base}/syn/common ]
  Setting attribute of root '/': 'script_search_path' = . /homes/mrhamid/bsv-designs/sim_syn/syn/common
include run_rc.tcl
Sourcing '/homes/mrhamid/bsv-designs/sim_syn/syn/common/run_rc.tcl' (Mon Dec 11 21:02:54 -0500 2017)...
set DATE [clock format [clock seconds] -format "%b%d_%H%M"]
if {!$save} {
  set BASE_PATH build/${libname}/test_run
  file delete -force $BASE_PATH
} else {
  if {$basename_prefix != ""} {
    set BASE_PATH build/${libname}/${basename_prefix}_${DATE}
  } else {
    set BASE_PATH build/${libname}/${DATE}
  }
}
if {$backup_input} {
  set INPUTS_PATH ${BASE_PATH}/in
  file mkdir ${INPUTS_PATH}
}
set OUTPUTS_PATH ${BASE_PATH}/out
set REPORTS_PATH ${BASE_PATH}/rpt
set LOG_PATH ${BASE_PATH}/logs
set VERIFICATION_PATH ${BASE_PATH}/fv
file mkdir ${OUTPUTS_PATH}
file mkdir ${REPORTS_PATH}
file mkdir ${LOG_PATH}
file mkdir ${VERIFICATION_PATH}
file delete current
file link -symbolic current $BASE_PATH
set_db hdl_error_on_blackbox true
  Setting attribute of root '/': 'hdl_error_on_blackbox' = true
set_db information_level 9
  Setting attribute of root '/': 'information_level' = 9
set_db syn_generic_effort high
  Setting attribute of root '/': 'syn_generic_effort' = high
set_db syn_map_effort high
  Setting attribute of root '/': 'syn_map_effort' = high
if {$do_power_opt} {
  if {$do_clock_gating} {
    set_db lp_insert_clock_gating true
  }
  # set_db lp_insert_operand_isolation true
  set_db lp_power_analysis_effort high
  # set_db hdl_track_filename_row_col true
}
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Info    : Resetting power analysis results. [PA-7]
        : Power analysis effort level changed from 'medium' to 'high'.
        : All computed switching activities are removed.
  Setting attribute of root '/': 'lp_power_analysis_effort' = high
set_db init_hdl_search_path [ concat $rtl_path ]
  Setting attribute of root '/': 'init_hdl_search_path' = /homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog /u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog
read_hdl -sv $rtl_files
            Reading Verilog file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'
            Reading Verilog file '/u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog/FIFOL1.v'
include technology.tcl
Sourcing '/homes/mrhamid/bsv-designs/sim_syn/syn/common/technology.tcl' (Mon Dec 11 21:02:54 -0500 2017)...
if {$libname == "tsmc40lp"} {
    #######################################################
    ## Standard Cells
    #######################################################

    set lib_base /u/tsmc/CRN40LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM
    set stdcell_list [ list tcbn40lpbwp tcbn40lpbwphvt ]
    set stdcell_ver 200a
    set stdcell_path ""
    foreach lib $stdcell_list {
        set stdcell_path [concat $stdcell_path $lib_base/${lib}_${stdcell_ver}]
    }

    set fast_corner bc
    set leak_corner mlg
    set slow_corner wc
    set typical_corner tc

    if {[info exists corner]} {
        set pvt [set ${corner}_corner]
    } else {
        set pvt $slow_corner
    }

    #build list of .lib file names
    set target_library  ""
    foreach lib $stdcell_list {
        set target_library [concat $target_library ${lib}${pvt}.lib]
    }

    #######################################################
    ## SRAM
    #######################################################

    set_db lib_search_path $stdcell_path
    set_db library $target_library
} elseif {$libname == "tsmc45gs"} {
    #######################################################
    ## Standard Cells
    #######################################################

    set lib_base /u/tsmc/CLN45GS/TSMCHOME/digital/Front_End/timing_power_noise/NLDM
    set stdcell_list [ list tcbn45gsbwp12t tcbn45gsbwp12thvt ]
    set stdcell_ver 120c
    set stdcell_path ""
    foreach lib $stdcell_list {
        set stdcell_path [concat $stdcell_path $lib_base/${lib}_${stdcell_ver}]
    }

    set fast_corner bc
    set leak_corner mlg
    set slow_corner wc
    set typical_corner tc

    if {[info exists corner]} {
        set pvt [set ${corner}_corner]
    } else {
        set pvt $slow_corner
    }

    #build list of .lib file names
    set target_library  ""
    foreach lib $stdcell_list {
        set target_library [concat $target_library ${lib}${pvt}.lib]
    }

    #######################################################
    ## SRAM
    #######################################################

    set_db lib_search_path $stdcell_path
    set_db library $target_library
} elseif {$libname == "tsmc65lp"} {
    #######################################################
    ## Standard Cells
    #######################################################

    set lib_base /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM
    set stdcell_list [ list tcbn65lp ]
    set stdcell_ver 200a
    set stdcell_path ""
    foreach lib $stdcell_list {
        set stdcell_path [concat $stdcell_path $lib_base/${lib}_${stdcell_ver}]
    }

    set fast_corner bc
    set leak_corner mlg
    set slow_corner wc
    set typical_corner tc

    if {[info exists corner]} {
        set pvt [set ${corner}_corner]
    } else {
        set pvt $slow_corner
    }

    #build list of .lib file names
    set target_library  ""
    foreach lib $stdcell_list {
        set target_library [concat $target_library ${lib}${pvt}.lib]
    }

    #######################################################
    ## SRAM
    #######################################################

    set_db lib_search_path $stdcell_path
    set_db library $target_library
}
  Setting attribute of root '/': 'lib_search_path' = /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a
            Reading file '/u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib'
    Loading library tcbn65lpwc.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib, Line 69)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Z' for the cell 'BHD'. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib, Line 272424)

  Message Summary for Library tcbn65lpwc.lib:
  *******************************************
  Could not find an attribute in the library. [LBR-436]: 989
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'tcbn65lpwc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BHD/Z' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2' must have an output pin.
  Setting attribute of root '/': 'library' = tcbn65lpwc.lib
elaborate $design
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D0'.
  Library has 441 usable logic and 280 usable sequential lib-cells.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'tcbn65lpwc.lib', Total cells: 816, Unusable cells: 77.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD20 CKLHQD24 CKLNQD20 CKLNQD24 CKND20 CKND24 DCAP DCAP16 DCAP32 DCAP4 DCAP64 DCAP8 GAN2D1 GAN2D2 GAOI21D1 GAOI21D2 GAOI22D1 GBUFFD1 GBUFFD2 GBUFFD3 GBUFFD4 GBUFFD8 GDCAP GDCAP10 GDCAP2 GDCAP3 GDCAP4 GDFCNQD1 GDFQD1 GFILL GFILL10 GFILL2 GFILL3 GFILL4 GINVD1 GINVD2 GINVD3 GINVD4 GINVD8 GMUX2D1 GMUX2D2 GMUX2ND1 GMUX2ND2 GND2D1 GND2D2 GND2D3 GND2D4 GND3D1 GND3D2 GNR2D1 GNR2D2 GNR3D1 GNR3D2 GOAI21D1 GOAI21D2 GOR2D1 GOR2D2 GSDFCNQD1 GTIEH GTIEL GXNR2D1 GXNR2D2 GXOR2D1 GXOR2D2 INVD20 INVD24 OD25DCAP16 OD25DCAP32 OD25DCAP64 .'
        : For more information, refer to 'Cells Identified as Unusable' in the 'User Guide'. The reason why a cell is considered unusable is stored in the 'unusable_reason' libcell attribute.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mkPEFP32' from file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'IF_SEL_ARR_m_weight_regs_0_2_BITS_31_TO_16_3_m_ETC___d58' [64] doesn't match the width of right hand side [32] in assignment in file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' on line 379.
Info    : Unused module input port. [CDFG-500]
        : Input port 'EN_get_partial_sum' is not used in module 'mkPEFP32' in file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' on line 106.
        : The value of the input port is not used within the design.
Info    : Unused module input port. [CDFG-500]
        : Input port 'EN_read_weights' is not used in module 'mkPEFP32' in file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' on line 111.
Info    : Unused module input port. [CDFG-500]
        : Input port 'EN_is_ready' is not used in module 'mkPEFP32' in file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' on line 116.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 459 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 459 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/mult_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=32 Z=64) at line 379 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=32 Z=64) at line 379 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' will be considered in the following order: {'hdl_implementation:GB/mult_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/mult_unsigned/medium' (priority 1), 'hdl_implementation:GB/mult_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=1 B=64 Z=64) at line 383 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=1 B=64 Z=64) at line 383 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=48 B=16 Z=48) at line 386 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=48 B=16 Z=48) at line 386 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=16 B=1 Z=1) at line 364 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=16 B=1 Z=1) at line 364 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=16 B=1 Z=1) at line 369 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=16 B=1 Z=1) at line 369 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 399 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 399 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 303 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 303 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=4 B=1 Z=4) at line 304 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=4 B=1 Z=4) at line 304 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=14 B=1 Z=1) at line 254 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=14 B=1 Z=1) at line 254 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=14 B=1 Z=1) at line 257 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=14 B=1 Z=1) at line 257 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 279 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 279 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=1 B=32 Z=32) at line 401 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=1 B=32 Z=32) at line 401 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=1 B=32 Z=32) at line 403 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=1 B=32 Z=32) at line 403 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=15 B=1 Z=1) at line 408 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=15 B=1 Z=1) at line 408 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp32/vlog/mkPEFP32.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mkPEFP32'.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Applying wireload models.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            12             13                                      elaborate
check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'mkPEFP32'

No empty modules in design 'mkPEFP32'

  Done Checking the design.
set_db current_design .verification_directory $VERIFICATION_PATH
  Setting attribute of design 'mkPEFP32': 'verification_directory' = build/tsmc65lp/test_run/fv
if {$do_adv_opt} {
  set_db current_design .retime true
}
if {[info exists wireload_model]} {
    set_db current_design .force_wireload $wireload_model
}
if {$do_power_opt && $do_clock_gating} {
  set_db current_design .lp_clock_gating_extract_common_enable true
}
  Setting attribute of design 'mkPEFP32': 'lp_clock_gating_extract_common_enable' = true
read_sdc $sdc_file
            Reading file '/homes/mrhamid/bsv-designs/sim_syn/syn/pefp32/constraints_tsmc65lp.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      3 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      1 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      2 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
report timing -lint
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.22-s033_1
  Generated on:           Dec 11 2017  09:03:00 pm
  Module:                 mkPEFP32
  Technology library:     tcbn65lpwc 200
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0
if {$do_power_opt} {
  #set_db max_leakage_power 0.0 "/designs/$design"
  #set_db lp_power_optimization_weight <value from 0 to 1> "/designs/$DESIGN"

  set_db current_design .max_dynamic_power 0.0

  if {$use_tcf} {
    read_tcf -tcf_instance $rtl_top_inst $activity_filename
  }

  if {$use_vcd} {
    read_vcd -static -vcd_scope $rtl_top_inst $activity_filename
  }

  if {$use_saif} {
    read_saif -instance $rtl_top_inst $activity_filename
  }
}
  Setting attribute of design 'mkPEFP32': 'max_dynamic_power' = 0.0
10.0 % done 
20.0 % done 
30.0 % done 
40.0 % done 
50.0 % done 
60.0 % done 
70.0 % done 
80.0 % done 
90.0 % done 
100.0 % done 
100.0 % done
Nets/ports asserted in SAIF file : 3373
Total Nets/ports in SAIF file    : 16062
-------------------------------------------------------
Asserted Primary inputs in design              : 279 (100.00%)
Total connected primary inputs in design       : 279 (100.00%)
-------------------------------------------------------
Asserted sequential outputs                    : 292 (100.00%)
Total connected sequential outputs             : 292 (100.00%)
-------------------------------------------------------
Total nets in design                 : 13537 (100.00%)
Nets asserted                        : 2991 (22.09%)
Clock nets                           : 0 (0.00%)
Constant nets                        : 618 (4.57%)
Nets with no assertions              : 10546 (77.91%)
-------------------------------------------------------
Time taken to read_saif: 3.00 cpu seconds
syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 10 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'mux_m_partial_sum_459_15', 'mux_m_step_459_15', 
'mux_m_weight_regs_0_459_15', 'mux_m_weight_regs_1_459_15', 
'mux_m_weight_regs_2_459_15', 'mux_m_weight_regs_3_459_15', 
'mux_m_weight_regs_4_459_15', 'mux_m_weight_regs_5_459_15', 
'mux_m_weight_regs_6_459_15', 'mux_m_weight_regs_7_459_15'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'mkPEFP32' to generic gates using 'high' effort.
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'mkPEFP32' using 'high' effort.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=32 B=32 AS=1 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=32 B=32 AS=1 Z=32) will be considered in the following order: {'hdl_implementation:GB/addsub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/addsub_unsigned/medium' (priority 1), 'hdl_implementation:GB/addsub_unsigned/slow' (priority 1)}
      Timing addsub_unsigned_1991...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=32 B=64 AS=1 Z=64).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=32 B=64 AS=1 Z=64) will be considered in the following order: {'hdl_implementation:GB/addsub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/addsub_unsigned/medium' (priority 1), 'hdl_implementation:GB/addsub_unsigned/slow' (priority 1)}
      Timing addsub_unsigned_2119...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=32 B=32 AS=1 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=32 B=32 AS=1 Z=32) will be considered in the following order: {'hdl_implementation:GB/addsub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/addsub_unsigned/medium' (priority 1), 'hdl_implementation:GB/addsub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=48 B=32 Z=48).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=48 B=32 Z=48) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
      Timing add_unsigned_2202...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in design 'mkPEFP32':
	  (add_399_21, add_303_21)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'mkPEFP32_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=4 CI=1 Z=4).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=4 CI=1 Z=4) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'mkPEFP32_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'mkPEFP32_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'mkPEFP32_csa_cluster_417' using 'medium' effort and 'generic' timing models.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=66 B=66 Z=64).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=66 B=66 Z=64) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=64 B=64 CI=1 Z=64).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=64 B=64 CI=1 Z=64) will be considered in the following order: {'hdl_implementation:GB/add_unsigned_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/medium' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/slow' (priority 1)}
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'mkPEFP32_csa_cluster_417'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'mkPEFP32_csa_cluster_417'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'mkPEFP32_csa_cluster_416' using 'medium' effort and 'generic' timing models.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=48 CI=1 Z=48).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=48 CI=1 Z=48) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
      Timing increment_unsigned_2791_2792...
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 2 in module 'mkPEFP32_csa_cluster_416'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=48 B=48 CI=1 Z=48).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=48 B=48 CI=1 Z=48) will be considered in the following order: {'hdl_implementation:GB/add_unsigned_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/medium' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=48 B=48 Z=48).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=48 B=48 Z=48) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=32 B=32 CI=1 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=32 B=32 CI=1 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/medium' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/slow' (priority 1)}
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 2 of 2 in module 'mkPEFP32_csa_cluster_416'.
                  Configuration number:      2
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'mkPEFP32_csa_cluster_416'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'mkPEFP32_csa_cluster_420' using 'medium' effort and 'generic' timing models.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=66 B=66 Z=64).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=66 B=66 Z=64) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=64 B=64 CI=1 Z=64).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=64 B=64 CI=1 Z=64) will be considered in the following order: {'hdl_implementation:GB/add_unsigned_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/medium' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/slow' (priority 1)}
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'mkPEFP32_csa_cluster_420'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'mkPEFP32_csa_cluster_420'.
      Timing increment_unsigned_3564...
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'mkPEFP32'.
      Removing temporary intermediate hierarchies under mkPEFP32
              Optimizing muxes in design 'mkPEFP32'.
Info    : Gating clocks. [SYNTH-13]
        : Gating clocks in 'mkPEFP32'.
Mapper: Libraries have:
	domain _default_: 441 combo usable cells and 280 sequential usable cells
      Gating clocks in mkPEFP32
        Preparing the circuit
          Pruning unused logic
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_304_45_1' of datapath component 'increment_unsigned_963'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'minus_403_43' of datapath component 'sub_unsigned_975_435'.
Inserting clock-gating logic .....
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        4 to 15                   1       4
        16 to 63                  1       32
        256 to 1023               1       256
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        292		100%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        292		100%
Total CG Modules                        3
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 3 clock gate paths.
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 23
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 23
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'mkPEFP32' to generic gates.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            11             10                                      syn_generic
syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'mkPEFP32' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 441 combo usable cells and 280 sequential usable cells
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 441 combo usable cells and 280 sequential usable cells
      Mapping 'mkPEFP32'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
        Rebuilding component 'mult_unsigned' based on context...
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) mkPEFP32...
          Done structuring (delay-based) mkPEFP32
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 16 CPUs usable)
          Structuring (delay-based) cb_part...
            Starting partial collapsing  cb_part
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part
        Mapping component cb_part...
          Structuring (delay-based) sub_unsigned_975...
            Starting partial collapsing (xors only) sub_unsigned_975
            Finished partial collapsing.
            Starting partial collapsing  sub_unsigned_975
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) sub_unsigned_975
        Mapping component sub_unsigned_975...
          Structuring (delay-based) logic partition in mkPEFP32...
            Starting partial collapsing (xors only) cb_part_561
            Finished partial collapsing.
            Starting partial collapsing  cb_part_561
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mkPEFP32
        Mapping logic partition in mkPEFP32...
        Rebalancing component 'mul_379_16'...
          Structuring (delay-based) mult_unsigned...
            Starting partial collapsing (xors only) mult_unsigned
            Finished partial collapsing.
            Starting partial collapsing  mult_unsigned
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mult_unsigned
        Mapping component mult_unsigned...
          Structuring (delay-based) sub_unsigned...
            Starting partial collapsing (xors only) sub_unsigned
            Finished partial collapsing.
            Starting partial collapsing  sub_unsigned
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) sub_unsigned
        Mapping component sub_unsigned...
          Structuring (delay-based) logic partition in mkPEFP32...
            Starting partial collapsing  cb_part_563
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mkPEFP32
        Mapping logic partition in mkPEFP32...
          Structuring (delay-based) increment_unsigned_2791_2792...
            Starting partial collapsing (xors only) increment_unsigned_2791_2792
            Finished partial collapsing.
            Starting partial collapsing  increment_unsigned_2791_2792
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) increment_unsigned_2791_2792
        Mapping component increment_unsigned_2791_2792...
          Structuring (delay-based) cb_part_564...
            Starting partial collapsing  cb_part_564
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_564
        Mapping component cb_part_564...
          Structuring (delay-based) add_unsigned_963...
            Starting partial collapsing (xors only) add_unsigned_963
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned_963
            Finished partial collapsing.
          Done structuring (delay-based) add_unsigned_963
        Mapping component add_unsigned_963...
          Structuring (delay-based) cb_seq...
            Starting partial collapsing  cb_seq
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   294 ps
Target path end-point (Pin: m_partial_sum_reg[29]/d)

           Pin                        Type          Fanout Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 <<<  launch                               0 R 
                                 latency                                  
cb_seqi
  m_step_reg[2]/clk                                                       
  m_step_reg[2]/q           (u)  unmapped_d_flop        14 32.2           
cb_seqi/g868_in_3 
cb_parti/cb_seqi_g868_in_3 
  g4481/in_1                                                              
  g4481/z                   (u)  unmapped_complex2       4  9.2           
  g4468/in_1                                                              
  g4468/z                   (u)  unmapped_or2           16 36.8           
  g4276/in_1                                                              
  g4276/z                   (u)  unmapped_complex2       1  2.3           
  g4169/in_1                                                              
  g4169/z                   (u)  unmapped_nand2          1  2.3           
  g4024/in_1                                                              
  g4024/z                   (u)  unmapped_or2            1  2.3           
  g3998/in_1                                                              
  g3998/z                   (u)  unmapped_or2           21 48.3           
cb_parti/minus_401_46_B[0] 
minus_401_46/B[0] 
  g516/in_1                                                               
  g516/z                    (u)  unmapped_or2            3  6.9           
  g528/in_0                                                               
  g528/z                    (u)  unmapped_or2            3  6.9           
  g652/in_0                                                               
  g652/z                    (u)  unmapped_or2            3  6.9           
  g534/in_0                                                               
  g534/z                    (u)  unmapped_or2            3  6.9           
  g667/in_0                                                               
  g667/z                    (u)  unmapped_or2            3  6.9           
  g649/in_0                                                               
  g649/z                    (u)  unmapped_or2            3  6.9           
  g761/in_0                                                               
  g761/z                    (u)  unmapped_complex2       1  2.3           
  g762/in_1                                                               
  g762/z                    (u)  unmapped_nand2          1  2.3           
minus_401_46/Z[7] 
cb_parti3448/minus_401_46_Z[6] 
  g3802/in_0                                                              
  g3802/z                   (u)  unmapped_nand2          1  2.3           
  g3726/in_1                                                              
  g3726/z                   (u)  unmapped_nand2          9 20.7           
cb_parti3448/mul_379_16_A[6] 
mul_379_16/A[7] 
  g9237/in_1                                                              
  g9237/z                   (u)  unmapped_complex2       1  2.3           
  g9238/in_1                                                              
  g9238/z                   (u)  unmapped_nand2          2  4.6           
  g8813/in_0                                                              
  g8813/z                   (u)  unmapped_nand2          1  2.3           
  g8643/in_0                                                              
  g8643/z                   (u)  unmapped_nand2          4  9.2           
  g7889/in_0                                                              
  g7889/z                   (u)  unmapped_complex2       1  2.3           
  g7890/in_1                                                              
  g7890/z                   (u)  unmapped_nand2          2  4.6           
  g7765/in_0                                                              
  g7765/z                   (u)  unmapped_complex2       1  2.3           
  g7766/in_1                                                              
  g7766/z                   (u)  unmapped_nand2          2  4.6           
  g7647/in_1                                                              
  g7647/z                   (u)  unmapped_or2            3  6.9           
  g7601/in_1                                                              
  g7601/z                   (u)  unmapped_complex2       1  2.3           
  g7537/in_0                                                              
  g7537/z                   (u)  unmapped_nand2          1  2.3           
  g7438/in_0                                                              
  g7438/z                   (u)  unmapped_complex2       3  6.9           
  g7430/in_1                                                              
  g7430/z                   (u)  unmapped_nand2          1  2.3           
  g7423/in_1                                                              
  g7423/z                   (u)  unmapped_nand2          3  6.9           
  g7416/in_0                                                              
  g7416/z                   (u)  unmapped_nand2          1  2.3           
  g7413/in_0                                                              
  g7413/z                   (u)  unmapped_nand2          3  6.9           
  g7407/in_1                                                              
  g7407/z                   (u)  unmapped_nand2          2  4.6           
  g7406/in_0                                                              
  g7406/z                   (u)  unmapped_complex2       1  2.3           
  g7403/in_0                                                              
  g7403/z                   (u)  unmapped_complex2       1  2.3           
  g7399/in_0                                                              
  g7399/z                   (u)  unmapped_nand2          1  2.3           
  g7398/in_1                                                              
  g7398/z                   (u)  unmapped_nand2          3  6.9           
  g7394/in_1                                                              
  g7394/z                   (u)  unmapped_nand2          1  2.3           
  g7393/in_0                                                              
  g7393/z                   (u)  unmapped_nand2          3  6.9           
  g7389/in_1                                                              
  g7389/z                   (u)  unmapped_nand2          1  2.3           
  g7388/in_0                                                              
  g7388/z                   (u)  unmapped_nand2          3  6.9           
  g7387/in_1                                                              
  g7387/z                   (u)  unmapped_nand2          2  4.6           
  g7383/in_1                                                              
  g7383/z                   (u)  unmapped_complex2       1  2.3           
  g7378/in_1                                                              
  g7378/z                   (u)  unmapped_complex2       3  6.9           
  g7377/in_1                                                              
  g7377/z                   (u)  unmapped_nand2          1  2.3           
  g7373/in_1                                                              
  g7373/z                   (u)  unmapped_nand2          3  6.9           
  g7369/in_0                                                              
  g7369/z                   (u)  unmapped_nand2          1  2.3           
  g7368/in_0                                                              
  g7368/z                   (u)  unmapped_nand2          3  6.9           
  g7364/in_1                                                              
  g7364/z                   (u)  unmapped_nand2          2  4.6           
  g7363/in_0                                                              
  g7363/z                   (u)  unmapped_complex2       1  2.3           
  g7361/in_0                                                              
  g7361/z                   (u)  unmapped_complex2       1  2.3           
  g7356/in_0                                                              
  g7356/z                   (u)  unmapped_nand2          1  2.3           
  g7355/in_1                                                              
  g7355/z                   (u)  unmapped_nand2          3  6.9           
  g7351/in_1                                                              
  g7351/z                   (u)  unmapped_nand2          1  2.3           
  g7350/in_0                                                              
  g7350/z                   (u)  unmapped_nand2          3  6.9           
  g7346/in_1                                                              
  g7346/z                   (u)  unmapped_nand2          1  2.3           
  g7345/in_0                                                              
  g7345/z                   (u)  unmapped_nand2          4  9.2           
  g7343/in_1                                                              
  g7343/z                   (u)  unmapped_complex2       2  4.6           
  g7338/in_1                                                              
  g7338/z                   (u)  unmapped_or2            1  2.3           
  g7329/in_1                                                              
  g7329/z                   (u)  unmapped_complex2       4  9.2           
  g7325/in_0                                                              
  g7325/z                   (u)  unmapped_complex2       1  2.3           
  g7319/in_1                                                              
  g7319/z                   (u)  unmapped_complex2       3  6.9           
  g7311/in_1                                                              
  g7311/z                   (u)  unmapped_nand2          1  2.3           
  g7310/in_1                                                              
  g7310/z                   (u)  unmapped_nand2          3  6.9           
  g7309/in_1                                                              
  g7309/z                   (u)  unmapped_nand2          1  2.3           
  g7305/in_1                                                              
  g7305/z                   (u)  unmapped_nand2          4  9.2           
  g7300/in_1                                                              
  g7300/z                   (u)  unmapped_complex2       2  4.6           
  g7297/in_1                                                              
  g7297/z                   (u)  unmapped_or2            1  2.3           
  g7296/in_1                                                              
  g7296/z                   (u)  unmapped_complex2       3  6.9           
  g7288/in_1                                                              
  g7288/z                   (u)  unmapped_nand2          2  4.6           
  g7283/in_1                                                              
  g7283/z                   (u)  unmapped_complex2       1  2.3           
  g7278/in_1                                                              
  g7278/z                   (u)  unmapped_complex2       3  6.9           
  g7271/in_1                                                              
  g7271/z                   (u)  unmapped_nand2          1  2.3           
  g7270/in_1                                                              
  g7270/z                   (u)  unmapped_nand2          3  6.9           
  g7267/in_0                                                              
  g7267/z                   (u)  unmapped_or2            1  2.3           
  g7268/in_1                                                              
  g7268/z                   (u)  unmapped_nand2          4  9.2           
mul_379_16/Z[47] 
minus_383_9/B[47] 
  g1568/in_1                                                              
  g1568/z                   (u)  unmapped_or2            1  2.3           
  g1564/in_0                                                              
  g1564/z                   (u)  unmapped_or2            1  2.3           
  g1557/in_0                                                              
  g1557/z                   (u)  unmapped_or2            1  2.3           
  g1556/in_0                                                              
  g1556/z                   (u)  unmapped_or2            1  2.3           
  g1230/in_0                                                              
  g1230/z                   (u)  unmapped_or2            3  6.9           
  g1435/in_1                                                              
  g1435/z                   (u)  unmapped_or2            3  6.9           
  g1313/in_0                                                              
  g1313/z                   (u)  unmapped_or2            1  2.3           
minus_383_9/Z[63] 
cb_parti3450/minus_383_9_Z[39] 
  g3743/in_1                                                              
  g3743/z                   (u)  unmapped_nand2          2  4.6           
  g3663/in_1                                                              
  g3663/z                   (u)  unmapped_complex2       1  2.3           
  g3786/in_1                                                              
  g3786/z                   (u)  unmapped_and2           3  6.9           
cb_parti3450/inc_add_386_71_2_CI 
inc_add_386_71_2/CI 
  g357/in_1                                                               
  g357/z                    (u)  unmapped_nand2          3  6.9           
  g349/in_0                                                               
  g349/z                    (u)  unmapped_complex2       3  6.9           
  g339/in_0                                                               
  g339/z                    (u)  unmapped_complex2       3  6.9           
  g501/in_0                                                               
  g501/z                    (u)  unmapped_complex2       3  6.9           
  g355/in_0                                                               
  g355/z                    (u)  unmapped_complex2       3  6.9           
  g370/in_0                                                               
  g370/z                    (u)  unmapped_complex2       3  6.9           
  g344/in_0                                                               
  g344/z                    (u)  unmapped_complex2       3  6.9           
  g608/in_0                                                               
  g608/z                    (u)  unmapped_complex2       3  6.9           
  g604/in_1                                                               
  g604/z                    (u)  unmapped_complex2       3  6.9           
  g351/in_0                                                               
  g351/z                    (u)  unmapped_complex2       3  6.9           
  g385/in_0                                                               
  g385/z                    (u)  unmapped_complex2       3  6.9           
  g597/in_0                                                               
  g597/z                    (u)  unmapped_complex2       3  6.9           
  g593/in_0                                                               
  g593/z                    (u)  unmapped_complex2       3  6.9           
  g371/in_0                                                               
  g371/z                    (u)  unmapped_complex2       3  6.9           
  g375/in_0                                                               
  g375/z                    (u)  unmapped_complex2       3  6.9           
  g583/in_0                                                               
  g583/z                    (u)  unmapped_complex2       4  9.2           
  g578/in_1                                                               
  g578/z                    (u)  unmapped_or2            3  6.9           
  g368/in_0                                                               
  g368/z                    (u)  unmapped_complex2       3  6.9           
  g364/in_0                                                               
  g364/z                    (u)  unmapped_complex2       3  6.9           
  g389/in_0                                                               
  g389/z                    (u)  unmapped_complex2       3  6.9           
  g510/in_0                                                               
  g510/z                    (u)  unmapped_complex2       3  6.9           
  g354/in_0                                                               
  g354/z                    (u)  unmapped_complex2       3  6.9           
  g353/in_0                                                               
  g353/z                    (u)  unmapped_complex2       3  6.9           
  g387/in_0                                                               
  g387/z                    (u)  unmapped_complex2       3  6.9           
  g541/in_0                                                               
  g541/z                    (u)  unmapped_complex2       3  6.9           
  g537/in_0                                                               
  g537/z                    (u)  unmapped_complex2       3  6.9           
  g372/in_0                                                               
  g372/z                    (u)  unmapped_complex2       3  6.9           
  g365/in_0                                                               
  g365/z                    (u)  unmapped_complex2       3  6.9           
  g527/in_0                                                               
  g527/z                    (u)  unmapped_complex2       3  6.9           
  g523/in_1                                                               
  g523/z                    (u)  unmapped_complex2       3  6.9           
  g338/in_0                                                               
  g338/z                    (u)  unmapped_complex2       2  4.6           
  g515/in_1                                                               
  g515/z                    (u)  unmapped_nand2          2  4.6           
  g517/in_0                                                               
  g517/z                    (u)  unmapped_nand2          2  4.6           
inc_add_386_71_2/Z[34] 
cb_parti3449/inc_add_386_71_2_Z[34] 
  g4067/in_1                                                              
  g4067/z                   (u)  unmapped_or2            1  2.3           
  g4059/in_0                                                              
  g4059/z                   (u)  unmapped_complex2       1  2.3           
  g4055/in_0                                                              
  g4055/z                   (u)  unmapped_nand2          1  2.3           
  g4045/in_0                                                              
  g4045/z                   (u)  unmapped_nand2         18 41.4           
  g4010/in_0                                                              
  g4010/z                   (u)  unmapped_nand2          3  6.9           
cb_parti3449/add_399_21_Y_add_303_21_A[0] 
add_399_21_Y_add_303_21/A[0] 
  g2/in_0                                                                 
  g2/z                      (u)  unmapped_nand2          3  6.9           
  g1539/in_0                                                              
  g1539/z                   (u)  unmapped_complex2       1  2.3           
  g1488/in_0                                                              
  g1488/z                   (u)  unmapped_nand2          3  6.9           
  g1485/in_1                                                              
  g1485/z                   (u)  unmapped_nand2          1  2.3           
  g1479/in_1                                                              
  g1479/z                   (u)  unmapped_nand2          3  6.9           
  g1474/in_1                                                              
  g1474/z                   (u)  unmapped_nand2          1  2.3           
  g1466/in_0                                                              
  g1466/z                   (u)  unmapped_nand2          4  9.2           
  g1461/in_0                                                              
  g1461/z                   (u)  unmapped_complex2       1  2.3           
  g1455/in_1                                                              
  g1455/z                   (u)  unmapped_complex2       3  6.9           
  g1449/in_1                                                              
  g1449/z                   (u)  unmapped_nand2          1  2.3           
  g1445/in_1                                                              
  g1445/z                   (u)  unmapped_nand2          3  6.9           
  g1444/in_0                                                              
  g1444/z                   (u)  unmapped_nand2          1  2.3           
  g1440/in_0                                                              
  g1440/z                   (u)  unmapped_nand2          4  9.2           
  g1439/in_1                                                              
  g1439/z                   (u)  unmapped_complex2       2  4.6           
  g1433/in_0                                                              
  g1433/z                   (u)  unmapped_or2            1  2.3           
  g1427/in_1                                                              
  g1427/z                   (u)  unmapped_complex2       4  9.2           
  g1418/in_0                                                              
  g1418/z                   (u)  unmapped_complex2       1  2.3           
  g1414/in_1                                                              
  g1414/z                   (u)  unmapped_complex2       3  6.9           
  g1412/in_1                                                              
  g1412/z                   (u)  unmapped_nand2          1  2.3           
  g1405/in_1                                                              
  g1405/z                   (u)  unmapped_nand2          3  6.9           
  g1404/in_1                                                              
  g1404/z                   (u)  unmapped_nand2          1  2.3           
  g1400/in_1                                                              
  g1400/z                   (u)  unmapped_nand2          4  9.2           
  g1398/in_1                                                              
  g1398/z                   (u)  unmapped_complex2       2  4.6           
  g1392/in_0                                                              
  g1392/z                   (u)  unmapped_or2            2  4.6           
  g1390/in_1                                                              
  g1390/z                   (u)  unmapped_or2            1  2.3           
  g1375/in_1                                                              
  g1375/z                   (u)  unmapped_complex2       6 13.8           
  g1372/in_1                                                              
  g1372/z                   (u)  unmapped_complex2       1  2.3           
  g1352/in_1                                                              
  g1352/z                   (u)  unmapped_complex2       1  2.3           
  g1342/in_0                                                              
  g1342/z                   (u)  unmapped_complex2       1  2.3           
  g1336/in_1                                                              
  g1336/z                   (u)  unmapped_complex2       1  2.3           
  g1330/in_1                                                              
  g1330/z                   (u)  unmapped_nand2          1  2.3           
  g1320/in_1                                                              
  g1320/z                   (u)  unmapped_nand2          2  4.6           
  g1318/in_0                                                              
  g1318/z                   (u)  unmapped_or2            1  2.3           
  g1319/in_1                                                              
  g1319/z                   (u)  unmapped_nand2          5 11.5           
add_399_21_Y_add_303_21/Z[31] 
cb_seqi/add_399_21_Y_add_303_21_Z[31] 
  g3789/in_1                                                              
  g3789/z                   (u)  unmapped_complex2       2  4.6           
  g3781/in_0                                                              
  g3781/z                   (u)  unmapped_complex2       1  2.3           
  g3770/in_1                                                              
  g3770/z                   (u)  unmapped_nand2          1  2.3           
  g3753/in_0                                                              
  g3753/z                   (u)  unmapped_complex2      15 34.5           
  g3733/in_0                                                              
  g3733/z                   (u)  unmapped_nand2          1  2.3           
  g3811/data1                                                             
  g3811/z                   (u)  unmapped_bmux3          1  2.3           
  g3812/data0                                                             
  g3812/z                   (u)  unmapped_bmux3          1  2.3           
  m_partial_sum_reg[29]/d   <<<  unmapped_d_flop                          
  m_partial_sum_reg[29]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                          10000 R 
                                 latency                                  
                                 uncertainty                              
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : cb_seqi/m_step_reg[2]/clk
End-point    : cb_seqi/m_partial_sum_reg[29]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2456ps.
 
Cost Group 'cg_enable_group_clk' target slack:   290 ps
Target path end-point (Pin: RC_CG_HIER_INST0/RC_CGIC_INST/E (CKLNQD1/E))

           Pin                           Type         Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<    launch                             0 R 
                                     latency                                
cb_seqi
  m_partial_sum_reg[31]/clk                                                 
  m_partial_sum_reg[31]/q     (u)    unmapped_d_flop      10 25.7           
cb_seqi/get_partial_sum 
cb_parti3449/cb_seqi_get_partial_sum 
  g4058/in_1                                                                
  g4058/z                     (u)    unmapped_or2          1  0.9           
cb_parti3449/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E            <<< (P)  CKLNQD1                                
  RC_CGIC_INST/CP                    setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                          capture                        10000 R 
                                     latency                                
                                     uncertainty                            
----------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : cb_seqi/m_partial_sum_reg[31]/clk
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 9118ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 16 CPUs usable)
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) add_unsigned_963...
          Done restructuring (delay-based) add_unsigned_963
        Optimizing component add_unsigned_963...
        Early Area Reclamation for add_unsigned_963 'very_fast' (slack=1254, area=439)...
                  			o_slack=1150,  bc_slack=1358
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) cb_part_564...
          Done restructuring (delay-based) cb_part_564
        Optimizing component cb_part_564...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) cb_part_563...
          Done restructuring (delay-based) cb_part_563
        Optimizing component cb_part_563...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
        Pre-mapped Exploration for mult_unsigned 'timing_driven' (slack=63, area=5125)...
                  			o_slack=-60,  bc_slack=186
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) cb_part_561...
          Done restructuring (delay-based) cb_part_561
        Optimizing component cb_part_561...
          Restructuring (delay-based) sub_unsigned_975...
          Done restructuring (delay-based) sub_unsigned_975
        Optimizing component sub_unsigned_975...
          Restructuring (delay-based) cb_part...
          Done restructuring (delay-based) cb_part
        Optimizing component cb_part...
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
           Pin                        Type       Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                         launch                                    0 R 
                                    latency                        +200     200 R 
cb_seqi
  m_partial_sum_reg[31]/CP                                    100           200 R 
  m_partial_sum_reg[31]/Q           DFKCNQD2          6  9.1   53  +283     483 F 
cb_seqi/get_partial_sum 
cb_parti3449/cb_seqi_get_partial_sum 
  g4618/I                                                            +0     483   
  g4618/ZN                          INVD1             3  3.2   54   +51     534 R 
  g4578/B2                                                           +0     534   
  g4578/ZN                          IND3D1            1  0.9   69   +60     595 F 
cb_parti3449/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E           <<< (P)  CKLNQD1                          +0     595   
  RC_CGIC_INST/CP                   setup                     100   +92     686 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                         capture                               10000 R 
                                    latency                        +200   10200 R 
                                    uncertainty                    -100   10100 R 
----------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    9414ps 
Start-point  : cb_seqi/m_partial_sum_reg[31]/CP
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                    launch                                    0 R 
                               latency                        +200     200 R 
cb_seqi
  m_step_reg[0]/CP                                       100           200 R 
  m_step_reg[0]/Q              DFQD2            10 18.5   98  +310     510 F 
cb_seqi/g868_in_0 
cb_parti/cb_seqi_g868_in_0 
  g7974/A2                                                      +0     510   
  g7974/ZN                     ND2D3             3 10.7   64   +73     583 R 
  g7815/A2                                                      +0     583   
  g7815/ZN                     NR2XD3           16 14.6   63   +63     646 F 
  g7613/A1                                                      +0     646   
  g7613/ZN                     IOA21D2           1  1.3   33   +91     738 F 
  g7450/A1                                                      +0     738   
  g7450/ZN                     NR2XD1            1  1.9   43   +39     776 R 
  g7424/A2                                                      +0     776   
  g7424/ZN                     CKND2D2           3  4.1   49   +50     826 F 
cb_parti/minus_401_46_B[0] 
minus_401_46/B[0] 
  g1041/A2                                                      +0     826   
  g1041/ZN                     NR2XD1            3  3.5   64   +66     893 R 
  g1038/A1                                                      +0     893   
  g1038/ZN                     CKND2D2           2  2.3   38   +42     934 F 
  g1035/A1                                                      +0     934   
  g1035/ZN                     NR2XD1            3  3.5   63   +52     986 R 
  g1033/A1                                                      +0     986   
  g1033/ZN                     CKND2D2           4  7.1   74   +64    1050 F 
  g1031/A1                                                      +0    1050   
  g1031/ZN                     NR2XD1            3  3.5   64   +62    1113 R 
  g1028/B1                                                      +0    1113   
  g1028/ZN                     MOAI22D1          1  1.5   78   +99    1212 R 
minus_401_46/Z[6] 
cb_parti3448/minus_401_46_Z[5] 
  g4227/A1                                                      +0    1212   
  g4227/ZN                     CKND2D2           1  3.1   45   +50    1262 F 
  g4193/A1                                                      +0    1262   
  g4193/ZN                     CKND2D4           6  8.4   56   +48    1309 R 
cb_parti3448/mul_379_16_A[5] 
mul_379_16/A[6] 
  g10834/I                                                      +0    1309   
  g10834/ZN                    CKND2             1  1.4   21   +29    1338 F 
  g10758/A1                                                     +0    1338   
  g10758/ZN                    CKND2D2           1  1.5   33   +26    1364 R 
  g10550/A1                                                     +0    1364   
  g10550/ZN                    CKND2D2           2  3.0   40   +36    1401 F 
  g10295/A1                                                     +0    1401   
  g10295/ZN                    CKND2D2           1  1.5   33   +33    1434 R 
  g10134/A1                                                     +0    1434   
  g10134/ZN                    CKND2D2           1  1.8   30   +31    1464 F 
  cdnfadd_016_1/B                                               +0    1464   
  cdnfadd_016_1/S              FA1D1             2  4.3   66  +248    1713 F 
  g9924/A1                                                      +0    1713   
  g9924/ZN                     NR2XD2            2  4.6   50   +51    1764 R 
  g9903/A1                                                      +0    1764   
  g9903/ZN                     NR2XD1            1  2.6   44   +41    1805 F 
  g9898/A1                                                      +0    1805   
  g9898/ZN                     NR2XD2            3  3.4   40   +40    1846 R 
  g9850/A1                                                      +0    1846   
  g9850/ZN                     NR2XD1            1  1.3   33   +32    1877 F 
  g9795/A1                                                      +0    1877   
  g9795/ZN                     NR2XD1            3  3.6   65   +51    1929 R 
  g9740/A2                                                      +0    1929   
  g9740/ZN                     NR2XD1            1  2.6   44   +53    1982 F 
  g9736/A1                                                      +0    1982   
  g9736/ZN                     NR2XD2            3  4.8   49   +46    2027 R 
  g9730/A2                                                      +0    2027   
  g9730/ZN                     NR2XD1            1  2.6   44   +48    2075 F 
  g9729/A1                                                      +0    2075   
  g9729/ZN                     NR2XD2            3  5.1   51   +47    2122 R 
  g9724/A1                                                      +0    2122   
  g9724/ZN                     OAI21D2           2  2.8   55   +48    2170 F 
  g9718/A1                                                      +0    2170   
  g9718/ZN                     AOI21D2           2  2.9   83   +65    2235 R 
  g9712/A1                                                      +0    2235   
  g9712/ZN                     OAI21D2           2  2.8   54   +57    2292 F 
  g9707/A1                                                      +0    2292   
  g9707/ZN                     AOI21D2           3  3.6   92   +70    2362 R 
  g9704/A1                                                      +0    2362   
  g9704/ZN                     NR2D2             1  1.3   30   +36    2398 F 
  g9702/A1                                                      +0    2398   
  g9702/ZN                     NR2XD1            3  3.0   57   +46    2444 R 
  g9697/A1                                                      +0    2444   
  g9697/ZN                     OAI21D1           1  1.9   63   +53    2497 F 
  g9695/CI                                                      +0    2497   
  g9695/CO                     FA1D1             1  1.9   51  +114    2611 F 
  g9694/CI                                                      +0    2611   
  g9694/CO                     FA1D1             1  1.9   51  +110    2722 F 
  g9693/CI                                                      +0    2722   
  g9693/CO                     FA1D1             2  4.1   70  +125    2847 F 
  g9688/A1                                                      +0    2847   
  g9688/ZN                     AOI21D4           5  6.8   89   +71    2918 R 
  g9685/A1                                                      +0    2918   
  g9685/ZN                     OAI21D2           2  2.3   50   +56    2974 F 
  g9675/A1                                                      +0    2974   
  g9675/ZN                     CKND2D2           2  2.4   40   +40    3015 R 
  g9667/A1                                                      +0    3015   
  g9667/ZN                     AOI21D1           1  1.7   53   +47    3062 F 
  g9664/B                                                       +0    3062   
  g9664/ZN                     AOI21D2           2  2.1   73   +80    3142 R 
  g9658/A1                                                      +0    3142   
  g9658/ZN                     OAI21D1           1  1.9   63   +58    3200 F 
  g9646/CI                                                      +0    3200   
  g9646/CO                     FA1D1             2  4.1   70  +129    3329 F 
  g9641/A1                                                      +0    3329   
  g9641/ZN                     AOI21D4           3  5.0   77   +65    3394 R 
  g9637/A1                                                      +0    3394   
  g9637/ZN                     NR2D3             2  4.5   31   +39    3433 F 
  g9632/A1                                                      +0    3433   
  g9632/ZN                     AOI21D4           5  5.9   83   +57    3490 R 
  g9626/A1                                                      +0    3490   
  g9626/ZN                     OAI21D1           1  1.9   63   +60    3550 F 
  g9610/CI                                                      +0    3550   
  g9610/CO                     FA1D1             1  1.9   51  +114    3665 F 
  g9608/CI                                                      +0    3665   
  g9608/CO                     FA1D1             2  1.9   51  +110    3775 F 
  g9603/A1                                                      +0    3775   
  g9603/ZN                     AOI21D1           2  2.3  105   +75    3850 R 
  g9601/A1                                                      +0    3850   
  g9601/ZN                     NR2XD0            1  1.0   42   +58    3908 F 
  g9599/A1                                                      +0    3908   
  g9599/ZN                     IND2D2            4  3.2   50   +86    3993 F 
mul_379_16/Z[49] 
minus_383_9/B[49] 
  g1843/A1                                                      +0    3993   
  g1843/ZN                     IND2D2            2  2.0   41   +82    4075 F 
minus_383_9/Z[63] 
cb_parti3450/minus_383_9_Z[39] 
  g4153/A1                                                      +0    4075   
  g4153/ZN                     CKND2D2           1  1.8   35   +34    4110 R 
  g4148/A1                                                      +0    4110   
  g4148/ZN                     ND2D2             2  2.0   36   +34    4144 F 
cb_parti3450/inc_add_386_71_2_CI 
inc_add_386_71_2/CI 
  g641/A1                                                       +0    4144   
  g641/ZN                      CKND2D2           3  2.8   45   +38    4181 R 
  g639/A1                                                       +0    4181   
  g639/ZN                      NR2XD1            2  2.3   41   +38    4220 F 
  g636/A1                                                       +0    4220   
  g636/ZN                      CKND2D2           3  2.8   44   +39    4259 R 
  g634/A1                                                       +0    4259   
  g634/ZN                      NR2XD1            2  2.3   41   +38    4296 F 
  g631/A1                                                       +0    4296   
  g631/ZN                      CKND2D2           3  2.8   44   +39    4336 R 
  g629/A1                                                       +0    4336   
  g629/ZN                      NR2XD1            2  2.3   41   +38    4374 F 
  g626/A1                                                       +0    4374   
  g626/ZN                      CKND2D2           3  2.8   44   +39    4413 R 
  g624/A1                                                       +0    4413   
  g624/ZN                      NR2XD1            2  2.3   41   +38    4450 F 
  g621/A1                                                       +0    4450   
  g621/ZN                      CKND2D2           3  2.8   44   +39    4490 R 
  g619/A1                                                       +0    4490   
  g619/ZN                      NR2XD1            2  2.3   41   +38    4528 F 
  g616/A1                                                       +0    4528   
  g616/ZN                      CKND2D2           3  2.8   44   +39    4567 R 
  g614/A1                                                       +0    4567   
  g614/ZN                      NR2XD1            2  2.3   41   +38    4604 F 
  g611/A1                                                       +0    4604   
  g611/ZN                      CKND2D2           3  2.8   44   +39    4644 R 
  g609/A1                                                       +0    4644   
  g609/ZN                      NR2XD1            2  2.3   41   +38    4682 F 
  g606/A1                                                       +0    4682   
  g606/ZN                      CKND2D2           3  2.8   44   +39    4721 R 
  g604/A1                                                       +0    4721   
  g604/ZN                      NR2XD1            2  2.3   41   +38    4758 F 
  g601/A1                                                       +0    4758   
  g601/ZN                      CKND2D2           3  2.8   44   +39    4798 R 
  g599/A1                                                       +0    4798   
  g599/ZN                      NR2XD1            2  2.3   41   +38    4836 F 
  g596/A1                                                       +0    4836   
  g596/ZN                      CKND2D2           3  2.8   44   +39    4875 R 
  g594/A1                                                       +0    4875   
  g594/ZN                      NR2XD1            2  2.3   41   +38    4912 F 
  g591/A1                                                       +0    4912   
  g591/ZN                      CKND2D2           3  2.8   44   +39    4952 R 
  g589/A1                                                       +0    4952   
  g589/ZN                      NR2XD1            2  2.3   41   +38    4990 F 
  g586/A1                                                       +0    4990   
  g586/ZN                      CKND2D2           3  2.8   44   +39    5029 R 
  g584/A1                                                       +0    5029   
  g584/ZN                      NR2XD1            2  2.3   41   +38    5066 F 
  g581/A1                                                       +0    5066   
  g581/ZN                      CKND2D2           3  2.8   44   +39    5106 R 
  g579/A1                                                       +0    5106   
  g579/ZN                      NR2XD1            2  2.3   41   +38    5144 F 
  g576/A1                                                       +0    5144   
  g576/ZN                      CKND2D2           3  2.8   44   +39    5183 R 
  g574/A1                                                       +0    5183   
  g574/ZN                      NR2XD1            2  2.3   41   +38    5220 F 
  g571/A1                                                       +0    5220   
  g571/ZN                      CKND2D2           3  2.8   44   +39    5260 R 
  g569/A1                                                       +0    5260   
  g569/ZN                      NR2XD1            2  2.3   41   +38    5298 F 
  g566/A1                                                       +0    5298   
  g566/ZN                      CKND2D2           2  2.4   41   +37    5335 R 
  g563/A1                                                       +0    5335   
  g563/ZN                      NR2XD1            3  3.3   50   +42    5376 F 
  g561/A1                                                       +0    5376   
  g561/ZN                      CKND2D2           2  3.2   48   +44    5421 R 
  g559/I                                                        +0    5421   
  g559/ZN                      CKND2             2  1.9   21   +29    5450 F 
  g557/B1                                                       +0    5450   
  g557/ZN                      MOAI22D1          2  2.3   71   +98    5547 F 
inc_add_386_71_2/Z[33] 
cb_parti3449/inc_add_386_71_2_Z[33] 
  g4581/A2                                                      +0    5547   
  g4581/ZN                     NR4D1             1  1.5   89   +89    5636 R 
  g4577/A1                                                      +0    5636   
  g4577/ZN                     CKND2D2           1  3.4   49   +54    5690 F 
  g4575/A1                                                      +0    5690   
  g4575/ZN                     ND2D4            12 17.8   74   +59    5749 R 
  g4553/B                                                       +0    5749   
  g4553/ZN                     OAI21D2           3  2.9   55   +69    5819 F 
cb_parti3449/add_399_21_Y_add_303_21_A[1] 
add_399_21_Y_add_303_21/A[1] 
  g1475/I                                                       +0    5819   
  g1475/ZN                     CKND1             1  0.9   26   +35    5854 R 
  g1473/A1                                                      +0    5854   
  g1473/ZN                     NR2D1             1  1.4   26   +25    5879 F 
  g1460/A2                                                      +0    5879   
  g1460/ZN                     NR2XD1            2  1.7   40   +46    5924 R 
  g1458/A1                                                      +0    5924   
  g1458/Z                      OA21D1            2  2.6   54   +90    6014 R 
  g1456/A1                                                      +0    6014   
  g1456/ZN                     OAI21D2           2  2.8   54   +49    6063 F 
  g1453/A1                                                      +0    6063   
  g1453/ZN                     AOI21D2           2  1.7   68   +56    6119 R 
  g1450/A1                                                      +0    6119   
  g1450/ZN                     MOAI22D1          1  1.9   65   +57    6176 F 
  g1449/CI                                                      +0    6176   
  g1449/CO                     FA1D1             1  1.9   51  +115    6291 F 
  g1448/CI                                                      +0    6291   
  g1448/CO                     FA1D1             1  1.9   51  +110    6401 F 
  g1447/CI                                                      +0    6401   
  g1447/CO                     FA1D1             1  1.9   51  +110    6511 F 
  g1446/CI                                                      +0    6511   
  g1446/CO                     FA1D1             1  1.9   51  +110    6622 F 
  g1445/CI                                                      +0    6622   
  g1445/CO                     FA1D1             1  1.9   51  +110    6732 F 
  g1444/CI                                                      +0    6732   
  g1444/CO                     FA1D1             1  1.9   51  +110    6842 F 
  g1443/CI                                                      +0    6842   
  g1443/CO                     FA1D1             1  1.9   51  +110    6953 F 
  g1442/CI                                                      +0    6953   
  g1442/CO                     FA1D1             1  1.9   51  +110    7063 F 
  g1441/CI                                                      +0    7063   
  g1441/CO                     FA1D1             1  1.9   51  +110    7173 F 
  g1440/CI                                                      +0    7173   
  g1440/CO                     FA1D1             1  1.9   51  +110    7284 F 
  g1439/CI                                                      +0    7284   
  g1439/CO                     FA1D1             1  1.9   51  +110    7394 F 
  g1438/CI                                                      +0    7394   
  g1438/CO                     FA1D1             1  1.9   51  +110    7504 F 
  g1437/CI                                                      +0    7504   
  g1437/CO                     FA1D1             1  1.9   51  +110    7614 F 
  g1436/CI                                                      +0    7614   
  g1436/CO                     FA1D1             1  1.9   51  +110    7725 F 
  g1435/CI                                                      +0    7725   
  g1435/CO                     FA1D1             1  1.9   51  +110    7835 F 
  g1434/CI                                                      +0    7835   
  g1434/CO                     FA1D1             1  1.9   51  +110    7945 F 
  g1433/CI                                                      +0    7945   
  g1433/CO                     FA1D1             1  1.9   51  +110    8056 F 
  g1432/CI                                                      +0    8056   
  g1432/CO                     FA1D1             1  1.9   51  +110    8166 F 
  g1431/CI                                                      +0    8166   
  g1431/CO                     FA1D1             1  1.9   51  +110    8276 F 
  g1430/CI                                                      +0    8276   
  g1430/CO                     FA1D1             1  1.9   51  +110    8386 F 
  g1429/CI                                                      +0    8386   
  g1429/CO                     FA1D1             1  1.9   51  +110    8497 F 
  g1428/CI                                                      +0    8497   
  g1428/CO                     FA1D1             1  1.9   51  +110    8607 F 
  g1427/CI                                                      +0    8607   
  g1427/CO                     FA1D1             1  1.9   51  +110    8717 F 
  g1426/CI                                                      +0    8717   
  g1426/CO                     FA1D1             1  1.9   51  +110    8828 F 
  g1425/CI                                                      +0    8828   
  g1425/CO                     FA1D1             2  2.7   58  +116    8944 F 
  g1423/A1                                                      +0    8944   
  g1423/ZN                     NR2XD1            1  1.0   34   +39    8983 R 
  g1422/A1                                                      +0    8983   
  g1422/ZN                     IND2D2            4  3.2   39   +66    9048 R 
add_399_21_Y_add_303_21/Z[31] 
cb_seqi/add_399_21_Y_add_303_21_Z[31] 
  g4206/A1                                                      +0    9048   
  g4206/ZN                     CKND2D1           2  1.7   50   +45    9093 F 
  g4203/I                                                       +0    9093   
  g4203/ZN                     CKND1             1  0.9   25   +34    9126 R 
  g4194/A1                                                      +0    9126   
  g4194/Z                      CKAN2D4          16 16.0   98  +183    9309 R 
  g4167/B                                                       +0    9309   
  g4167/ZN                     AOI21D1           1  1.0   50   +52    9362 F 
  g4124/A1                                                      +0    9362   
  g4124/ZN                     MOAI22D1          1  0.9   63   +58    9420 R 
  m_partial_sum_reg[0]/D  <<<  DFKCNQD4                         +0    9420   
  m_partial_sum_reg[0]/CP      setup                     100  +168    9588 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                               10000 R 
                               latency                        +200   10200 R 
                               uncertainty                    -100   10100 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     512ps 
Start-point  : cb_seqi/m_step_reg[0]/CP
End-point    : cb_seqi/m_partial_sum_reg[0]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 9388        0 

             Cost Group            Target    Slack    Diff.    Clock
--------------------------------------------------------------------
    cg_enable_group_clk               290     9414             10000 
                    clk               294      512             10000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   193 ps
Target path end-point (Pin: m_partial_sum_reg[30]/D (DFKCNQD4/D))

           Pin                    Type       Fanout Load Arrival   
                                                    (fF)   (ps)    
-------------------------------------------------------------------
(clock clk)                <<<  launch                         0 R 
                                latency                            
cb_seqi
  m_step_reg[0]/CP                                                 
  m_step_reg[0]/Q               DFQD2            10 18.5           
cb_seqi/g868_in_0 
cb_parti/cb_seqi_g868_in_0 
  g7974/A2                                                         
  g7974/ZN                      ND2D3             3 10.7           
  g7815/A2                                                         
  g7815/ZN                      NR2XD3           16 14.6           
  g7613/A1                                                         
  g7613/ZN                      IOA21D2           1  1.3           
  g7450/A1                                                         
  g7450/ZN                      NR2XD1            1  1.9           
  g7424/A2                                                         
  g7424/ZN                      CKND2D2           3  4.1           
cb_parti/minus_401_46_B[0] 
minus_401_46/B[0] 
  g1041/A2                                                         
  g1041/ZN                      NR2XD1            3  3.5           
  g1038/A1                                                         
  g1038/ZN                      CKND2D2           2  2.3           
  g1035/A1                                                         
  g1035/ZN                      NR2XD1            3  3.5           
  g1033/A1                                                         
  g1033/ZN                      CKND2D2           4  7.1           
  g1031/A1                                                         
  g1031/ZN                      NR2XD1            3  3.5           
  g1028/B1                                                         
  g1028/ZN                      MOAI22D1          1  1.5           
minus_401_46/Z[6] 
cb_parti3448/minus_401_46_Z[5] 
  g4227/A1                                                         
  g4227/ZN                      CKND2D2           1  3.1           
  g4193/A1                                                         
  g4193/ZN                      CKND2D4           6  8.4           
cb_parti3448/mul_379_16_A[5] 
mul_379_16/A[6] 
  g10834/I                                                         
  g10834/ZN                     CKND2             1  1.4           
  g10758/A1                                                        
  g10758/ZN                     CKND2D2           1  1.5           
  g10550/A1                                                        
  g10550/ZN                     CKND2D2           2  3.0           
  g10295/A1                                                        
  g10295/ZN                     CKND2D2           1  1.5           
  g10134/A1                                                        
  g10134/ZN                     CKND2D2           1  1.8           
  cdnfadd_016_1/B                                                  
  cdnfadd_016_1/S               FA1D1             2  4.3           
  g9924/A1                                                         
  g9924/ZN                      NR2XD2            2  4.6           
  g9903/A1                                                         
  g9903/ZN                      NR2XD1            1  2.6           
  g9898/A1                                                         
  g9898/ZN                      NR2XD2            3  3.4           
  g9850/A1                                                         
  g9850/ZN                      NR2XD1            1  1.3           
  g9795/A1                                                         
  g9795/ZN                      NR2XD1            3  3.6           
  g9740/A2                                                         
  g9740/ZN                      NR2XD1            1  2.6           
  g9736/A1                                                         
  g9736/ZN                      NR2XD2            3  4.8           
  g9730/A2                                                         
  g9730/ZN                      NR2XD1            1  2.6           
  g9729/A1                                                         
  g9729/ZN                      NR2XD2            3  5.1           
  g9724/A1                                                         
  g9724/ZN                      OAI21D2           2  2.8           
  g9718/A1                                                         
  g9718/ZN                      AOI21D2           2  2.9           
  g9712/A1                                                         
  g9712/ZN                      OAI21D2           2  2.8           
  g9707/A1                                                         
  g9707/ZN                      AOI21D2           3  3.6           
  g9704/A1                                                         
  g9704/ZN                      NR2D2             1  1.3           
  g9702/A1                                                         
  g9702/ZN                      NR2XD1            3  3.0           
  g9697/A1                                                         
  g9697/ZN                      OAI21D1           1  1.9           
  g9695/CI                                                         
  g9695/CO                      FA1D1             1  1.9           
  g9694/CI                                                         
  g9694/CO                      FA1D1             1  1.9           
  g9693/CI                                                         
  g9693/CO                      FA1D1             2  4.1           
  g9688/A1                                                         
  g9688/ZN                      AOI21D4           5  6.8           
  g9685/A1                                                         
  g9685/ZN                      OAI21D2           2  2.3           
  g9675/A1                                                         
  g9675/ZN                      CKND2D2           2  2.4           
  g9667/A1                                                         
  g9667/ZN                      AOI21D1           1  1.7           
  g9664/B                                                          
  g9664/ZN                      AOI21D2           2  2.1           
  g9658/A1                                                         
  g9658/ZN                      OAI21D1           1  1.9           
  g9646/CI                                                         
  g9646/CO                      FA1D1             2  4.1           
  g9641/A1                                                         
  g9641/ZN                      AOI21D4           3  5.0           
  g9637/A1                                                         
  g9637/ZN                      NR2D3             2  4.5           
  g9632/A1                                                         
  g9632/ZN                      AOI21D4           5  5.9           
  g9626/A1                                                         
  g9626/ZN                      OAI21D1           1  1.9           
  g9610/CI                                                         
  g9610/CO                      FA1D1             1  1.9           
  g9608/CI                                                         
  g9608/CO                      FA1D1             2  1.9           
  g9603/A1                                                         
  g9603/ZN                      AOI21D1           2  2.3           
  g9601/A1                                                         
  g9601/ZN                      NR2XD0            1  1.0           
  g9599/A1                                                         
  g9599/ZN                      IND2D2            4  3.2           
mul_379_16/Z[49] 
minus_383_9/B[49] 
  g1843/A1                                                         
  g1843/ZN                      IND2D2            2  2.0           
minus_383_9/Z[63] 
cb_parti3450/minus_383_9_Z[39] 
  g4153/A1                                                         
  g4153/ZN                      CKND2D2           1  1.8           
  g4148/A1                                                         
  g4148/ZN                      ND2D2             2  2.0           
cb_parti3450/inc_add_386_71_2_CI 
inc_add_386_71_2/CI 
  g641/A1                                                          
  g641/ZN                       CKND2D2           3  2.8           
  g639/A1                                                          
  g639/ZN                       NR2XD1            2  2.3           
  g636/A1                                                          
  g636/ZN                       CKND2D2           3  2.8           
  g634/A1                                                          
  g634/ZN                       NR2XD1            2  2.3           
  g631/A1                                                          
  g631/ZN                       CKND2D2           3  2.8           
  g629/A1                                                          
  g629/ZN                       NR2XD1            2  2.3           
  g626/A1                                                          
  g626/ZN                       CKND2D2           3  2.8           
  g624/A1                                                          
  g624/ZN                       NR2XD1            2  2.3           
  g621/A1                                                          
  g621/ZN                       CKND2D2           3  2.8           
  g619/A1                                                          
  g619/ZN                       NR2XD1            2  2.3           
  g616/A1                                                          
  g616/ZN                       CKND2D2           3  2.8           
  g614/A1                                                          
  g614/ZN                       NR2XD1            2  2.3           
  g611/A1                                                          
  g611/ZN                       CKND2D2           3  2.8           
  g609/A1                                                          
  g609/ZN                       NR2XD1            2  2.3           
  g606/A1                                                          
  g606/ZN                       CKND2D2           3  2.8           
  g604/A1                                                          
  g604/ZN                       NR2XD1            2  2.3           
  g601/A1                                                          
  g601/ZN                       CKND2D2           3  2.8           
  g599/A1                                                          
  g599/ZN                       NR2XD1            2  2.3           
  g596/A1                                                          
  g596/ZN                       CKND2D2           3  2.8           
  g594/A1                                                          
  g594/ZN                       NR2XD1            2  2.3           
  g591/A1                                                          
  g591/ZN                       CKND2D2           3  2.8           
  g589/A1                                                          
  g589/ZN                       NR2XD1            2  2.3           
  g586/A1                                                          
  g586/ZN                       CKND2D2           3  2.8           
  g584/A1                                                          
  g584/ZN                       NR2XD1            2  2.3           
  g581/A1                                                          
  g581/ZN                       CKND2D2           3  2.8           
  g579/A1                                                          
  g579/ZN                       NR2XD1            2  2.3           
  g576/A1                                                          
  g576/ZN                       CKND2D2           3  2.8           
  g574/A1                                                          
  g574/ZN                       NR2XD1            2  2.3           
  g571/A1                                                          
  g571/ZN                       CKND2D2           3  2.8           
  g569/A1                                                          
  g569/ZN                       NR2XD1            2  2.3           
  g566/A1                                                          
  g566/ZN                       CKND2D2           2  2.4           
  g563/A1                                                          
  g563/ZN                       NR2XD1            3  3.3           
  g561/A1                                                          
  g561/ZN                       CKND2D2           2  3.2           
  g559/I                                                           
  g559/ZN                       CKND2             2  1.9           
  g557/B1                                                          
  g557/ZN                       MOAI22D1          2  2.3           
inc_add_386_71_2/Z[33] 
cb_parti3449/inc_add_386_71_2_Z[33] 
  g4581/A2                                                         
  g4581/ZN                      NR4D1             1  1.5           
  g4577/A1                                                         
  g4577/ZN                      CKND2D2           1  3.4           
  g4575/A1                                                         
  g4575/ZN                      ND2D4            12 17.8           
  g4553/B                                                          
  g4553/ZN                      OAI21D2           3  2.9           
cb_parti3449/add_399_21_Y_add_303_21_A[1] 
add_399_21_Y_add_303_21/A[1] 
  g1475/I                                                          
  g1475/ZN                      CKND1             1  0.9           
  g1473/A1                                                         
  g1473/ZN                      NR2D1             1  1.4           
  g1460/A2                                                         
  g1460/ZN                      NR2XD1            2  1.7           
  g1458/A1                                                         
  g1458/Z                       OA21D1            2  2.6           
  g1456/A1                                                         
  g1456/ZN                      OAI21D2           2  2.8           
  g1453/A1                                                         
  g1453/ZN                      AOI21D2           2  1.7           
  g1450/A1                                                         
  g1450/ZN                      MOAI22D1          1  1.9           
  g1449/CI                                                         
  g1449/CO                      FA1D1             1  1.9           
  g1448/CI                                                         
  g1448/CO                      FA1D1             1  1.9           
  g1447/CI                                                         
  g1447/CO                      FA1D1             1  1.9           
  g1446/CI                                                         
  g1446/CO                      FA1D1             1  1.9           
  g1445/CI                                                         
  g1445/CO                      FA1D1             1  1.9           
  g1444/CI                                                         
  g1444/CO                      FA1D1             1  1.9           
  g1443/CI                                                         
  g1443/CO                      FA1D1             1  1.9           
  g1442/CI                                                         
  g1442/CO                      FA1D1             1  1.9           
  g1441/CI                                                         
  g1441/CO                      FA1D1             1  1.9           
  g1440/CI                                                         
  g1440/CO                      FA1D1             1  1.9           
  g1439/CI                                                         
  g1439/CO                      FA1D1             1  1.9           
  g1438/CI                                                         
  g1438/CO                      FA1D1             1  1.9           
  g1437/CI                                                         
  g1437/CO                      FA1D1             1  1.9           
  g1436/CI                                                         
  g1436/CO                      FA1D1             1  1.9           
  g1435/CI                                                         
  g1435/CO                      FA1D1             1  1.9           
  g1434/CI                                                         
  g1434/CO                      FA1D1             1  1.9           
  g1433/CI                                                         
  g1433/CO                      FA1D1             1  1.9           
  g1432/CI                                                         
  g1432/CO                      FA1D1             1  1.9           
  g1431/CI                                                         
  g1431/CO                      FA1D1             1  1.9           
  g1430/CI                                                         
  g1430/CO                      FA1D1             1  1.9           
  g1429/CI                                                         
  g1429/CO                      FA1D1             1  1.9           
  g1428/CI                                                         
  g1428/CO                      FA1D1             1  1.9           
  g1427/CI                                                         
  g1427/CO                      FA1D1             1  1.9           
  g1426/CI                                                         
  g1426/CO                      FA1D1             1  1.9           
  g1425/CI                                                         
  g1425/CO                      FA1D1             2  2.7           
  g1423/A1                                                         
  g1423/ZN                      NR2XD1            1  1.0           
  g1422/A1                                                         
  g1422/ZN                      IND2D2            4  3.2           
add_399_21_Y_add_303_21/Z[31] 
cb_seqi/add_399_21_Y_add_303_21_Z[31] 
  g4206/A1                                                         
  g4206/ZN                      CKND2D1           2  1.7           
  g4203/I                                                          
  g4203/ZN                      CKND1             1  0.9           
  g4194/A1                                                         
  g4194/Z                       CKAN2D4          16 16.0           
  g4169/B                                                          
  g4169/ZN                      AOI21D1           1  1.0           
  g4131/A1                                                         
  g4131/ZN                      MOAI22D1          1  0.9           
  m_partial_sum_reg[30]/D  <<<  DFKCNQD4                           
  m_partial_sum_reg[30]/CP      setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                    10000 R 
                                latency                            
                                uncertainty                        
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : cb_seqi/m_step_reg[0]/CP
End-point    : cb_seqi/m_partial_sum_reg[30]/D

The global mapper estimates a slack for this path of 360ps.
 
Cost Group 'cg_enable_group_clk' target slack:   194 ps
Target path end-point (Pin: RC_CG_HIER_INST0/RC_CGIC_INST/E (CKLNQD1/E))

           Pin                        Type       Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk)                  <<<    launch                         0 R 
                                    latency                            
cb_seqi
  m_partial_sum_reg[31]/CP                                             
  m_partial_sum_reg[31]/Q           DFKCNQD2          6  9.1           
cb_seqi/get_partial_sum 
cb_parti3449/cb_seqi_get_partial_sum 
  g4618/I                                                              
  g4618/ZN                          INVD1             3  3.2           
  g4578/B2                                                             
  g4578/ZN                          IND3D1            1  0.9           
cb_parti3449/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E           <<< (P)  CKLNQD1                            
  RC_CGIC_INST/CP                   setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                    10000 R 
                                    latency                            
                                    uncertainty                        
-----------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : cb_seqi/m_partial_sum_reg[31]/CP
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of 9027ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
           Pin                        Type       Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                         launch                                    0 R 
                                    latency                        +200     200 R 
cb_seqi
  m_partial_sum_reg[31]/CP                                    100           200 R 
  m_partial_sum_reg[31]/Q           DFKCNQD2          6  9.1   53  +283     483 F 
cb_seqi/get_partial_sum 
cb_parti3449/cb_seqi_get_partial_sum 
  g4618/I                                                            +0     483   
  g4618/ZN                          INVD1             3  3.2   54   +51     534 R 
  g4578/B2                                                           +0     534   
  g4578/ZN                          IND3D1            1  0.9   69   +60     595 F 
cb_parti3449/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E           <<< (P)  CKLNQD1                          +0     595   
  RC_CGIC_INST/CP                   setup                     100   +92     686 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                         capture                               10000 R 
                                    latency                        +200   10200 R 
                                    uncertainty                    -100   10100 R 
----------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    9414ps 
Start-point  : cb_seqi/m_partial_sum_reg[31]/CP
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

                Pin                         Type       Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock clk)                               launch                                    0 R 
                                          latency                        +200     200 R 
(constraints_tsmc65lp_line_44_544_1)      ext delay                      +100     300 F 
add_input_inp[1]                          in port           2  2.2   17    +6     306 F 
cb_parti3448/add_input_inp[1] 
  g4262/A2                                                                 +0     306   
  g4262/ZN                                NR2XD0            2  1.5   64   +53     358 R 
  g4200/B1                                                                 +0     358   
  g4200/ZN                                IND2D0            2  1.4   74   +68     426 F 
  g4169/A1                                                                 +0     426   
  g4169/ZN                                NR2XD0            2  1.5   64   +64     491 R 
  g4164/B1                                                                 +0     491   
  g4164/ZN                                IND2D0            2  1.4   74   +68     558 F 
  g4161/A2                                                                 +0     558   
  g4161/ZN                                CKND2D0           1  1.5   76   +74     633 R 
  g4157/A1                                                                 +0     633   
  g4157/ZN                                XNR2D1            4  6.6  110  +196     828 R 
cb_parti3448/mul_379_16_B[4] 
mul_379_16/B[15] 
  g11068/I                                                                 +0     828   
  g11068/ZN                               INVD3            14 15.1   59   +67     895 F 
  g11213/I0                                                                +0     895   
  g11213/ZN                               MUX2ND2           9 10.2   81  +206    1101 R 
  g10323/A1                                                                +0    1101   
  g10323/ZN                               NR2XD0            2  1.8   53   +58    1160 F 
  g10279/I                                                                 +0    1160   
  g10279/Z                                CKBD1             4  4.1   59   +85    1244 F 
  g10152/A2                                                                +0    1244   
  g10152/ZN                               ND2D1             1  1.0   35   +43    1288 R 
  g10063/A2                                                                +0    1288   
  g10063/ZN                               ND2D1             1  1.8   53   +50    1338 F 
  cdnfadd_018_0/B                                                          +0    1338   
  cdnfadd_018_0/S                         FA1D0             1  1.9   69  +272    1610 F 
  cdnfadd_018_1/CI                                                         +0    1610   
  cdnfadd_018_1/S                         FA1D1             1  1.9   55  +161    1771 R 
  cdnfadd_018_2/CI                                                         +0    1771   
  cdnfadd_018_2/S                         FA1D1             2  1.9   48  +140    1911 F 
  g9871/A1                                                                 +0    1911   
  g9871/ZN                                NR2D1             2  2.4   92   +74    1985 R 
  g9740/A1                                                                 +0    1985   
  g9740/ZN                                NR2XD1            1  1.8   38   +50    2035 F 
  g9736/A1                                                                 +0    2035   
  g9736/ZN                                NR2D2             2  2.7   60   +51    2086 R 
  g9730/A2                                                                 +0    2086   
  g9730/ZN                                NR2XD1            1  2.6   44   +52    2137 F 
  g9729/A1                                                                 +0    2137   
  g9729/ZN                                NR2XD2            3  3.6   42   +41    2179 R 
  g9724/A1                                                                 +0    2179   
  g9724/ZN                                OAI21D2           2  2.6   55   +44    2223 F 
  g9718/A1                                                                 +0    2223   
  g9718/ZN                                AOI21D2           2  2.9   83   +65    2288 R 
  g9712/A1                                                                 +0    2288   
  g9712/ZN                                OAI21D2           2  2.6   53   +56    2344 F 
  g9707/A1                                                                 +0    2344   
  g9707/ZN                                AOI21D2           3  3.0   84   +65    2410 R 
  g9704/A1                                                                 +0    2410   
  g9704/ZN                                NR2D2             1  1.3   28   +34    2444 F 
  g9702/A1                                                                 +0    2444   
  g9702/ZN                                NR2XD1            3  2.7   53   +43    2487 R 
  g9697/A1                                                                 +0    2487   
  g9697/ZN                                OAI21D1           1  1.9   63   +52    2539 F 
  g9695/CI                                                                 +0    2539   
  g9695/CO                                FA1D1             1  1.9   51  +114    2654 F 
  g9694/CI                                                                 +0    2654   
  g9694/CO                                FA1D1             1  1.9   51  +110    2764 F 
  g9693/CI                                                                 +0    2764   
  g9693/CO                                FA1D1             2  4.1   70  +125    2889 F 
  g9692/I                                                                  +0    2889   
  g9692/ZN                                CKND1             2  1.7   38   +46    2935 R 
  g11154/A1                                                                +0    2935   
  g11154/ZN                               IND2D1            1  1.0   36   +70    3005 R 
  g9687/A2                                                                 +0    3005   
  g9687/ZN                                ND2D1             4  3.0   73   +62    3068 F 
mul_379_16/Z[29] 
minus_383_9/B[29] 
  g1945/I                                                                  +0    3068   
  g1945/ZN                                CKND1             1  1.5   36   +45    3113 R 
  g1893/A1                                                                 +0    3113   
  g1893/ZN                                CKND2D2           2  2.3   36   +34    3147 F 
  g1890/A2                                                                 +0    3147   
  g1890/ZN                                NR2XD1            3  3.4   62   +61    3208 R 
  g1888/A2                                                                 +0    3208   
  g1888/ZN                                CKND2D2           2  2.3   36   +47    3255 F 
  g1885/A2                                                                 +0    3255   
  g1885/ZN                                NR2XD1            3  2.5   54   +54    3310 R 
  g1990/B1                                                                 +0    3310   
  g1990/ZN                                IND2D1            2  2.2   61   +54    3364 F 
  g1880/A1                                                                 +0    3364   
  g1880/ZN                                NR2XD1            3  2.9   56   +54    3418 R 
  g1878/A1                                                                 +0    3418   
  g1878/ZN                                CKND2D2           2  2.2   35   +39    3457 F 
  g1875/A1                                                                 +0    3457   
  g1875/ZN                                NR2XD1            3  2.9   56   +47    3504 R 
  g1873/A1                                                                 +0    3504   
  g1873/ZN                                CKND2D2           2  2.2   35   +39    3543 F 
  g1870/A1                                                                 +0    3543   
  g1870/ZN                                NR2XD1            3  3.7   66   +53    3595 R 
  g1989/B1                                                                 +0    3595   
  g1989/ZN                                IND2D2            2  2.2   42   +50    3646 F 
  g1865/A1                                                                 +0    3646   
  g1865/ZN                                NR2XD1            3  2.9   56   +49    3695 R 
  g1863/A1                                                                 +0    3695   
  g1863/ZN                                CKND2D2           2  2.2   35   +39    3734 F 
  g1860/A1                                                                 +0    3734   
  g1860/ZN                                NR2XD1            3  3.7   66   +53    3786 R 
  g1988/B1                                                                 +0    3786   
  g1988/ZN                                IND2D2            2  2.2   42   +50    3837 F 
  g1855/A1                                                                 +0    3837   
  g1855/ZN                                NR2XD1            3  2.4   50   +45    3882 R 
  g1987/B1                                                                 +0    3882   
  g1987/ZN                                IND2D1            2  2.2   61   +53    3935 F 
  g1850/A1                                                                 +0    3935   
  g1850/ZN                                NR2XD1            3  3.7   66   +60    3995 R 
  g1986/B1                                                                 +0    3995   
  g1986/ZN                                IND2D2            2  2.7   46   +53    4048 F 
  g1845/A1                                                                 +0    4048   
  g1845/ZN                                NR2D2             3  3.7   72   +61    4109 R 
  g1843/B1                                                                 +0    4109   
  g1843/ZN                                IND2D2            2  2.0   41   +51    4160 F 
minus_383_9/Z[63] 
cb_parti3450/minus_383_9_Z[39] 
  g4153/A1                                                                 +0    4160   
  g4153/ZN                                CKND2D2           1  1.8   35   +34    4194 R 
  g4148/A1                                                                 +0    4194   
  g4148/ZN                                ND2D2             2  2.0   36   +34    4228 F 
cb_parti3450/inc_add_386_71_2_CI 
inc_add_386_71_2/CI 
  g641/A1                                                                  +0    4228   
  g641/ZN                                 CKND2D2           3  2.8   45   +38    4266 R 
  g639/A1                                                                  +0    4266   
  g639/ZN                                 NR2XD1            2  2.3   41   +38    4304 F 
  g636/A1                                                                  +0    4304   
  g636/ZN                                 CKND2D2           3  2.8   44   +39    4343 R 
  g634/A1                                                                  +0    4343   
  g634/ZN                                 NR2XD1            2  2.3   41   +38    4381 F 
  g631/A1                                                                  +0    4381   
  g631/ZN                                 CKND2D2           3  2.8   44   +39    4420 R 
  g629/A1                                                                  +0    4420   
  g629/ZN                                 NR2XD1            2  2.3   41   +38    4458 F 
  g626/A1                                                                  +0    4458   
  g626/ZN                                 CKND2D2           3  2.8   44   +39    4497 R 
  g624/A1                                                                  +0    4497   
  g624/ZN                                 NR2XD1            2  2.3   41   +38    4535 F 
  g621/A1                                                                  +0    4535   
  g621/ZN                                 CKND2D2           3  2.8   44   +39    4574 R 
  g619/A1                                                                  +0    4574   
  g619/ZN                                 NR2XD1            2  2.3   41   +38    4612 F 
  g616/A1                                                                  +0    4612   
  g616/ZN                                 CKND2D2           3  2.8   44   +39    4651 R 
  g614/A1                                                                  +0    4651   
  g614/ZN                                 NR2XD1            2  2.3   41   +38    4689 F 
  g611/A1                                                                  +0    4689   
  g611/ZN                                 CKND2D2           3  2.8   44   +39    4728 R 
  g609/A1                                                                  +0    4728   
  g609/ZN                                 NR2XD1            2  2.3   41   +38    4766 F 
  g606/A1                                                                  +0    4766   
  g606/ZN                                 CKND2D2           3  2.8   44   +39    4805 R 
  g604/A1                                                                  +0    4805   
  g604/ZN                                 NR2XD1            2  2.3   41   +38    4843 F 
  g601/A1                                                                  +0    4843   
  g601/ZN                                 CKND2D2           3  2.8   44   +39    4882 R 
  g599/A1                                                                  +0    4882   
  g599/ZN                                 NR2XD1            2  2.3   41   +38    4920 F 
  g596/A1                                                                  +0    4920   
  g596/ZN                                 CKND2D2           3  2.9   45   +40    4960 R 
  g669/B1                                                                  +0    4960   
  g669/ZN                                 INR2XD1           2  2.3   44   +37    4997 F 
  g591/A1                                                                  +0    4997   
  g591/ZN                                 CKND2D2           3  2.9   45   +41    5038 R 
  g668/B1                                                                  +0    5038   
  g668/ZN                                 INR2XD1           2  2.3   44   +37    5075 F 
  g586/A1                                                                  +0    5075   
  g586/ZN                                 CKND2D2           3  2.9   45   +41    5116 R 
  g667/B1                                                                  +0    5116   
  g667/ZN                                 INR2XD1           2  2.3   44   +37    5154 F 
  g581/A1                                                                  +0    5154   
  g581/ZN                                 CKND2D2           3  2.9   45   +41    5194 R 
  g666/B1                                                                  +0    5194   
  g666/ZN                                 INR2XD1           2  2.3   44   +37    5232 F 
  g576/A1                                                                  +0    5232   
  g576/ZN                                 CKND2D2           3  2.9   45   +41    5272 R 
  g665/B1                                                                  +0    5272   
  g665/ZN                                 INR2XD1           2  2.3   44   +37    5310 F 
  g571/A1                                                                  +0    5310   
  g571/ZN                                 CKND2D2           3  2.9   45   +41    5351 R 
  g664/B1                                                                  +0    5351   
  g664/ZN                                 INR2XD1           2  2.3   44   +37    5388 F 
  g566/A1                                                                  +0    5388   
  g566/ZN                                 CKND2D2           2  2.4   41   +38    5426 R 
  g563/A1                                                                  +0    5426   
  g563/ZN                                 NR2XD1            3  3.3   50   +42    5468 F 
  g561/A1                                                                  +0    5468   
  g561/ZN                                 CKND2D2           2  2.4   42   +40    5508 R 
  g558/A1                                                                  +0    5508   
  g558/ZN                                 NR2XD1            2  2.7   45   +39    5548 F 
  g556/I                                                                   +0    5548   
  g556/ZN                                 CKND1             1  0.9   25   +32    5580 R 
  g553/A1                                                                  +0    5580   
  g553/ZN                                 NR2D1             1  0.7   31   +21    5600 F 
  g552/A1                                                                  +0    5600   
  g552/ZN                                 IND2D1            2  1.9   56   +96    5697 F 
inc_add_386_71_2/Z[34] 
cb_parti3449/inc_add_386_71_2_Z[34] 
  g4614/I                                                                  +0    5697   
  g4614/ZN                                CKND1             1  1.9   38   +43    5739 R 
  g4577/A2                                                                 +0    5739   
  g4577/ZN                                CKND2D2           1  3.4   49   +45    5784 F 
  g4575/A1                                                                 +0    5784   
  g4575/ZN                                ND2D4            12 16.1   68   +56    5840 R 
  g4553/B                                                                  +0    5840   
  g4553/ZN                                OAI21D2           3  2.6   53   +66    5907 F 
cb_parti3449/add_399_21_Y_add_303_21_A[1] 
add_399_21_Y_add_303_21/A[1] 
  g1471/A1                                                                 +0    5907   
  g1471/ZN                                NR2D1             1  1.0   57   +54    5961 R 
  g1461/A2                                                                 +0    5961   
  g1461/ZN                                NR2D1             1  1.3   28   +36    5997 F 
  g1460/A1                                                                 +0    5997   
  g1460/ZN                                NR2XD1            2  1.7   40   +36    6033 R 
  g1458/A1                                                                 +0    6033   
  g1458/Z                                 OA21D1            2  1.7   44   +83    6116 R 
  g1456/A1                                                                 +0    6116   
  g1456/ZN                                OAI21D1           2  1.9   63   +49    6165 F 
  g1453/A1                                                                 +0    6165   
  g1453/ZN                                AOI21D1           2  1.7   90   +70    6235 R 
  g1450/A1                                                                 +0    6235   
  g1450/ZN                                MOAI22D1          1  1.9   65   +63    6298 F 
  g1449/CI                                                                 +0    6298   
  g1449/CO                                FA1D1             1  0.9   42  +107    6404 F 
  g1448/CI                                                                 +0    6404   
  g1448/CO                                FA1D0             1  1.9   66  +152    6556 F 
  g1447/CI                                                                 +0    6556   
  g1447/CO                                FA1D1             1  1.9   51  +115    6671 F 
  g1446/CI                                                                 +0    6671   
  g1446/CO                                FA1D1             1  1.9   51  +110    6781 F 
  g1445/CI                                                                 +0    6781   
  g1445/CO                                FA1D1             1  1.9   51  +110    6891 F 
  g1444/CI                                                                 +0    6891   
  g1444/CO                                FA1D1             1  1.9   51  +110    7002 F 
  g1443/CI                                                                 +0    7002   
  g1443/CO                                FA1D1             1  1.9   51  +110    7112 F 
  g1442/CI                                                                 +0    7112   
  g1442/CO                                FA1D1             1  1.9   51  +110    7222 F 
  g1441/CI                                                                 +0    7222   
  g1441/CO                                FA1D1             1  1.9   51  +110    7333 F 
  g1440/CI                                                                 +0    7333   
  g1440/CO                                FA1D1             1  1.9   51  +110    7443 F 
  g1439/CI                                                                 +0    7443   
  g1439/CO                                FA1D1             1  1.9   51  +110    7553 F 
  g1438/CI                                                                 +0    7553   
  g1438/CO                                FA1D1             1  1.9   51  +110    7664 F 
  g1437/CI                                                                 +0    7664   
  g1437/CO                                FA1D1             1  1.9   51  +110    7774 F 
  g1436/CI                                                                 +0    7774   
  g1436/CO                                FA1D1             1  1.9   51  +110    7884 F 
  g1435/CI                                                                 +0    7884   
  g1435/CO                                FA1D1             1  1.9   51  +110    7994 F 
  g1434/CI                                                                 +0    7994   
  g1434/CO                                FA1D1             1  1.9   51  +110    8105 F 
  g1433/CI                                                                 +0    8105   
  g1433/CO                                FA1D1             1  1.9   51  +110    8215 F 
  g1432/CI                                                                 +0    8215   
  g1432/CO                                FA1D1             1  1.9   51  +110    8325 F 
  g1431/CI                                                                 +0    8325   
  g1431/CO                                FA1D1             1  1.9   51  +110    8436 F 
  g1430/CI                                                                 +0    8436   
  g1430/CO                                FA1D1             1  1.9   51  +110    8546 F 
  g1429/CI                                                                 +0    8546   
  g1429/CO                                FA1D1             1  1.9   51  +110    8656 F 
  g1428/CI                                                                 +0    8656   
  g1428/CO                                FA1D1             1  1.9   51  +110    8766 F 
  g1427/CI                                                                 +0    8766   
  g1427/CO                                FA1D1             1  1.9   51  +110    8877 F 
  g1426/CI                                                                 +0    8877   
  g1426/CO                                FA1D1             1  1.9   51  +110    8987 F 
  g1425/CI                                                                 +0    8987   
  g1425/CO                                FA1D1             2  1.9   51  +110    9097 F 
  g1423/A1                                                                 +0    9097   
  g1423/ZN                                NR2D1             1  0.7   49   +49    9147 R 
  g1422/A1                                                                 +0    9147   
  g1422/ZN                                IND2D1            4  3.6   68   +93    9240 R 
add_399_21_Y_add_303_21/Z[31] 
cb_seqi/add_399_21_Y_add_303_21_Z[31] 
  g4200/A1                                                                 +0    9240   
  g4200/Z                                 OA21D1            1  1.4   40   +88    9328 R 
  g4190/A1                                                                 +0    9328   
  g4190/Z                                 OR2D4            16 14.5   66  +102    9430 R 
  drc_bufs4231/I                                                           +0    9430   
  drc_bufs4231/ZN                         CKND1             1  1.7   34   +42    9472 F 
  drc_bufs4228/I                                                           +0    9472   
  drc_bufs4228/ZN                         CKND2            16 14.4  100   +70    9542 R 
  g4167/A1                                                                 +0    9542   
  g4167/ZN                                AOI21D1           1  1.0   49   +57    9598 F 
  g4124/A1                                                                 +0    9598   
  g4124/ZN                                MOAI22D1          1  0.9   63   +58    9656 R 
  m_partial_sum_reg[0]/D             <<<  DFKCNQD2                         +0    9656   
  m_partial_sum_reg[0]/CP                 setup                     100  +162    9818 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                               capture                               10000 R 
                                          latency                        +200   10200 R 
                                          uncertainty                    -100   10100 R 
----------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     282ps 
Start-point  : add_input_inp[1]
End-point    : cb_seqi/m_partial_sum_reg[0]/D

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                7617        0 

             Cost Group            Target    Slack    Diff.    Clock
--------------------------------------------------------------------
    cg_enable_group_clk               194     9414             10000 
                    clk               193      282             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'minus_401_46' in module 'mkPEFP32' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'minus_383_9' in module 'mkPEFP32' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'inc_add_386_71_2' in module 'mkPEFP32' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'add_399_21_Y_add_303_21' in module 'mkPEFP32' would be automatically ungrouped.
          There are 4 hierarchical instances automatically ungrouped.
        Applying wireload models.
        Computing net loads.
 Doing ConstProp on design:mkPEFP32 ... 

Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 3 clock gate paths.
  Decloning clock-gating logic from design:mkPEFP32
Clock-gating declone status
===========================
Total number of clock-gating instances before: 3
Total number of clock-gating instances after : 3
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 7590        0         0        82        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                   7590        0         0        82        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

##>======== Cadence Confidential (Mapping-Logical) ========
##>Main Thread Summary:
##>--------------------------------------------------------
##>STEP               Elapsed     Insts      Area    Memory
##>--------------------------------------------------------
##>M:Initial                0      3922     15681       396
##>M:Launch ST              0         -         -         -
##>M:Distributed            0         -         -         -
##>M:Cleanup                0      2541      7590       455
##>M:MBCI                   0      2541      7590       455
##>M:Misc                  27
##>--------------------------------------------------------
##>Total Elapsed           27
##>========================================================
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 50
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 49
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'mkPEFP32'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            45             28           -0.0 ps         1375.6 ps  syn_map
report area > $REPORTS_PATH/area.rpt
report timing > $REPORTS_PATH/timing.rpt
report power > $REPORTS_PATH/power.rpt
Warning : Clock period mismatch between synthesis(SDC) and simulation(VCD/TCF/SAIF) values. [RPT-13]
        : Clock(clock:mkPEFP32/clk) period mismatch between SDC(10.0 ns) and asserted(9.615384615384615 ns) values.
        : Synthesis clock period (derived from SDC) does not match with asserted data from VCD/TCF/SAIF. User can scale simulation frequency using -scale option of read_vcd/read_tcf/read_saif commands.
Info    : Time taken to report power. [RPT-7]
        : 0.00 cpu seconds
report clock_gating > $REPORTS_PATH/clockgating.rpt
report gates > $REPORTS_PATH/gates.rpt
report gates -power > $REPORTS_PATH/gates_power.rpt
report datapath > $REPORTS_PATH/datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
report messages > $REPORTS_PATH/messages.rpt
report qor > $REPORTS_PATH/qor.rpt
write_design -basename ${OUTPUTS_PATH}/${design}_syn
Exporting design data for 'mkPEFP32' to build/tsmc65lp/test_run/out/mkPEFP32_syn...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: build/tsmc65lp/test_run/out/mkPEFP32_syn.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: build/tsmc65lp/test_run/out/mkPEFP32_syn.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: build/tsmc65lp/test_run/out/mkPEFP32_syn.g
Info    : Generating design database. [PHYS-90]
        : Writing TCF: build/tsmc65lp/test_run/out/mkPEFP32_syn.tcf
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: build/tsmc65lp/test_run/out/mkPEFP32_syn.mmmc.tcl
Info    : Design has no library or power domains. [INVS_MSV-301]
        : No power domains will be created for Innovus.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file build/tsmc65lp/test_run/out//mkPEFP32_syn.default_emulate_constraint_mode.sdc has been written
File build/tsmc65lp/test_run/out//mkPEFP32_syn.mmmc.tcl has been written.
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: build/tsmc65lp/test_run/out/mkPEFP32_syn.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: build/tsmc65lp/test_run/out/mkPEFP32_syn.genus_setup.tcl
** To load the database source build/tsmc65lp/test_run/out/mkPEFP32_syn.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'mkPEFP32' (command execution time mm:ss cpu = 00:00, real = 00:00).
.
write_hdl  > ${OUTPUTS_PATH}/${design}_syn.v
write_sdc > ${OUTPUTS_PATH}/${design}_syn.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
write_sdf -edges check_edge > ${OUTPUTS_PATH}/${design}_syn.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
write_db ${design} -to_file ${OUTPUTS_PATH}/${design}_syn.db
Finished exporting design database to file 'build/tsmc65lp/test_run/out/mkPEFP32_syn.db' for 'mkPEFP32' (command execution time mm:ss cpu = 00:00, real = 00:00).
file copy [get_db stdout_log] ${LOG_PATH}/
