# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../synth_test_3.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" \
"../../../../synth_test_3.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" \
"../../../../synth_test_3.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../synth_test_3.srcs/sim_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
