// Seed: 3341047782
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = id_2 == id_2;
  assign id_1 = id_2;
  assign id_4 = 1 == {""};
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri  id_3 = 1;
  wire id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4
  );
  assign id_4 = id_1;
  wire id_5;
  wire id_6;
endmodule
