
Twis_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005908  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08005a90  08005a90  00006a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ac8  08005ac8  00007014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005ac8  08005ac8  00007014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005ac8  08005ac8  00007014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ac8  08005ac8  00006ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005acc  08005acc  00006acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08005ad0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007014  2**0
                  CONTENTS
 10 .bss          0000020c  20000014  20000014  00007014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000220  20000220  00007014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007014  2**0
                  CONTENTS, READONLY
 13 .debug_info   000133a9  00000000  00000000  00007044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f8c  00000000  00000000  0001a3ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001110  00000000  00000000  0001d380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d58  00000000  00000000  0001e490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001bd82  00000000  00000000  0001f1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000177e2  00000000  00000000  0003af6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a26e1  00000000  00000000  0005274c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f4e2d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004658  00000000  00000000  000f4e70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  000f94c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005a78 	.word	0x08005a78

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08005a78 	.word	0x08005a78

080001c8 <StartRx>:
static uint8_t frame[FRAME_LEN];
static uint8_t idx = 0;
static uint32_t last_rx_ms = 0;

static void StartRx(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  (void)HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80001cc:	2201      	movs	r2, #1
 80001ce:	4903      	ldr	r1, [pc, #12]	@ (80001dc <StartRx+0x14>)
 80001d0:	4803      	ldr	r0, [pc, #12]	@ (80001e0 <StartRx+0x18>)
 80001d2:	f004 fadb 	bl	800478c <HAL_UART_Receive_IT>
}
 80001d6:	bf00      	nop
 80001d8:	bd80      	pop	{r7, pc}
 80001da:	bf00      	nop
 80001dc:	20000031 	.word	0x20000031
 80001e0:	20000178 	.word	0x20000178

080001e4 <Comm_Init>:

void Comm_Init(void)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
  idx = 0;
 80001e8:	4b07      	ldr	r3, [pc, #28]	@ (8000208 <Comm_Init+0x24>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	701a      	strb	r2, [r3, #0]
  g_keys_state = 0;
 80001ee:	4b07      	ldr	r3, [pc, #28]	@ (800020c <Comm_Init+0x28>)
 80001f0:	2200      	movs	r2, #0
 80001f2:	701a      	strb	r2, [r3, #0]
  last_rx_ms = HAL_GetTick();
 80001f4:	f001 fa22 	bl	800163c <HAL_GetTick>
 80001f8:	4603      	mov	r3, r0
 80001fa:	4a05      	ldr	r2, [pc, #20]	@ (8000210 <Comm_Init+0x2c>)
 80001fc:	6013      	str	r3, [r2, #0]
  StartRx();
 80001fe:	f7ff ffe3 	bl	80001c8 <StartRx>
}
 8000202:	bf00      	nop
 8000204:	bd80      	pop	{r7, pc}
 8000206:	bf00      	nop
 8000208:	20000037 	.word	0x20000037
 800020c:	20000030 	.word	0x20000030
 8000210:	20000038 	.word	0x20000038

08000214 <HAL_UART_RxCpltCallback>:
{

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b084      	sub	sp, #16
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a22      	ldr	r2, [pc, #136]	@ (80002ac <HAL_UART_RxCpltCallback+0x98>)
 8000222:	4293      	cmp	r3, r2
 8000224:	d13e      	bne.n	80002a4 <HAL_UART_RxCpltCallback+0x90>

  uint8_t b = rx_byte;
 8000226:	4b22      	ldr	r3, [pc, #136]	@ (80002b0 <HAL_UART_RxCpltCallback+0x9c>)
 8000228:	781b      	ldrb	r3, [r3, #0]
 800022a:	73fb      	strb	r3, [r7, #15]

  if (idx == 0) {
 800022c:	4b21      	ldr	r3, [pc, #132]	@ (80002b4 <HAL_UART_RxCpltCallback+0xa0>)
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	2b00      	cmp	r3, #0
 8000232:	d10d      	bne.n	8000250 <HAL_UART_RxCpltCallback+0x3c>
    if (b == START_BYTE) {
 8000234:	7bfb      	ldrb	r3, [r7, #15]
 8000236:	2bab      	cmp	r3, #171	@ 0xab
 8000238:	d131      	bne.n	800029e <HAL_UART_RxCpltCallback+0x8a>
      frame[idx++] = b;
 800023a:	4b1e      	ldr	r3, [pc, #120]	@ (80002b4 <HAL_UART_RxCpltCallback+0xa0>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	1c5a      	adds	r2, r3, #1
 8000240:	b2d1      	uxtb	r1, r2
 8000242:	4a1c      	ldr	r2, [pc, #112]	@ (80002b4 <HAL_UART_RxCpltCallback+0xa0>)
 8000244:	7011      	strb	r1, [r2, #0]
 8000246:	4619      	mov	r1, r3
 8000248:	4a1b      	ldr	r2, [pc, #108]	@ (80002b8 <HAL_UART_RxCpltCallback+0xa4>)
 800024a:	7bfb      	ldrb	r3, [r7, #15]
 800024c:	5453      	strb	r3, [r2, r1]
 800024e:	e026      	b.n	800029e <HAL_UART_RxCpltCallback+0x8a>
    }
  } else {
    frame[idx++] = b;
 8000250:	4b18      	ldr	r3, [pc, #96]	@ (80002b4 <HAL_UART_RxCpltCallback+0xa0>)
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	1c5a      	adds	r2, r3, #1
 8000256:	b2d1      	uxtb	r1, r2
 8000258:	4a16      	ldr	r2, [pc, #88]	@ (80002b4 <HAL_UART_RxCpltCallback+0xa0>)
 800025a:	7011      	strb	r1, [r2, #0]
 800025c:	4619      	mov	r1, r3
 800025e:	4a16      	ldr	r2, [pc, #88]	@ (80002b8 <HAL_UART_RxCpltCallback+0xa4>)
 8000260:	7bfb      	ldrb	r3, [r7, #15]
 8000262:	5453      	strb	r3, [r2, r1]

    if (idx >= FRAME_LEN) {
 8000264:	4b13      	ldr	r3, [pc, #76]	@ (80002b4 <HAL_UART_RxCpltCallback+0xa0>)
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	2b02      	cmp	r3, #2
 800026a:	d918      	bls.n	800029e <HAL_UART_RxCpltCallback+0x8a>
      uint8_t state = frame[1] & 0x3F;
 800026c:	4b12      	ldr	r3, [pc, #72]	@ (80002b8 <HAL_UART_RxCpltCallback+0xa4>)
 800026e:	785b      	ldrb	r3, [r3, #1]
 8000270:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000274:	73bb      	strb	r3, [r7, #14]
      uint8_t chk   = frame[2];
 8000276:	4b10      	ldr	r3, [pc, #64]	@ (80002b8 <HAL_UART_RxCpltCallback+0xa4>)
 8000278:	789b      	ldrb	r3, [r3, #2]
 800027a:	737b      	strb	r3, [r7, #13]
      idx = 0;
 800027c:	4b0d      	ldr	r3, [pc, #52]	@ (80002b4 <HAL_UART_RxCpltCallback+0xa0>)
 800027e:	2200      	movs	r2, #0
 8000280:	701a      	strb	r2, [r3, #0]

      if (((uint8_t)(state ^ 0xFF)) == chk) {
 8000282:	7bbb      	ldrb	r3, [r7, #14]
 8000284:	43db      	mvns	r3, r3
 8000286:	b2db      	uxtb	r3, r3
 8000288:	7b7a      	ldrb	r2, [r7, #13]
 800028a:	429a      	cmp	r2, r3
 800028c:	d107      	bne.n	800029e <HAL_UART_RxCpltCallback+0x8a>
        g_keys_state = state;
 800028e:	4a0b      	ldr	r2, [pc, #44]	@ (80002bc <HAL_UART_RxCpltCallback+0xa8>)
 8000290:	7bbb      	ldrb	r3, [r7, #14]
 8000292:	7013      	strb	r3, [r2, #0]
        last_rx_ms = HAL_GetTick();
 8000294:	f001 f9d2 	bl	800163c <HAL_GetTick>
 8000298:	4603      	mov	r3, r0
 800029a:	4a09      	ldr	r2, [pc, #36]	@ (80002c0 <HAL_UART_RxCpltCallback+0xac>)
 800029c:	6013      	str	r3, [r2, #0]
		*/
      }
    }
  }

  StartRx();
 800029e:	f7ff ff93 	bl	80001c8 <StartRx>
 80002a2:	e000      	b.n	80002a6 <HAL_UART_RxCpltCallback+0x92>
  if (huart->Instance != USART1) return;
 80002a4:	bf00      	nop
}
 80002a6:	3710      	adds	r7, #16
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	40013800 	.word	0x40013800
 80002b0:	20000031 	.word	0x20000031
 80002b4:	20000037 	.word	0x20000037
 80002b8:	20000034 	.word	0x20000034
 80002bc:	20000030 	.word	0x20000030
 80002c0:	20000038 	.word	0x20000038

080002c4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b082      	sub	sp, #8
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a06      	ldr	r2, [pc, #24]	@ (80002ec <HAL_UART_ErrorCallback+0x28>)
 80002d2:	4293      	cmp	r3, r2
 80002d4:	d105      	bne.n	80002e2 <HAL_UART_ErrorCallback+0x1e>
  idx = 0;
 80002d6:	4b06      	ldr	r3, [pc, #24]	@ (80002f0 <HAL_UART_ErrorCallback+0x2c>)
 80002d8:	2200      	movs	r2, #0
 80002da:	701a      	strb	r2, [r3, #0]
  StartRx();
 80002dc:	f7ff ff74 	bl	80001c8 <StartRx>
 80002e0:	e000      	b.n	80002e4 <HAL_UART_ErrorCallback+0x20>
  if (huart->Instance != USART1) return;
 80002e2:	bf00      	nop
}
 80002e4:	3708      	adds	r7, #8
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bd80      	pop	{r7, pc}
 80002ea:	bf00      	nop
 80002ec:	40013800 	.word	0x40013800
 80002f0:	20000037 	.word	0x20000037

080002f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b088      	sub	sp, #32
 80002f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002fa:	f107 030c 	add.w	r3, r7, #12
 80002fe:	2200      	movs	r2, #0
 8000300:	601a      	str	r2, [r3, #0]
 8000302:	605a      	str	r2, [r3, #4]
 8000304:	609a      	str	r2, [r3, #8]
 8000306:	60da      	str	r2, [r3, #12]
 8000308:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800030a:	4b38      	ldr	r3, [pc, #224]	@ (80003ec <MX_GPIO_Init+0xf8>)
 800030c:	695b      	ldr	r3, [r3, #20]
 800030e:	4a37      	ldr	r2, [pc, #220]	@ (80003ec <MX_GPIO_Init+0xf8>)
 8000310:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000314:	6153      	str	r3, [r2, #20]
 8000316:	4b35      	ldr	r3, [pc, #212]	@ (80003ec <MX_GPIO_Init+0xf8>)
 8000318:	695b      	ldr	r3, [r3, #20]
 800031a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800031e:	60bb      	str	r3, [r7, #8]
 8000320:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000322:	4b32      	ldr	r3, [pc, #200]	@ (80003ec <MX_GPIO_Init+0xf8>)
 8000324:	695b      	ldr	r3, [r3, #20]
 8000326:	4a31      	ldr	r2, [pc, #196]	@ (80003ec <MX_GPIO_Init+0xf8>)
 8000328:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800032c:	6153      	str	r3, [r2, #20]
 800032e:	4b2f      	ldr	r3, [pc, #188]	@ (80003ec <MX_GPIO_Init+0xf8>)
 8000330:	695b      	ldr	r3, [r3, #20]
 8000332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000336:	607b      	str	r3, [r7, #4]
 8000338:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800033a:	4b2c      	ldr	r3, [pc, #176]	@ (80003ec <MX_GPIO_Init+0xf8>)
 800033c:	695b      	ldr	r3, [r3, #20]
 800033e:	4a2b      	ldr	r2, [pc, #172]	@ (80003ec <MX_GPIO_Init+0xf8>)
 8000340:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000344:	6153      	str	r3, [r2, #20]
 8000346:	4b29      	ldr	r3, [pc, #164]	@ (80003ec <MX_GPIO_Init+0xf8>)
 8000348:	695b      	ldr	r3, [r3, #20]
 800034a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800034e:	603b      	str	r3, [r7, #0]
 8000350:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_BRAKE_Pin|R_BRAKE_Pin, GPIO_PIN_SET);
 8000352:	2201      	movs	r2, #1
 8000354:	2124      	movs	r1, #36	@ 0x24
 8000356:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800035a:	f001 fc7b 	bl	8001c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_DIR_Pin|R_DIR_Pin, GPIO_PIN_RESET);
 800035e:	2200      	movs	r2, #0
 8000360:	2118      	movs	r1, #24
 8000362:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000366:	f001 fc75 	bl	8001c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800036a:	2200      	movs	r2, #0
 800036c:	2108      	movs	r1, #8
 800036e:	4820      	ldr	r0, [pc, #128]	@ (80003f0 <MX_GPIO_Init+0xfc>)
 8000370:	f001 fc70 	bl	8001c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L_BRAKE_Pin R_BRAKE_Pin */
  GPIO_InitStruct.Pin = L_BRAKE_Pin|R_BRAKE_Pin;
 8000374:	2324      	movs	r3, #36	@ 0x24
 8000376:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000378:	2311      	movs	r3, #17
 800037a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800037c:	2300      	movs	r3, #0
 800037e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000380:	2300      	movs	r3, #0
 8000382:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000384:	f107 030c 	add.w	r3, r7, #12
 8000388:	4619      	mov	r1, r3
 800038a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800038e:	f001 faef 	bl	8001970 <HAL_GPIO_Init>

  /*Configure GPIO pins : L_DIR_Pin R_DIR_Pin */
  GPIO_InitStruct.Pin = L_DIR_Pin|R_DIR_Pin;
 8000392:	2318      	movs	r3, #24
 8000394:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000396:	2301      	movs	r3, #1
 8000398:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800039a:	2300      	movs	r3, #0
 800039c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800039e:	2300      	movs	r3, #0
 80003a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003a2:	f107 030c 	add.w	r3, r7, #12
 80003a6:	4619      	mov	r1, r3
 80003a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003ac:	f001 fae0 	bl	8001970 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80003b0:	2308      	movs	r3, #8
 80003b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003b4:	2301      	movs	r3, #1
 80003b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b8:	2300      	movs	r3, #0
 80003ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003bc:	2300      	movs	r3, #0
 80003be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003c0:	f107 030c 	add.w	r3, r7, #12
 80003c4:	4619      	mov	r1, r3
 80003c6:	480a      	ldr	r0, [pc, #40]	@ (80003f0 <MX_GPIO_Init+0xfc>)
 80003c8:	f001 fad2 	bl	8001970 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80003cc:	2310      	movs	r3, #16
 80003ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003d0:	2303      	movs	r3, #3
 80003d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d4:	2300      	movs	r3, #0
 80003d6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003d8:	f107 030c 	add.w	r3, r7, #12
 80003dc:	4619      	mov	r1, r3
 80003de:	4804      	ldr	r0, [pc, #16]	@ (80003f0 <MX_GPIO_Init+0xfc>)
 80003e0:	f001 fac6 	bl	8001970 <HAL_GPIO_Init>

}
 80003e4:	bf00      	nop
 80003e6:	3720      	adds	r7, #32
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	40021000 	.word	0x40021000
 80003f0:	48000400 	.word	0x48000400

080003f4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80003f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000468 <MX_I2C1_Init+0x74>)
 80003fa:	4a1c      	ldr	r2, [pc, #112]	@ (800046c <MX_I2C1_Init+0x78>)
 80003fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 80003fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000468 <MX_I2C1_Init+0x74>)
 8000400:	4a1b      	ldr	r2, [pc, #108]	@ (8000470 <MX_I2C1_Init+0x7c>)
 8000402:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000404:	4b18      	ldr	r3, [pc, #96]	@ (8000468 <MX_I2C1_Init+0x74>)
 8000406:	2200      	movs	r2, #0
 8000408:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800040a:	4b17      	ldr	r3, [pc, #92]	@ (8000468 <MX_I2C1_Init+0x74>)
 800040c:	2201      	movs	r2, #1
 800040e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000410:	4b15      	ldr	r3, [pc, #84]	@ (8000468 <MX_I2C1_Init+0x74>)
 8000412:	2200      	movs	r2, #0
 8000414:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000416:	4b14      	ldr	r3, [pc, #80]	@ (8000468 <MX_I2C1_Init+0x74>)
 8000418:	2200      	movs	r2, #0
 800041a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800041c:	4b12      	ldr	r3, [pc, #72]	@ (8000468 <MX_I2C1_Init+0x74>)
 800041e:	2200      	movs	r2, #0
 8000420:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000422:	4b11      	ldr	r3, [pc, #68]	@ (8000468 <MX_I2C1_Init+0x74>)
 8000424:	2200      	movs	r2, #0
 8000426:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000428:	4b0f      	ldr	r3, [pc, #60]	@ (8000468 <MX_I2C1_Init+0x74>)
 800042a:	2200      	movs	r2, #0
 800042c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800042e:	480e      	ldr	r0, [pc, #56]	@ (8000468 <MX_I2C1_Init+0x74>)
 8000430:	f001 fc28 	bl	8001c84 <HAL_I2C_Init>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800043a:	f000 f8ee 	bl	800061a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800043e:	2100      	movs	r1, #0
 8000440:	4809      	ldr	r0, [pc, #36]	@ (8000468 <MX_I2C1_Init+0x74>)
 8000442:	f001 fcba 	bl	8001dba <HAL_I2CEx_ConfigAnalogFilter>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d001      	beq.n	8000450 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800044c:	f000 f8e5 	bl	800061a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000450:	2100      	movs	r1, #0
 8000452:	4805      	ldr	r0, [pc, #20]	@ (8000468 <MX_I2C1_Init+0x74>)
 8000454:	f001 fcfc 	bl	8001e50 <HAL_I2CEx_ConfigDigitalFilter>
 8000458:	4603      	mov	r3, r0
 800045a:	2b00      	cmp	r3, #0
 800045c:	d001      	beq.n	8000462 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800045e:	f000 f8dc 	bl	800061a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000462:	bf00      	nop
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	2000003c 	.word	0x2000003c
 800046c:	40005400 	.word	0x40005400
 8000470:	00201d2b 	.word	0x00201d2b

08000474 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b08a      	sub	sp, #40	@ 0x28
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800047c:	f107 0314 	add.w	r3, r7, #20
 8000480:	2200      	movs	r2, #0
 8000482:	601a      	str	r2, [r3, #0]
 8000484:	605a      	str	r2, [r3, #4]
 8000486:	609a      	str	r2, [r3, #8]
 8000488:	60da      	str	r2, [r3, #12]
 800048a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4a17      	ldr	r2, [pc, #92]	@ (80004f0 <HAL_I2C_MspInit+0x7c>)
 8000492:	4293      	cmp	r3, r2
 8000494:	d127      	bne.n	80004e6 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000496:	4b17      	ldr	r3, [pc, #92]	@ (80004f4 <HAL_I2C_MspInit+0x80>)
 8000498:	695b      	ldr	r3, [r3, #20]
 800049a:	4a16      	ldr	r2, [pc, #88]	@ (80004f4 <HAL_I2C_MspInit+0x80>)
 800049c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80004a0:	6153      	str	r3, [r2, #20]
 80004a2:	4b14      	ldr	r3, [pc, #80]	@ (80004f4 <HAL_I2C_MspInit+0x80>)
 80004a4:	695b      	ldr	r3, [r3, #20]
 80004a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80004aa:	613b      	str	r3, [r7, #16]
 80004ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80004ae:	23c0      	movs	r3, #192	@ 0xc0
 80004b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80004b2:	2312      	movs	r3, #18
 80004b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b6:	2300      	movs	r3, #0
 80004b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004ba:	2303      	movs	r3, #3
 80004bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80004be:	2304      	movs	r3, #4
 80004c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004c2:	f107 0314 	add.w	r3, r7, #20
 80004c6:	4619      	mov	r1, r3
 80004c8:	480b      	ldr	r0, [pc, #44]	@ (80004f8 <HAL_I2C_MspInit+0x84>)
 80004ca:	f001 fa51 	bl	8001970 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80004ce:	4b09      	ldr	r3, [pc, #36]	@ (80004f4 <HAL_I2C_MspInit+0x80>)
 80004d0:	69db      	ldr	r3, [r3, #28]
 80004d2:	4a08      	ldr	r2, [pc, #32]	@ (80004f4 <HAL_I2C_MspInit+0x80>)
 80004d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80004d8:	61d3      	str	r3, [r2, #28]
 80004da:	4b06      	ldr	r3, [pc, #24]	@ (80004f4 <HAL_I2C_MspInit+0x80>)
 80004dc:	69db      	ldr	r3, [r3, #28]
 80004de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80004e2:	60fb      	str	r3, [r7, #12]
 80004e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80004e6:	bf00      	nop
 80004e8:	3728      	adds	r7, #40	@ 0x28
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	40005400 	.word	0x40005400
 80004f4:	40021000 	.word	0x40021000
 80004f8:	48000400 	.word	0x48000400

080004fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000500:	f001 f842 	bl	8001588 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000504:	f000 f826 	bl	8000554 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000508:	f7ff fef4 	bl	80002f4 <MX_GPIO_Init>
  MX_TIM3_Init();
 800050c:	f000 f9c6 	bl	800089c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000510:	f000 fadc 	bl	8000acc <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000514:	f000 f94c 	bl	80007b0 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000518:	f7ff ff6c 	bl	80003f4 <MX_I2C1_Init>
  MX_TIM1_Init();
 800051c:	f000 f8f4 	bl	8000708 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  Comm_Init();
 8000520:	f7ff fe60 	bl	80001e4 <Comm_Init>

  Motors_Init();
 8000524:	f000 fcc6 	bl	8000eb4 <Motors_Init>

  Ultrasonic_Init();
 8000528:	f000 ff84 	bl	8001434 <Ultrasonic_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	Motors_Control(g_keys_state);
 800052c:	4b07      	ldr	r3, [pc, #28]	@ (800054c <main+0x50>)
 800052e:	781b      	ldrb	r3, [r3, #0]
 8000530:	b2db      	uxtb	r3, r3
 8000532:	4618      	mov	r0, r3
 8000534:	f000 fea8 	bl	8001288 <Motors_Control>

	distance = Ultrasonic_UpdateDistance();
 8000538:	f000 ffa4 	bl	8001484 <Ultrasonic_UpdateDistance>
 800053c:	eef0 7a40 	vmov.f32	s15, s0
 8000540:	4b03      	ldr	r3, [pc, #12]	@ (8000550 <main+0x54>)
 8000542:	edc3 7a00 	vstr	s15, [r3]
	Motors_Control(g_keys_state);
 8000546:	bf00      	nop
 8000548:	e7f0      	b.n	800052c <main+0x30>
 800054a:	bf00      	nop
 800054c:	20000030 	.word	0x20000030
 8000550:	20000090 	.word	0x20000090

08000554 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b096      	sub	sp, #88	@ 0x58
 8000558:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800055e:	2228      	movs	r2, #40	@ 0x28
 8000560:	2100      	movs	r1, #0
 8000562:	4618      	mov	r0, r3
 8000564:	f005 fa5c 	bl	8005a20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000568:	f107 031c 	add.w	r3, r7, #28
 800056c:	2200      	movs	r2, #0
 800056e:	601a      	str	r2, [r3, #0]
 8000570:	605a      	str	r2, [r3, #4]
 8000572:	609a      	str	r2, [r3, #8]
 8000574:	60da      	str	r2, [r3, #12]
 8000576:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000578:	1d3b      	adds	r3, r7, #4
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]
 8000584:	611a      	str	r2, [r3, #16]
 8000586:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000588:	2303      	movs	r3, #3
 800058a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800058c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000590:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000592:	2300      	movs	r3, #0
 8000594:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000596:	2301      	movs	r3, #1
 8000598:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800059a:	2310      	movs	r3, #16
 800059c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800059e:	2302      	movs	r3, #2
 80005a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005a6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80005a8:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80005ac:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ae:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80005b2:	4618      	mov	r0, r3
 80005b4:	f001 fc98 	bl	8001ee8 <HAL_RCC_OscConfig>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80005be:	f000 f82c 	bl	800061a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c2:	230f      	movs	r3, #15
 80005c4:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005c6:	2302      	movs	r3, #2
 80005c8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ca:	2300      	movs	r3, #0
 80005cc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005d4:	2300      	movs	r3, #0
 80005d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005d8:	f107 031c 	add.w	r3, r7, #28
 80005dc:	2102      	movs	r1, #2
 80005de:	4618      	mov	r0, r3
 80005e0:	f002 fc90 	bl	8002f04 <HAL_RCC_ClockConfig>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80005ea:	f000 f816 	bl	800061a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 80005ee:	f241 0321 	movw	r3, #4129	@ 0x1021
 80005f2:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80005f4:	2300      	movs	r3, #0
 80005f6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80005f8:	2300      	movs	r3, #0
 80005fa:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80005fc:	2300      	movs	r3, #0
 80005fe:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	4618      	mov	r0, r3
 8000604:	f002 fec2 	bl	800338c <HAL_RCCEx_PeriphCLKConfig>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800060e:	f000 f804 	bl	800061a <Error_Handler>
  }
}
 8000612:	bf00      	nop
 8000614:	3758      	adds	r7, #88	@ 0x58
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}

0800061a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800061a:	b480      	push	{r7}
 800061c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800061e:	b672      	cpsid	i
}
 8000620:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000622:	bf00      	nop
 8000624:	e7fd      	b.n	8000622 <Error_Handler+0x8>
	...

08000628 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800062e:	4b0f      	ldr	r3, [pc, #60]	@ (800066c <HAL_MspInit+0x44>)
 8000630:	699b      	ldr	r3, [r3, #24]
 8000632:	4a0e      	ldr	r2, [pc, #56]	@ (800066c <HAL_MspInit+0x44>)
 8000634:	f043 0301 	orr.w	r3, r3, #1
 8000638:	6193      	str	r3, [r2, #24]
 800063a:	4b0c      	ldr	r3, [pc, #48]	@ (800066c <HAL_MspInit+0x44>)
 800063c:	699b      	ldr	r3, [r3, #24]
 800063e:	f003 0301 	and.w	r3, r3, #1
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000646:	4b09      	ldr	r3, [pc, #36]	@ (800066c <HAL_MspInit+0x44>)
 8000648:	69db      	ldr	r3, [r3, #28]
 800064a:	4a08      	ldr	r2, [pc, #32]	@ (800066c <HAL_MspInit+0x44>)
 800064c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000650:	61d3      	str	r3, [r2, #28]
 8000652:	4b06      	ldr	r3, [pc, #24]	@ (800066c <HAL_MspInit+0x44>)
 8000654:	69db      	ldr	r3, [r3, #28]
 8000656:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800065a:	603b      	str	r3, [r7, #0]
 800065c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800065e:	bf00      	nop
 8000660:	370c      	adds	r7, #12
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	40021000 	.word	0x40021000

08000670 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000674:	bf00      	nop
 8000676:	e7fd      	b.n	8000674 <NMI_Handler+0x4>

08000678 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800067c:	bf00      	nop
 800067e:	e7fd      	b.n	800067c <HardFault_Handler+0x4>

08000680 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000684:	bf00      	nop
 8000686:	e7fd      	b.n	8000684 <MemManage_Handler+0x4>

08000688 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800068c:	bf00      	nop
 800068e:	e7fd      	b.n	800068c <BusFault_Handler+0x4>

08000690 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000694:	bf00      	nop
 8000696:	e7fd      	b.n	8000694 <UsageFault_Handler+0x4>

08000698 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800069c:	bf00      	nop
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr

080006a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006a6:	b480      	push	{r7}
 80006a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006aa:	bf00      	nop
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr

080006b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006b8:	bf00      	nop
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr

080006c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006c2:	b580      	push	{r7, lr}
 80006c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006c6:	f000 ffa5 	bl	8001614 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}
	...

080006d0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80006d4:	4802      	ldr	r0, [pc, #8]	@ (80006e0 <USART1_IRQHandler+0x10>)
 80006d6:	f004 f89d 	bl	8004814 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80006da:	bf00      	nop
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	20000178 	.word	0x20000178

080006e4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80006e8:	4b06      	ldr	r3, [pc, #24]	@ (8000704 <SystemInit+0x20>)
 80006ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006ee:	4a05      	ldr	r2, [pc, #20]	@ (8000704 <SystemInit+0x20>)
 80006f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006f8:	bf00      	nop
 80006fa:	46bd      	mov	sp, r7
 80006fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop
 8000704:	e000ed00 	.word	0xe000ed00

08000708 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b088      	sub	sp, #32
 800070c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800070e:	f107 0310 	add.w	r3, r7, #16
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	605a      	str	r2, [r3, #4]
 8000718:	609a      	str	r2, [r3, #8]
 800071a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800071c:	1d3b      	adds	r3, r7, #4
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	605a      	str	r2, [r3, #4]
 8000724:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000726:	4b20      	ldr	r3, [pc, #128]	@ (80007a8 <MX_TIM1_Init+0xa0>)
 8000728:	4a20      	ldr	r2, [pc, #128]	@ (80007ac <MX_TIM1_Init+0xa4>)
 800072a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 800072c:	4b1e      	ldr	r3, [pc, #120]	@ (80007a8 <MX_TIM1_Init+0xa0>)
 800072e:	2247      	movs	r2, #71	@ 0x47
 8000730:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000732:	4b1d      	ldr	r3, [pc, #116]	@ (80007a8 <MX_TIM1_Init+0xa0>)
 8000734:	2200      	movs	r2, #0
 8000736:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000738:	4b1b      	ldr	r3, [pc, #108]	@ (80007a8 <MX_TIM1_Init+0xa0>)
 800073a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800073e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000740:	4b19      	ldr	r3, [pc, #100]	@ (80007a8 <MX_TIM1_Init+0xa0>)
 8000742:	2200      	movs	r2, #0
 8000744:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000746:	4b18      	ldr	r3, [pc, #96]	@ (80007a8 <MX_TIM1_Init+0xa0>)
 8000748:	2200      	movs	r2, #0
 800074a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800074c:	4b16      	ldr	r3, [pc, #88]	@ (80007a8 <MX_TIM1_Init+0xa0>)
 800074e:	2200      	movs	r2, #0
 8000750:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000752:	4815      	ldr	r0, [pc, #84]	@ (80007a8 <MX_TIM1_Init+0xa0>)
 8000754:	f002 ff3e 	bl	80035d4 <HAL_TIM_Base_Init>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800075e:	f7ff ff5c 	bl	800061a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000762:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000766:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000768:	f107 0310 	add.w	r3, r7, #16
 800076c:	4619      	mov	r1, r3
 800076e:	480e      	ldr	r0, [pc, #56]	@ (80007a8 <MX_TIM1_Init+0xa0>)
 8000770:	f003 fa9d 	bl	8003cae <HAL_TIM_ConfigClockSource>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800077a:	f7ff ff4e 	bl	800061a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800077e:	2300      	movs	r3, #0
 8000780:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000782:	2300      	movs	r3, #0
 8000784:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000786:	2300      	movs	r3, #0
 8000788:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800078a:	1d3b      	adds	r3, r7, #4
 800078c:	4619      	mov	r1, r3
 800078e:	4806      	ldr	r0, [pc, #24]	@ (80007a8 <MX_TIM1_Init+0xa0>)
 8000790:	f003 ff40 	bl	8004614 <HAL_TIMEx_MasterConfigSynchronization>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800079a:	f7ff ff3e 	bl	800061a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	3720      	adds	r7, #32
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000094 	.word	0x20000094
 80007ac:	40012c00 	.word	0x40012c00

080007b0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b08e      	sub	sp, #56	@ 0x38
 80007b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	605a      	str	r2, [r3, #4]
 80007c0:	609a      	str	r2, [r3, #8]
 80007c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007c4:	f107 031c 	add.w	r3, r7, #28
 80007c8:	2200      	movs	r2, #0
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	605a      	str	r2, [r3, #4]
 80007ce:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007d0:	463b      	mov	r3, r7
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
 80007d6:	605a      	str	r2, [r3, #4]
 80007d8:	609a      	str	r2, [r3, #8]
 80007da:	60da      	str	r2, [r3, #12]
 80007dc:	611a      	str	r2, [r3, #16]
 80007de:	615a      	str	r2, [r3, #20]
 80007e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007e2:	4b2d      	ldr	r3, [pc, #180]	@ (8000898 <MX_TIM2_Init+0xe8>)
 80007e4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007e8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80007ea:	4b2b      	ldr	r3, [pc, #172]	@ (8000898 <MX_TIM2_Init+0xe8>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007f0:	4b29      	ldr	r3, [pc, #164]	@ (8000898 <MX_TIM2_Init+0xe8>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80007f6:	4b28      	ldr	r3, [pc, #160]	@ (8000898 <MX_TIM2_Init+0xe8>)
 80007f8:	f04f 32ff 	mov.w	r2, #4294967295
 80007fc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007fe:	4b26      	ldr	r3, [pc, #152]	@ (8000898 <MX_TIM2_Init+0xe8>)
 8000800:	2200      	movs	r2, #0
 8000802:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000804:	4b24      	ldr	r3, [pc, #144]	@ (8000898 <MX_TIM2_Init+0xe8>)
 8000806:	2200      	movs	r2, #0
 8000808:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800080a:	4823      	ldr	r0, [pc, #140]	@ (8000898 <MX_TIM2_Init+0xe8>)
 800080c:	f002 fee2 	bl	80035d4 <HAL_TIM_Base_Init>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000816:	f7ff ff00 	bl	800061a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800081a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800081e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000820:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000824:	4619      	mov	r1, r3
 8000826:	481c      	ldr	r0, [pc, #112]	@ (8000898 <MX_TIM2_Init+0xe8>)
 8000828:	f003 fa41 	bl	8003cae <HAL_TIM_ConfigClockSource>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000832:	f7ff fef2 	bl	800061a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000836:	4818      	ldr	r0, [pc, #96]	@ (8000898 <MX_TIM2_Init+0xe8>)
 8000838:	f002 ff23 	bl	8003682 <HAL_TIM_PWM_Init>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000842:	f7ff feea 	bl	800061a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000846:	2300      	movs	r3, #0
 8000848:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800084a:	2300      	movs	r3, #0
 800084c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800084e:	f107 031c 	add.w	r3, r7, #28
 8000852:	4619      	mov	r1, r3
 8000854:	4810      	ldr	r0, [pc, #64]	@ (8000898 <MX_TIM2_Init+0xe8>)
 8000856:	f003 fedd 	bl	8004614 <HAL_TIMEx_MasterConfigSynchronization>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000860:	f7ff fedb 	bl	800061a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000864:	2360      	movs	r3, #96	@ 0x60
 8000866:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000868:	2300      	movs	r3, #0
 800086a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800086c:	2300      	movs	r3, #0
 800086e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000870:	2300      	movs	r3, #0
 8000872:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000874:	463b      	mov	r3, r7
 8000876:	2200      	movs	r2, #0
 8000878:	4619      	mov	r1, r3
 800087a:	4807      	ldr	r0, [pc, #28]	@ (8000898 <MX_TIM2_Init+0xe8>)
 800087c:	f003 f8dc 	bl	8003a38 <HAL_TIM_PWM_ConfigChannel>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000886:	f7ff fec8 	bl	800061a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800088a:	4803      	ldr	r0, [pc, #12]	@ (8000898 <MX_TIM2_Init+0xe8>)
 800088c:	f000 f8c4 	bl	8000a18 <HAL_TIM_MspPostInit>

}
 8000890:	bf00      	nop
 8000892:	3738      	adds	r7, #56	@ 0x38
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	200000e0 	.word	0x200000e0

0800089c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b08e      	sub	sp, #56	@ 0x38
 80008a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008a6:	2200      	movs	r2, #0
 80008a8:	601a      	str	r2, [r3, #0]
 80008aa:	605a      	str	r2, [r3, #4]
 80008ac:	609a      	str	r2, [r3, #8]
 80008ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008b0:	f107 031c 	add.w	r3, r7, #28
 80008b4:	2200      	movs	r2, #0
 80008b6:	601a      	str	r2, [r3, #0]
 80008b8:	605a      	str	r2, [r3, #4]
 80008ba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008bc:	463b      	mov	r3, r7
 80008be:	2200      	movs	r2, #0
 80008c0:	601a      	str	r2, [r3, #0]
 80008c2:	605a      	str	r2, [r3, #4]
 80008c4:	609a      	str	r2, [r3, #8]
 80008c6:	60da      	str	r2, [r3, #12]
 80008c8:	611a      	str	r2, [r3, #16]
 80008ca:	615a      	str	r2, [r3, #20]
 80008cc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80008ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000984 <MX_TIM3_Init+0xe8>)
 80008d0:	4a2d      	ldr	r2, [pc, #180]	@ (8000988 <MX_TIM3_Init+0xec>)
 80008d2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80008d4:	4b2b      	ldr	r3, [pc, #172]	@ (8000984 <MX_TIM3_Init+0xe8>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008da:	4b2a      	ldr	r3, [pc, #168]	@ (8000984 <MX_TIM3_Init+0xe8>)
 80008dc:	2200      	movs	r2, #0
 80008de:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80008e0:	4b28      	ldr	r3, [pc, #160]	@ (8000984 <MX_TIM3_Init+0xe8>)
 80008e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80008e6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008e8:	4b26      	ldr	r3, [pc, #152]	@ (8000984 <MX_TIM3_Init+0xe8>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008ee:	4b25      	ldr	r3, [pc, #148]	@ (8000984 <MX_TIM3_Init+0xe8>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80008f4:	4823      	ldr	r0, [pc, #140]	@ (8000984 <MX_TIM3_Init+0xe8>)
 80008f6:	f002 fe6d 	bl	80035d4 <HAL_TIM_Base_Init>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000900:	f7ff fe8b 	bl	800061a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000904:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000908:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800090a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800090e:	4619      	mov	r1, r3
 8000910:	481c      	ldr	r0, [pc, #112]	@ (8000984 <MX_TIM3_Init+0xe8>)
 8000912:	f003 f9cc 	bl	8003cae <HAL_TIM_ConfigClockSource>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 800091c:	f7ff fe7d 	bl	800061a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000920:	4818      	ldr	r0, [pc, #96]	@ (8000984 <MX_TIM3_Init+0xe8>)
 8000922:	f002 feae 	bl	8003682 <HAL_TIM_PWM_Init>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800092c:	f7ff fe75 	bl	800061a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000930:	2300      	movs	r3, #0
 8000932:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000934:	2300      	movs	r3, #0
 8000936:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000938:	f107 031c 	add.w	r3, r7, #28
 800093c:	4619      	mov	r1, r3
 800093e:	4811      	ldr	r0, [pc, #68]	@ (8000984 <MX_TIM3_Init+0xe8>)
 8000940:	f003 fe68 	bl	8004614 <HAL_TIMEx_MasterConfigSynchronization>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800094a:	f7ff fe66 	bl	800061a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800094e:	2360      	movs	r3, #96	@ 0x60
 8000950:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000952:	2300      	movs	r3, #0
 8000954:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000956:	2300      	movs	r3, #0
 8000958:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800095a:	2300      	movs	r3, #0
 800095c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800095e:	463b      	mov	r3, r7
 8000960:	2204      	movs	r2, #4
 8000962:	4619      	mov	r1, r3
 8000964:	4807      	ldr	r0, [pc, #28]	@ (8000984 <MX_TIM3_Init+0xe8>)
 8000966:	f003 f867 	bl	8003a38 <HAL_TIM_PWM_ConfigChannel>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000970:	f7ff fe53 	bl	800061a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000974:	4803      	ldr	r0, [pc, #12]	@ (8000984 <MX_TIM3_Init+0xe8>)
 8000976:	f000 f84f 	bl	8000a18 <HAL_TIM_MspPostInit>

}
 800097a:	bf00      	nop
 800097c:	3738      	adds	r7, #56	@ 0x38
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	2000012c 	.word	0x2000012c
 8000988:	40000400 	.word	0x40000400

0800098c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800098c:	b480      	push	{r7}
 800098e:	b087      	sub	sp, #28
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a1c      	ldr	r2, [pc, #112]	@ (8000a0c <HAL_TIM_Base_MspInit+0x80>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d10c      	bne.n	80009b8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800099e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a10 <HAL_TIM_Base_MspInit+0x84>)
 80009a0:	699b      	ldr	r3, [r3, #24]
 80009a2:	4a1b      	ldr	r2, [pc, #108]	@ (8000a10 <HAL_TIM_Base_MspInit+0x84>)
 80009a4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80009a8:	6193      	str	r3, [r2, #24]
 80009aa:	4b19      	ldr	r3, [pc, #100]	@ (8000a10 <HAL_TIM_Base_MspInit+0x84>)
 80009ac:	699b      	ldr	r3, [r3, #24]
 80009ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80009b2:	617b      	str	r3, [r7, #20]
 80009b4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80009b6:	e022      	b.n	80009fe <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM2)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80009c0:	d10c      	bne.n	80009dc <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80009c2:	4b13      	ldr	r3, [pc, #76]	@ (8000a10 <HAL_TIM_Base_MspInit+0x84>)
 80009c4:	69db      	ldr	r3, [r3, #28]
 80009c6:	4a12      	ldr	r2, [pc, #72]	@ (8000a10 <HAL_TIM_Base_MspInit+0x84>)
 80009c8:	f043 0301 	orr.w	r3, r3, #1
 80009cc:	61d3      	str	r3, [r2, #28]
 80009ce:	4b10      	ldr	r3, [pc, #64]	@ (8000a10 <HAL_TIM_Base_MspInit+0x84>)
 80009d0:	69db      	ldr	r3, [r3, #28]
 80009d2:	f003 0301 	and.w	r3, r3, #1
 80009d6:	613b      	str	r3, [r7, #16]
 80009d8:	693b      	ldr	r3, [r7, #16]
}
 80009da:	e010      	b.n	80009fe <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM3)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a0c      	ldr	r2, [pc, #48]	@ (8000a14 <HAL_TIM_Base_MspInit+0x88>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d10b      	bne.n	80009fe <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80009e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000a10 <HAL_TIM_Base_MspInit+0x84>)
 80009e8:	69db      	ldr	r3, [r3, #28]
 80009ea:	4a09      	ldr	r2, [pc, #36]	@ (8000a10 <HAL_TIM_Base_MspInit+0x84>)
 80009ec:	f043 0302 	orr.w	r3, r3, #2
 80009f0:	61d3      	str	r3, [r2, #28]
 80009f2:	4b07      	ldr	r3, [pc, #28]	@ (8000a10 <HAL_TIM_Base_MspInit+0x84>)
 80009f4:	69db      	ldr	r3, [r3, #28]
 80009f6:	f003 0302 	and.w	r3, r3, #2
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	68fb      	ldr	r3, [r7, #12]
}
 80009fe:	bf00      	nop
 8000a00:	371c      	adds	r7, #28
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	40012c00 	.word	0x40012c00
 8000a10:	40021000 	.word	0x40021000
 8000a14:	40000400 	.word	0x40000400

08000a18 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b08a      	sub	sp, #40	@ 0x28
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	2200      	movs	r2, #0
 8000a26:	601a      	str	r2, [r3, #0]
 8000a28:	605a      	str	r2, [r3, #4]
 8000a2a:	609a      	str	r2, [r3, #8]
 8000a2c:	60da      	str	r2, [r3, #12]
 8000a2e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a38:	d11d      	bne.n	8000a76 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3a:	4b22      	ldr	r3, [pc, #136]	@ (8000ac4 <HAL_TIM_MspPostInit+0xac>)
 8000a3c:	695b      	ldr	r3, [r3, #20]
 8000a3e:	4a21      	ldr	r2, [pc, #132]	@ (8000ac4 <HAL_TIM_MspPostInit+0xac>)
 8000a40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a44:	6153      	str	r3, [r2, #20]
 8000a46:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac4 <HAL_TIM_MspPostInit+0xac>)
 8000a48:	695b      	ldr	r3, [r3, #20]
 8000a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a4e:	613b      	str	r3, [r7, #16]
 8000a50:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = L_PWM_Pin;
 8000a52:	2301      	movs	r3, #1
 8000a54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a56:	2302      	movs	r3, #2
 8000a58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000a62:	2301      	movs	r3, #1
 8000a64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(L_PWM_GPIO_Port, &GPIO_InitStruct);
 8000a66:	f107 0314 	add.w	r3, r7, #20
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a70:	f000 ff7e 	bl	8001970 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000a74:	e021      	b.n	8000aba <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM3)
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4a13      	ldr	r2, [pc, #76]	@ (8000ac8 <HAL_TIM_MspPostInit+0xb0>)
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d11c      	bne.n	8000aba <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a80:	4b10      	ldr	r3, [pc, #64]	@ (8000ac4 <HAL_TIM_MspPostInit+0xac>)
 8000a82:	695b      	ldr	r3, [r3, #20]
 8000a84:	4a0f      	ldr	r2, [pc, #60]	@ (8000ac4 <HAL_TIM_MspPostInit+0xac>)
 8000a86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a8a:	6153      	str	r3, [r2, #20]
 8000a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac4 <HAL_TIM_MspPostInit+0xac>)
 8000a8e:	695b      	ldr	r3, [r3, #20]
 8000a90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a94:	60fb      	str	r3, [r7, #12]
 8000a96:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = R_PWM_Pin;
 8000a98:	2380      	movs	r3, #128	@ 0x80
 8000a9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(R_PWM_GPIO_Port, &GPIO_InitStruct);
 8000aac:	f107 0314 	add.w	r3, r7, #20
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ab6:	f000 ff5b 	bl	8001970 <HAL_GPIO_Init>
}
 8000aba:	bf00      	nop
 8000abc:	3728      	adds	r7, #40	@ 0x28
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40021000 	.word	0x40021000
 8000ac8:	40000400 	.word	0x40000400

08000acc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ad0:	4b14      	ldr	r3, [pc, #80]	@ (8000b24 <MX_USART1_UART_Init+0x58>)
 8000ad2:	4a15      	ldr	r2, [pc, #84]	@ (8000b28 <MX_USART1_UART_Init+0x5c>)
 8000ad4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ad6:	4b13      	ldr	r3, [pc, #76]	@ (8000b24 <MX_USART1_UART_Init+0x58>)
 8000ad8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000adc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ade:	4b11      	ldr	r3, [pc, #68]	@ (8000b24 <MX_USART1_UART_Init+0x58>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b24 <MX_USART1_UART_Init+0x58>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000aea:	4b0e      	ldr	r3, [pc, #56]	@ (8000b24 <MX_USART1_UART_Init+0x58>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000af0:	4b0c      	ldr	r3, [pc, #48]	@ (8000b24 <MX_USART1_UART_Init+0x58>)
 8000af2:	220c      	movs	r2, #12
 8000af4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000af6:	4b0b      	ldr	r3, [pc, #44]	@ (8000b24 <MX_USART1_UART_Init+0x58>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000afc:	4b09      	ldr	r3, [pc, #36]	@ (8000b24 <MX_USART1_UART_Init+0x58>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b02:	4b08      	ldr	r3, [pc, #32]	@ (8000b24 <MX_USART1_UART_Init+0x58>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b08:	4b06      	ldr	r3, [pc, #24]	@ (8000b24 <MX_USART1_UART_Init+0x58>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b0e:	4805      	ldr	r0, [pc, #20]	@ (8000b24 <MX_USART1_UART_Init+0x58>)
 8000b10:	f003 fdee 	bl	80046f0 <HAL_UART_Init>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b1a:	f7ff fd7e 	bl	800061a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	20000178 	.word	0x20000178
 8000b28:	40013800 	.word	0x40013800

08000b2c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b08a      	sub	sp, #40	@ 0x28
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b34:	f107 0314 	add.w	r3, r7, #20
 8000b38:	2200      	movs	r2, #0
 8000b3a:	601a      	str	r2, [r3, #0]
 8000b3c:	605a      	str	r2, [r3, #4]
 8000b3e:	609a      	str	r2, [r3, #8]
 8000b40:	60da      	str	r2, [r3, #12]
 8000b42:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a1c      	ldr	r2, [pc, #112]	@ (8000bbc <HAL_UART_MspInit+0x90>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d131      	bne.n	8000bb2 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000bc0 <HAL_UART_MspInit+0x94>)
 8000b50:	699b      	ldr	r3, [r3, #24]
 8000b52:	4a1b      	ldr	r2, [pc, #108]	@ (8000bc0 <HAL_UART_MspInit+0x94>)
 8000b54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b58:	6193      	str	r3, [r2, #24]
 8000b5a:	4b19      	ldr	r3, [pc, #100]	@ (8000bc0 <HAL_UART_MspInit+0x94>)
 8000b5c:	699b      	ldr	r3, [r3, #24]
 8000b5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b62:	613b      	str	r3, [r7, #16]
 8000b64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b66:	4b16      	ldr	r3, [pc, #88]	@ (8000bc0 <HAL_UART_MspInit+0x94>)
 8000b68:	695b      	ldr	r3, [r3, #20]
 8000b6a:	4a15      	ldr	r2, [pc, #84]	@ (8000bc0 <HAL_UART_MspInit+0x94>)
 8000b6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b70:	6153      	str	r3, [r2, #20]
 8000b72:	4b13      	ldr	r3, [pc, #76]	@ (8000bc0 <HAL_UART_MspInit+0x94>)
 8000b74:	695b      	ldr	r3, [r3, #20]
 8000b76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b7a:	60fb      	str	r3, [r7, #12]
 8000b7c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b7e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000b82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b84:	2302      	movs	r3, #2
 8000b86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b8c:	2303      	movs	r3, #3
 8000b8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b90:	2307      	movs	r3, #7
 8000b92:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b94:	f107 0314 	add.w	r3, r7, #20
 8000b98:	4619      	mov	r1, r3
 8000b9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b9e:	f000 fee7 	bl	8001970 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	2025      	movs	r0, #37	@ 0x25
 8000ba8:	f000 fe2f 	bl	800180a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000bac:	2025      	movs	r0, #37	@ 0x25
 8000bae:	f000 fe48 	bl	8001842 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000bb2:	bf00      	nop
 8000bb4:	3728      	adds	r7, #40	@ 0x28
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40013800 	.word	0x40013800
 8000bc0:	40021000 	.word	0x40021000

08000bc4 <tim_apb1_clk_hz>:
static motor_dir_t s_dirL = MOTOR_FWD;
static motor_dir_t s_dirR = MOTOR_FWD;

// Returns the effective APB1 timer clock (TIM2/TIM3)
static uint32_t tim_apb1_clk_hz(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b088      	sub	sp, #32
 8000bc8:	af00      	add	r7, sp, #0
    RCC_ClkInitTypeDef clk = {0};
 8000bca:	f107 0308 	add.w	r3, r7, #8
 8000bce:	2200      	movs	r2, #0
 8000bd0:	601a      	str	r2, [r3, #0]
 8000bd2:	605a      	str	r2, [r3, #4]
 8000bd4:	609a      	str	r2, [r3, #8]
 8000bd6:	60da      	str	r2, [r3, #12]
 8000bd8:	611a      	str	r2, [r3, #16]
    uint32_t lat;
    HAL_RCC_GetClockConfig(&clk, &lat);
 8000bda:	1d3a      	adds	r2, r7, #4
 8000bdc:	f107 0308 	add.w	r3, r7, #8
 8000be0:	4611      	mov	r1, r2
 8000be2:	4618      	mov	r0, r3
 8000be4:	f002 fba0 	bl	8003328 <HAL_RCC_GetClockConfig>

    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 8000be8:	f002 fb5a 	bl	80032a0 <HAL_RCC_GetPCLK1Freq>
 8000bec:	61f8      	str	r0, [r7, #28]
    return (clk.APB1CLKDivider == RCC_HCLK_DIV1) ? pclk1 : (2u * pclk1);
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d002      	beq.n	8000bfa <tim_apb1_clk_hz+0x36>
 8000bf4:	69fb      	ldr	r3, [r7, #28]
 8000bf6:	005b      	lsls	r3, r3, #1
 8000bf8:	e000      	b.n	8000bfc <tim_apb1_clk_hz+0x38>
 8000bfa:	69fb      	ldr	r3, [r7, #28]
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3720      	adds	r7, #32
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <compute_psc_arr>:

// Computes PSC and ARR values so that the timer generates a PWM signal with the requested frequency (pwm_hz), respecting 16-bit timer limits.
static void compute_psc_arr(uint32_t pwm_hz, uint32_t *psc, uint32_t *arr)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b088      	sub	sp, #32
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	60f8      	str	r0, [r7, #12]
 8000c0c:	60b9      	str	r1, [r7, #8]
 8000c0e:	607a      	str	r2, [r7, #4]
    uint32_t clk = tim_apb1_clk_hz();
 8000c10:	f7ff ffd8 	bl	8000bc4 <tim_apb1_clk_hz>
 8000c14:	61b8      	str	r0, [r7, #24]
    if (pwm_hz < 1u) pwm_hz = 1u;
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d101      	bne.n	8000c20 <compute_psc_arr+0x1c>
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	60fb      	str	r3, [r7, #12]

    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 8000c20:	2300      	movs	r3, #0
 8000c22:	61fb      	str	r3, [r7, #28]
 8000c24:	e024      	b.n	8000c70 <compute_psc_arr+0x6c>
    {
        uint32_t denom = (p + 1u) * pwm_hz;
 8000c26:	69fb      	ldr	r3, [r7, #28]
 8000c28:	1c5a      	adds	r2, r3, #1
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	fb02 f303 	mul.w	r3, r2, r3
 8000c30:	617b      	str	r3, [r7, #20]
        if (denom == 0u) continue;
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d015      	beq.n	8000c64 <compute_psc_arr+0x60>

        uint32_t a = (clk / denom);
 8000c38:	69ba      	ldr	r2, [r7, #24]
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c40:	613b      	str	r3, [r7, #16]
        if (a == 0u) continue;
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d00f      	beq.n	8000c68 <compute_psc_arr+0x64>
        a -= 1u;
 8000c48:	693b      	ldr	r3, [r7, #16]
 8000c4a:	3b01      	subs	r3, #1
 8000c4c:	613b      	str	r3, [r7, #16]

        if (a <= 0xFFFFu) { *psc = p; *arr = a; return; }
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c54:	d209      	bcs.n	8000c6a <compute_psc_arr+0x66>
 8000c56:	68bb      	ldr	r3, [r7, #8]
 8000c58:	69fa      	ldr	r2, [r7, #28]
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	601a      	str	r2, [r3, #0]
 8000c62:	e011      	b.n	8000c88 <compute_psc_arr+0x84>
        if (denom == 0u) continue;
 8000c64:	bf00      	nop
 8000c66:	e000      	b.n	8000c6a <compute_psc_arr+0x66>
        if (a == 0u) continue;
 8000c68:	bf00      	nop
    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 8000c6a:	69fb      	ldr	r3, [r7, #28]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	61fb      	str	r3, [r7, #28]
 8000c70:	69fb      	ldr	r3, [r7, #28]
 8000c72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c76:	d3d6      	bcc.n	8000c26 <compute_psc_arr+0x22>
    }

    *psc = 0xFFFFu;
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c7e:	601a      	str	r2, [r3, #0]
    *arr = 0xFFFFu;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c86:	601a      	str	r2, [r3, #0]
}
 8000c88:	3720      	adds	r7, #32
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
	...

08000c90 <pct_to_freq_hz>:

// Maps 0..100% to 0..MAX_FREQ_HZ (0% => stop PWM).
static uint32_t pct_to_freq_hz(float pct)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	ed87 0a01 	vstr	s0, [r7, #4]
    if (pct <= 0.0f)  return 0u;
 8000c9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ca6:	d801      	bhi.n	8000cac <pct_to_freq_hz+0x1c>
 8000ca8:	2300      	movs	r3, #0
 8000caa:	e02d      	b.n	8000d08 <pct_to_freq_hz+0x78>
    if (pct >= 100.0f) return MAX_FREQ_HZ;
 8000cac:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cb0:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8000d14 <pct_to_freq_hz+0x84>
 8000cb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cbc:	db02      	blt.n	8000cc4 <pct_to_freq_hz+0x34>
 8000cbe:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8000cc2:	e021      	b.n	8000d08 <pct_to_freq_hz+0x78>

    float f = (pct * (float)MAX_FREQ_HZ) / 100.0f;
 8000cc4:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cc8:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8000d18 <pct_to_freq_hz+0x88>
 8000ccc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000cd0:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8000d14 <pct_to_freq_hz+0x84>
 8000cd4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cd8:	edc7 7a03 	vstr	s15, [r7, #12]
    if (f < 1.0f) f = 1.0f;
 8000cdc:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ce0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000ce4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cec:	d502      	bpl.n	8000cf4 <pct_to_freq_hz+0x64>
 8000cee:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000cf2:	60fb      	str	r3, [r7, #12]
    return (uint32_t)(f + 0.5f);
 8000cf4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000cf8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000cfc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d04:	ee17 3a90 	vmov	r3, s15
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	3714      	adds	r7, #20
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	42c80000 	.word	0x42c80000
 8000d18:	46c35000 	.word	0x46c35000

08000d1c <pwm_set_freq_50pct>:

// Sets PWM frequency on a given timer/channel with fixed 50% duty, and starts/stops output as needed.
static void pwm_set_freq_50pct(TIM_HandleTypeDef *htim, uint32_t channel, bool *running, uint32_t freq_hz)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	60f8      	str	r0, [r7, #12]
 8000d24:	60b9      	str	r1, [r7, #8]
 8000d26:	607a      	str	r2, [r7, #4]
 8000d28:	603b      	str	r3, [r7, #0]
    if (freq_hz == 0u) {
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d10b      	bne.n	8000d48 <pwm_set_freq_50pct+0x2c>
        if (*running) {
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d069      	beq.n	8000e0c <pwm_set_freq_50pct+0xf0>
            HAL_TIM_PWM_Stop(htim, channel);
 8000d38:	68b9      	ldr	r1, [r7, #8]
 8000d3a:	68f8      	ldr	r0, [r7, #12]
 8000d3c:	f002 fdee 	bl	800391c <HAL_TIM_PWM_Stop>
            *running = false;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	2200      	movs	r2, #0
 8000d44:	701a      	strb	r2, [r3, #0]
 8000d46:	e062      	b.n	8000e0e <pwm_set_freq_50pct+0xf2>
        }
        return;
    }

    uint32_t psc, arr;
    compute_psc_arr(freq_hz, &psc, &arr);
 8000d48:	f107 0210 	add.w	r2, r7, #16
 8000d4c:	f107 0314 	add.w	r3, r7, #20
 8000d50:	4619      	mov	r1, r3
 8000d52:	6838      	ldr	r0, [r7, #0]
 8000d54:	f7ff ff56 	bl	8000c04 <compute_psc_arr>

    __HAL_TIM_SET_PRESCALER(htim, psc);
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	697a      	ldr	r2, [r7, #20]
 8000d5e:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(htim, arr);
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	693a      	ldr	r2, [r7, #16]
 8000d66:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d68:	693a      	ldr	r2, [r7, #16]
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	60da      	str	r2, [r3, #12]

    __HAL_TIM_SET_COMPARE(htim, channel, (arr + 1u) / 2u); /* 50% */
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d106      	bne.n	8000d82 <pwm_set_freq_50pct+0x66>
 8000d74:	693b      	ldr	r3, [r7, #16]
 8000d76:	1c5a      	adds	r2, r3, #1
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	0852      	lsrs	r2, r2, #1
 8000d7e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d80:	e02d      	b.n	8000dde <pwm_set_freq_50pct+0xc2>
 8000d82:	68bb      	ldr	r3, [r7, #8]
 8000d84:	2b04      	cmp	r3, #4
 8000d86:	d106      	bne.n	8000d96 <pwm_set_freq_50pct+0x7a>
 8000d88:	693b      	ldr	r3, [r7, #16]
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	68fa      	ldr	r2, [r7, #12]
 8000d8e:	6812      	ldr	r2, [r2, #0]
 8000d90:	085b      	lsrs	r3, r3, #1
 8000d92:	6393      	str	r3, [r2, #56]	@ 0x38
 8000d94:	e023      	b.n	8000dde <pwm_set_freq_50pct+0xc2>
 8000d96:	68bb      	ldr	r3, [r7, #8]
 8000d98:	2b08      	cmp	r3, #8
 8000d9a:	d106      	bne.n	8000daa <pwm_set_freq_50pct+0x8e>
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	3301      	adds	r3, #1
 8000da0:	68fa      	ldr	r2, [r7, #12]
 8000da2:	6812      	ldr	r2, [r2, #0]
 8000da4:	085b      	lsrs	r3, r3, #1
 8000da6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000da8:	e019      	b.n	8000dde <pwm_set_freq_50pct+0xc2>
 8000daa:	68bb      	ldr	r3, [r7, #8]
 8000dac:	2b0c      	cmp	r3, #12
 8000dae:	d106      	bne.n	8000dbe <pwm_set_freq_50pct+0xa2>
 8000db0:	693b      	ldr	r3, [r7, #16]
 8000db2:	3301      	adds	r3, #1
 8000db4:	68fa      	ldr	r2, [r7, #12]
 8000db6:	6812      	ldr	r2, [r2, #0]
 8000db8:	085b      	lsrs	r3, r3, #1
 8000dba:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dbc:	e00f      	b.n	8000dde <pwm_set_freq_50pct+0xc2>
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	2b10      	cmp	r3, #16
 8000dc2:	d106      	bne.n	8000dd2 <pwm_set_freq_50pct+0xb6>
 8000dc4:	693b      	ldr	r3, [r7, #16]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	68fa      	ldr	r2, [r7, #12]
 8000dca:	6812      	ldr	r2, [r2, #0]
 8000dcc:	085b      	lsrs	r3, r3, #1
 8000dce:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dd0:	e005      	b.n	8000dde <pwm_set_freq_50pct+0xc2>
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	68fa      	ldr	r2, [r7, #12]
 8000dd8:	6812      	ldr	r2, [r2, #0]
 8000dda:	085b      	lsrs	r3, r3, #1
 8000ddc:	65d3      	str	r3, [r2, #92]	@ 0x5c
    __HAL_TIM_SET_COUNTER(htim, 0u);
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	2200      	movs	r2, #0
 8000de4:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_GenerateEvent(htim, TIM_EVENTSOURCE_UPDATE);
 8000de6:	2101      	movs	r1, #1
 8000de8:	68f8      	ldr	r0, [r7, #12]
 8000dea:	f002 ff39 	bl	8003c60 <HAL_TIM_GenerateEvent>

    if (!*running) {
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	f083 0301 	eor.w	r3, r3, #1
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d008      	beq.n	8000e0e <pwm_set_freq_50pct+0xf2>
        HAL_TIM_PWM_Start(htim, channel);
 8000dfc:	68b9      	ldr	r1, [r7, #8]
 8000dfe:	68f8      	ldr	r0, [r7, #12]
 8000e00:	f002 fca0 	bl	8003744 <HAL_TIM_PWM_Start>
        *running = true;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2201      	movs	r2, #1
 8000e08:	701a      	strb	r2, [r3, #0]
 8000e0a:	e000      	b.n	8000e0e <pwm_set_freq_50pct+0xf2>
        return;
 8000e0c:	bf00      	nop
    }
}
 8000e0e:	3718      	adds	r7, #24
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <motor_set_dir_left>:

// Directions control
static void motor_set_dir_left(motor_dir_t dir)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(L_DIR_GPIO_Port, L_DIR_Pin,
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	bf0c      	ite	eq
 8000e24:	2301      	moveq	r3, #1
 8000e26:	2300      	movne	r3, #0
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	2108      	movs	r1, #8
 8000e2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e32:	f000 ff0f 	bl	8001c54 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000e36:	bf00      	nop
 8000e38:	3708      	adds	r7, #8
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}

08000e3e <motor_set_dir_right>:

static void motor_set_dir_right(motor_dir_t dir)
{
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	b082      	sub	sp, #8
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	4603      	mov	r3, r0
 8000e46:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(R_DIR_GPIO_Port, R_DIR_Pin,
 8000e48:	79fb      	ldrb	r3, [r7, #7]
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	bf0c      	ite	eq
 8000e4e:	2301      	moveq	r3, #1
 8000e50:	2300      	movne	r3, #0
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	461a      	mov	r2, r3
 8000e56:	2110      	movs	r1, #16
 8000e58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e5c:	f000 fefa 	bl	8001c54 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000e60:	bf00      	nop
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <Motors_Brake>:

// Electronic brake control
void Motors_Brake(bool enable)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	71fb      	strb	r3, [r7, #7]
  if (enable) {
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d00c      	beq.n	8000e92 <Motors_Brake+0x2a>
    // Active-LOW brake
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_RESET);
 8000e78:	2200      	movs	r2, #0
 8000e7a:	2104      	movs	r1, #4
 8000e7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e80:	f000 fee8 	bl	8001c54 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_RESET);
 8000e84:	2200      	movs	r2, #0
 8000e86:	2120      	movs	r1, #32
 8000e88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e8c:	f000 fee2 	bl	8001c54 <HAL_GPIO_WritePin>
  } else {
    // Open-drain
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_SET);
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_SET);
  }
}
 8000e90:	e00b      	b.n	8000eaa <Motors_Brake+0x42>
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_SET);
 8000e92:	2201      	movs	r2, #1
 8000e94:	2104      	movs	r1, #4
 8000e96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e9a:	f000 fedb 	bl	8001c54 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_SET);
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	2120      	movs	r1, #32
 8000ea2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ea6:	f000 fed5 	bl	8001c54 <HAL_GPIO_WritePin>
}
 8000eaa:	bf00      	nop
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
	...

08000eb4 <Motors_Init>:

// Initializes the motor PWM control state: stops TIM2/TIM3 PWM outputs, resets ramp variables, and captures the initial tick time.
void Motors_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&LEFT_TIM,  LEFT_CH);
 8000eb8:	2100      	movs	r1, #0
 8000eba:	481a      	ldr	r0, [pc, #104]	@ (8000f24 <Motors_Init+0x70>)
 8000ebc:	f002 fd2e 	bl	800391c <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&RIGHT_TIM, RIGHT_CH);
 8000ec0:	2104      	movs	r1, #4
 8000ec2:	4819      	ldr	r0, [pc, #100]	@ (8000f28 <Motors_Init+0x74>)
 8000ec4:	f002 fd2a 	bl	800391c <HAL_TIM_PWM_Stop>
    s_runL = false;
 8000ec8:	4b18      	ldr	r3, [pc, #96]	@ (8000f2c <Motors_Init+0x78>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	701a      	strb	r2, [r3, #0]
    s_runR = false;
 8000ece:	4b18      	ldr	r3, [pc, #96]	@ (8000f30 <Motors_Init+0x7c>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	701a      	strb	r2, [r3, #0]

    s_curL = s_curR = 0.0f;
 8000ed4:	4b17      	ldr	r3, [pc, #92]	@ (8000f34 <Motors_Init+0x80>)
 8000ed6:	f04f 0200 	mov.w	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	4b15      	ldr	r3, [pc, #84]	@ (8000f34 <Motors_Init+0x80>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a15      	ldr	r2, [pc, #84]	@ (8000f38 <Motors_Init+0x84>)
 8000ee2:	6013      	str	r3, [r2, #0]
    s_tgtL = s_tgtR = 0.0f;
 8000ee4:	4b15      	ldr	r3, [pc, #84]	@ (8000f3c <Motors_Init+0x88>)
 8000ee6:	f04f 0200 	mov.w	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	4b13      	ldr	r3, [pc, #76]	@ (8000f3c <Motors_Init+0x88>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a13      	ldr	r2, [pc, #76]	@ (8000f40 <Motors_Init+0x8c>)
 8000ef2:	6013      	str	r3, [r2, #0]
    s_lastTick = HAL_GetTick();
 8000ef4:	f000 fba2 	bl	800163c <HAL_GetTick>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	4a12      	ldr	r2, [pc, #72]	@ (8000f44 <Motors_Init+0x90>)
 8000efc:	6013      	str	r3, [r2, #0]

    s_dirL = MOTOR_FWD;
 8000efe:	4b12      	ldr	r3, [pc, #72]	@ (8000f48 <Motors_Init+0x94>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	701a      	strb	r2, [r3, #0]
    s_dirR = MOTOR_FWD;
 8000f04:	4b11      	ldr	r3, [pc, #68]	@ (8000f4c <Motors_Init+0x98>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	701a      	strb	r2, [r3, #0]
    motor_set_dir_left(s_dirL);
 8000f0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f48 <Motors_Init+0x94>)
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff ff80 	bl	8000e14 <motor_set_dir_left>
    motor_set_dir_right(s_dirR);
 8000f14:	4b0d      	ldr	r3, [pc, #52]	@ (8000f4c <Motors_Init+0x98>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff ff90 	bl	8000e3e <motor_set_dir_right>
}
 8000f1e:	bf00      	nop
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	200000e0 	.word	0x200000e0
 8000f28:	2000012c 	.word	0x2000012c
 8000f2c:	20000214 	.word	0x20000214
 8000f30:	20000215 	.word	0x20000215
 8000f34:	20000204 	.word	0x20000204
 8000f38:	20000200 	.word	0x20000200
 8000f3c:	2000020c 	.word	0x2000020c
 8000f40:	20000208 	.word	0x20000208
 8000f44:	20000210 	.word	0x20000210
 8000f48:	20000216 	.word	0x20000216
 8000f4c:	20000217 	.word	0x20000217

08000f50 <Motors_Speed_inPercent>:

// Updates left/right "speed" in percent (0% => stop, 100% => 25 kHz, -100% => reverse 25kHz) using ramp.
void Motors_Speed_inPercent(float left_pct, float right_pct)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b088      	sub	sp, #32
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f5a:	edc7 0a00 	vstr	s1, [r7]
    motor_dir_t reqDirL = (left_pct  < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 8000f5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f62:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f6a:	bf4c      	ite	mi
 8000f6c:	2301      	movmi	r3, #1
 8000f6e:	2300      	movpl	r3, #0
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	75fb      	strb	r3, [r7, #23]
    motor_dir_t reqDirR = (right_pct < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 8000f74:	edd7 7a00 	vldr	s15, [r7]
 8000f78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f80:	bf4c      	ite	mi
 8000f82:	2301      	movmi	r3, #1
 8000f84:	2300      	movpl	r3, #0
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	75bb      	strb	r3, [r7, #22]

    float absL = (left_pct  < 0.0f) ? -left_pct  : left_pct;
 8000f8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f96:	d504      	bpl.n	8000fa2 <Motors_Speed_inPercent+0x52>
 8000f98:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f9c:	eef1 7a67 	vneg.f32	s15, s15
 8000fa0:	e001      	b.n	8000fa6 <Motors_Speed_inPercent+0x56>
 8000fa2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fa6:	edc7 7a07 	vstr	s15, [r7, #28]
    float absR = (right_pct < 0.0f) ? -right_pct : right_pct;
 8000faa:	edd7 7a00 	vldr	s15, [r7]
 8000fae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb6:	d504      	bpl.n	8000fc2 <Motors_Speed_inPercent+0x72>
 8000fb8:	edd7 7a00 	vldr	s15, [r7]
 8000fbc:	eef1 7a67 	vneg.f32	s15, s15
 8000fc0:	e001      	b.n	8000fc6 <Motors_Speed_inPercent+0x76>
 8000fc2:	edd7 7a00 	vldr	s15, [r7]
 8000fc6:	edc7 7a06 	vstr	s15, [r7, #24]

    if (absL > 100.0f) absL = 100.0f;
 8000fca:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fce:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 800124c <Motors_Speed_inPercent+0x2fc>
 8000fd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fda:	dd01      	ble.n	8000fe0 <Motors_Speed_inPercent+0x90>
 8000fdc:	4b9c      	ldr	r3, [pc, #624]	@ (8001250 <Motors_Speed_inPercent+0x300>)
 8000fde:	61fb      	str	r3, [r7, #28]
    if (absR > 100.0f) absR = 100.0f;
 8000fe0:	edd7 7a06 	vldr	s15, [r7, #24]
 8000fe4:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800124c <Motors_Speed_inPercent+0x2fc>
 8000fe8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff0:	dd01      	ble.n	8000ff6 <Motors_Speed_inPercent+0xa6>
 8000ff2:	4b97      	ldr	r3, [pc, #604]	@ (8001250 <Motors_Speed_inPercent+0x300>)
 8000ff4:	61bb      	str	r3, [r7, #24]

    bool wantFlipL = (reqDirL != s_dirL);
 8000ff6:	4b97      	ldr	r3, [pc, #604]	@ (8001254 <Motors_Speed_inPercent+0x304>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	7dfa      	ldrb	r2, [r7, #23]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	bf14      	ite	ne
 8001000:	2301      	movne	r3, #1
 8001002:	2300      	moveq	r3, #0
 8001004:	757b      	strb	r3, [r7, #21]
    bool wantFlipR = (reqDirR != s_dirR);
 8001006:	4b94      	ldr	r3, [pc, #592]	@ (8001258 <Motors_Speed_inPercent+0x308>)
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	7dba      	ldrb	r2, [r7, #22]
 800100c:	429a      	cmp	r2, r3
 800100e:	bf14      	ite	ne
 8001010:	2301      	movne	r3, #1
 8001012:	2300      	moveq	r3, #0
 8001014:	753b      	strb	r3, [r7, #20]

    if (wantFlipL && s_curL > 0.0f) absL = 0.0f;
 8001016:	7d7b      	ldrb	r3, [r7, #21]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d00a      	beq.n	8001032 <Motors_Speed_inPercent+0xe2>
 800101c:	4b8f      	ldr	r3, [pc, #572]	@ (800125c <Motors_Speed_inPercent+0x30c>)
 800101e:	edd3 7a00 	vldr	s15, [r3]
 8001022:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800102a:	dd02      	ble.n	8001032 <Motors_Speed_inPercent+0xe2>
 800102c:	f04f 0300 	mov.w	r3, #0
 8001030:	61fb      	str	r3, [r7, #28]
    if (wantFlipR && s_curR > 0.0f) absR = 0.0f;
 8001032:	7d3b      	ldrb	r3, [r7, #20]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d00a      	beq.n	800104e <Motors_Speed_inPercent+0xfe>
 8001038:	4b89      	ldr	r3, [pc, #548]	@ (8001260 <Motors_Speed_inPercent+0x310>)
 800103a:	edd3 7a00 	vldr	s15, [r3]
 800103e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001046:	dd02      	ble.n	800104e <Motors_Speed_inPercent+0xfe>
 8001048:	f04f 0300 	mov.w	r3, #0
 800104c:	61bb      	str	r3, [r7, #24]

    s_tgtL = absL;
 800104e:	4a85      	ldr	r2, [pc, #532]	@ (8001264 <Motors_Speed_inPercent+0x314>)
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	6013      	str	r3, [r2, #0]
    s_tgtR = absR;
 8001054:	4a84      	ldr	r2, [pc, #528]	@ (8001268 <Motors_Speed_inPercent+0x318>)
 8001056:	69bb      	ldr	r3, [r7, #24]
 8001058:	6013      	str	r3, [r2, #0]

    uint32_t now = HAL_GetTick();
 800105a:	f000 faef 	bl	800163c <HAL_GetTick>
 800105e:	6138      	str	r0, [r7, #16]
    if ((now - s_lastTick) < g_step_period_ms) return;
 8001060:	4b82      	ldr	r3, [pc, #520]	@ (800126c <Motors_Speed_inPercent+0x31c>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	1ad2      	subs	r2, r2, r3
 8001068:	4b81      	ldr	r3, [pc, #516]	@ (8001270 <Motors_Speed_inPercent+0x320>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	429a      	cmp	r2, r3
 800106e:	f0c0 80e9 	bcc.w	8001244 <Motors_Speed_inPercent+0x2f4>
    s_lastTick = now;
 8001072:	4a7e      	ldr	r2, [pc, #504]	@ (800126c <Motors_Speed_inPercent+0x31c>)
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	6013      	str	r3, [r2, #0]

    float step = g_step_pct;
 8001078:	4b7e      	ldr	r3, [pc, #504]	@ (8001274 <Motors_Speed_inPercent+0x324>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	60fb      	str	r3, [r7, #12]
    if (step <= 0.0f) {
 800107e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001082:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800108a:	d808      	bhi.n	800109e <Motors_Speed_inPercent+0x14e>
        s_curL = s_tgtL;
 800108c:	4b75      	ldr	r3, [pc, #468]	@ (8001264 <Motors_Speed_inPercent+0x314>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a72      	ldr	r2, [pc, #456]	@ (800125c <Motors_Speed_inPercent+0x30c>)
 8001092:	6013      	str	r3, [r2, #0]
        s_curR = s_tgtR;
 8001094:	4b74      	ldr	r3, [pc, #464]	@ (8001268 <Motors_Speed_inPercent+0x318>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a71      	ldr	r2, [pc, #452]	@ (8001260 <Motors_Speed_inPercent+0x310>)
 800109a:	6013      	str	r3, [r2, #0]
 800109c:	e091      	b.n	80011c2 <Motors_Speed_inPercent+0x272>
    } else {
        if (s_curL < s_tgtL) { s_curL += step; if (s_curL > s_tgtL) s_curL = s_tgtL; }
 800109e:	4b6f      	ldr	r3, [pc, #444]	@ (800125c <Motors_Speed_inPercent+0x30c>)
 80010a0:	ed93 7a00 	vldr	s14, [r3]
 80010a4:	4b6f      	ldr	r3, [pc, #444]	@ (8001264 <Motors_Speed_inPercent+0x314>)
 80010a6:	edd3 7a00 	vldr	s15, [r3]
 80010aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010b2:	d519      	bpl.n	80010e8 <Motors_Speed_inPercent+0x198>
 80010b4:	4b69      	ldr	r3, [pc, #420]	@ (800125c <Motors_Speed_inPercent+0x30c>)
 80010b6:	ed93 7a00 	vldr	s14, [r3]
 80010ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80010be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010c2:	4b66      	ldr	r3, [pc, #408]	@ (800125c <Motors_Speed_inPercent+0x30c>)
 80010c4:	edc3 7a00 	vstr	s15, [r3]
 80010c8:	4b64      	ldr	r3, [pc, #400]	@ (800125c <Motors_Speed_inPercent+0x30c>)
 80010ca:	ed93 7a00 	vldr	s14, [r3]
 80010ce:	4b65      	ldr	r3, [pc, #404]	@ (8001264 <Motors_Speed_inPercent+0x314>)
 80010d0:	edd3 7a00 	vldr	s15, [r3]
 80010d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010dc:	dd28      	ble.n	8001130 <Motors_Speed_inPercent+0x1e0>
 80010de:	4b61      	ldr	r3, [pc, #388]	@ (8001264 <Motors_Speed_inPercent+0x314>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a5e      	ldr	r2, [pc, #376]	@ (800125c <Motors_Speed_inPercent+0x30c>)
 80010e4:	6013      	str	r3, [r2, #0]
 80010e6:	e023      	b.n	8001130 <Motors_Speed_inPercent+0x1e0>
        else if (s_curL > s_tgtL) { s_curL -= step; if (s_curL < s_tgtL) s_curL = s_tgtL; }
 80010e8:	4b5c      	ldr	r3, [pc, #368]	@ (800125c <Motors_Speed_inPercent+0x30c>)
 80010ea:	ed93 7a00 	vldr	s14, [r3]
 80010ee:	4b5d      	ldr	r3, [pc, #372]	@ (8001264 <Motors_Speed_inPercent+0x314>)
 80010f0:	edd3 7a00 	vldr	s15, [r3]
 80010f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010fc:	dd18      	ble.n	8001130 <Motors_Speed_inPercent+0x1e0>
 80010fe:	4b57      	ldr	r3, [pc, #348]	@ (800125c <Motors_Speed_inPercent+0x30c>)
 8001100:	ed93 7a00 	vldr	s14, [r3]
 8001104:	edd7 7a03 	vldr	s15, [r7, #12]
 8001108:	ee77 7a67 	vsub.f32	s15, s14, s15
 800110c:	4b53      	ldr	r3, [pc, #332]	@ (800125c <Motors_Speed_inPercent+0x30c>)
 800110e:	edc3 7a00 	vstr	s15, [r3]
 8001112:	4b52      	ldr	r3, [pc, #328]	@ (800125c <Motors_Speed_inPercent+0x30c>)
 8001114:	ed93 7a00 	vldr	s14, [r3]
 8001118:	4b52      	ldr	r3, [pc, #328]	@ (8001264 <Motors_Speed_inPercent+0x314>)
 800111a:	edd3 7a00 	vldr	s15, [r3]
 800111e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001126:	d503      	bpl.n	8001130 <Motors_Speed_inPercent+0x1e0>
 8001128:	4b4e      	ldr	r3, [pc, #312]	@ (8001264 <Motors_Speed_inPercent+0x314>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a4b      	ldr	r2, [pc, #300]	@ (800125c <Motors_Speed_inPercent+0x30c>)
 800112e:	6013      	str	r3, [r2, #0]

        if (s_curR < s_tgtR) { s_curR += step; if (s_curR > s_tgtR) s_curR = s_tgtR; }
 8001130:	4b4b      	ldr	r3, [pc, #300]	@ (8001260 <Motors_Speed_inPercent+0x310>)
 8001132:	ed93 7a00 	vldr	s14, [r3]
 8001136:	4b4c      	ldr	r3, [pc, #304]	@ (8001268 <Motors_Speed_inPercent+0x318>)
 8001138:	edd3 7a00 	vldr	s15, [r3]
 800113c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001144:	d519      	bpl.n	800117a <Motors_Speed_inPercent+0x22a>
 8001146:	4b46      	ldr	r3, [pc, #280]	@ (8001260 <Motors_Speed_inPercent+0x310>)
 8001148:	ed93 7a00 	vldr	s14, [r3]
 800114c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001150:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001154:	4b42      	ldr	r3, [pc, #264]	@ (8001260 <Motors_Speed_inPercent+0x310>)
 8001156:	edc3 7a00 	vstr	s15, [r3]
 800115a:	4b41      	ldr	r3, [pc, #260]	@ (8001260 <Motors_Speed_inPercent+0x310>)
 800115c:	ed93 7a00 	vldr	s14, [r3]
 8001160:	4b41      	ldr	r3, [pc, #260]	@ (8001268 <Motors_Speed_inPercent+0x318>)
 8001162:	edd3 7a00 	vldr	s15, [r3]
 8001166:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800116a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116e:	dd28      	ble.n	80011c2 <Motors_Speed_inPercent+0x272>
 8001170:	4b3d      	ldr	r3, [pc, #244]	@ (8001268 <Motors_Speed_inPercent+0x318>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a3a      	ldr	r2, [pc, #232]	@ (8001260 <Motors_Speed_inPercent+0x310>)
 8001176:	6013      	str	r3, [r2, #0]
 8001178:	e023      	b.n	80011c2 <Motors_Speed_inPercent+0x272>
        else if (s_curR > s_tgtR) { s_curR -= step; if (s_curR < s_tgtR) s_curR = s_tgtR; }
 800117a:	4b39      	ldr	r3, [pc, #228]	@ (8001260 <Motors_Speed_inPercent+0x310>)
 800117c:	ed93 7a00 	vldr	s14, [r3]
 8001180:	4b39      	ldr	r3, [pc, #228]	@ (8001268 <Motors_Speed_inPercent+0x318>)
 8001182:	edd3 7a00 	vldr	s15, [r3]
 8001186:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800118a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800118e:	dd18      	ble.n	80011c2 <Motors_Speed_inPercent+0x272>
 8001190:	4b33      	ldr	r3, [pc, #204]	@ (8001260 <Motors_Speed_inPercent+0x310>)
 8001192:	ed93 7a00 	vldr	s14, [r3]
 8001196:	edd7 7a03 	vldr	s15, [r7, #12]
 800119a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800119e:	4b30      	ldr	r3, [pc, #192]	@ (8001260 <Motors_Speed_inPercent+0x310>)
 80011a0:	edc3 7a00 	vstr	s15, [r3]
 80011a4:	4b2e      	ldr	r3, [pc, #184]	@ (8001260 <Motors_Speed_inPercent+0x310>)
 80011a6:	ed93 7a00 	vldr	s14, [r3]
 80011aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001268 <Motors_Speed_inPercent+0x318>)
 80011ac:	edd3 7a00 	vldr	s15, [r3]
 80011b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b8:	d503      	bpl.n	80011c2 <Motors_Speed_inPercent+0x272>
 80011ba:	4b2b      	ldr	r3, [pc, #172]	@ (8001268 <Motors_Speed_inPercent+0x318>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a28      	ldr	r2, [pc, #160]	@ (8001260 <Motors_Speed_inPercent+0x310>)
 80011c0:	6013      	str	r3, [r2, #0]
    }

    if (wantFlipL && s_curL == 0.0f) {
 80011c2:	7d7b      	ldrb	r3, [r7, #21]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d00f      	beq.n	80011e8 <Motors_Speed_inPercent+0x298>
 80011c8:	4b24      	ldr	r3, [pc, #144]	@ (800125c <Motors_Speed_inPercent+0x30c>)
 80011ca:	edd3 7a00 	vldr	s15, [r3]
 80011ce:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d6:	d107      	bne.n	80011e8 <Motors_Speed_inPercent+0x298>
        s_dirL = reqDirL;
 80011d8:	4a1e      	ldr	r2, [pc, #120]	@ (8001254 <Motors_Speed_inPercent+0x304>)
 80011da:	7dfb      	ldrb	r3, [r7, #23]
 80011dc:	7013      	strb	r3, [r2, #0]
        motor_set_dir_left(s_dirL);
 80011de:	4b1d      	ldr	r3, [pc, #116]	@ (8001254 <Motors_Speed_inPercent+0x304>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff fe16 	bl	8000e14 <motor_set_dir_left>
    }
    if (wantFlipR && s_curR == 0.0f) {
 80011e8:	7d3b      	ldrb	r3, [r7, #20]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d00f      	beq.n	800120e <Motors_Speed_inPercent+0x2be>
 80011ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001260 <Motors_Speed_inPercent+0x310>)
 80011f0:	edd3 7a00 	vldr	s15, [r3]
 80011f4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fc:	d107      	bne.n	800120e <Motors_Speed_inPercent+0x2be>
        s_dirR = reqDirR;
 80011fe:	4a16      	ldr	r2, [pc, #88]	@ (8001258 <Motors_Speed_inPercent+0x308>)
 8001200:	7dbb      	ldrb	r3, [r7, #22]
 8001202:	7013      	strb	r3, [r2, #0]
        motor_set_dir_right(s_dirR);
 8001204:	4b14      	ldr	r3, [pc, #80]	@ (8001258 <Motors_Speed_inPercent+0x308>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff fe18 	bl	8000e3e <motor_set_dir_right>
    }

    pwm_set_freq_50pct(&LEFT_TIM,  LEFT_CH,  &s_runL, pct_to_freq_hz(s_curL));
 800120e:	4b13      	ldr	r3, [pc, #76]	@ (800125c <Motors_Speed_inPercent+0x30c>)
 8001210:	edd3 7a00 	vldr	s15, [r3]
 8001214:	eeb0 0a67 	vmov.f32	s0, s15
 8001218:	f7ff fd3a 	bl	8000c90 <pct_to_freq_hz>
 800121c:	4603      	mov	r3, r0
 800121e:	4a16      	ldr	r2, [pc, #88]	@ (8001278 <Motors_Speed_inPercent+0x328>)
 8001220:	2100      	movs	r1, #0
 8001222:	4816      	ldr	r0, [pc, #88]	@ (800127c <Motors_Speed_inPercent+0x32c>)
 8001224:	f7ff fd7a 	bl	8000d1c <pwm_set_freq_50pct>
    pwm_set_freq_50pct(&RIGHT_TIM, RIGHT_CH, &s_runR, pct_to_freq_hz(s_curR));
 8001228:	4b0d      	ldr	r3, [pc, #52]	@ (8001260 <Motors_Speed_inPercent+0x310>)
 800122a:	edd3 7a00 	vldr	s15, [r3]
 800122e:	eeb0 0a67 	vmov.f32	s0, s15
 8001232:	f7ff fd2d 	bl	8000c90 <pct_to_freq_hz>
 8001236:	4603      	mov	r3, r0
 8001238:	4a11      	ldr	r2, [pc, #68]	@ (8001280 <Motors_Speed_inPercent+0x330>)
 800123a:	2104      	movs	r1, #4
 800123c:	4811      	ldr	r0, [pc, #68]	@ (8001284 <Motors_Speed_inPercent+0x334>)
 800123e:	f7ff fd6d 	bl	8000d1c <pwm_set_freq_50pct>
 8001242:	e000      	b.n	8001246 <Motors_Speed_inPercent+0x2f6>
    if ((now - s_lastTick) < g_step_period_ms) return;
 8001244:	bf00      	nop
}
 8001246:	3720      	adds	r7, #32
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	42c80000 	.word	0x42c80000
 8001250:	42c80000 	.word	0x42c80000
 8001254:	20000216 	.word	0x20000216
 8001258:	20000217 	.word	0x20000217
 800125c:	20000200 	.word	0x20000200
 8001260:	20000204 	.word	0x20000204
 8001264:	20000208 	.word	0x20000208
 8001268:	2000020c 	.word	0x2000020c
 800126c:	20000210 	.word	0x20000210
 8001270:	20000004 	.word	0x20000004
 8001274:	20000008 	.word	0x20000008
 8001278:	20000214 	.word	0x20000214
 800127c:	200000e0 	.word	0x200000e0
 8001280:	20000215 	.word	0x20000215
 8001284:	2000012c 	.word	0x2000012c

08001288 <Motors_Control>:

// Update motors speed via controls
void Motors_Control(uint8_t keys_state) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
	float left  = 0.0f;
 8001292:	f04f 0300 	mov.w	r3, #0
 8001296:	60fb      	str	r3, [r7, #12]
	float right = 0.0f;
 8001298:	f04f 0300 	mov.w	r3, #0
 800129c:	60bb      	str	r3, [r7, #8]

	if (g_keys_state & KEY_SPACE) { // brake
 800129e:	4b2c      	ldr	r3, [pc, #176]	@ (8001350 <Motors_Control+0xc8>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	f003 0310 	and.w	r3, r3, #16
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d00f      	beq.n	80012cc <Motors_Control+0x44>
		left  = 0.0f;
 80012ac:	f04f 0300 	mov.w	r3, #0
 80012b0:	60fb      	str	r3, [r7, #12]
		right = 0.0f;
 80012b2:	f04f 0300 	mov.w	r3, #0
 80012b6:	60bb      	str	r3, [r7, #8]
		Motors_Speed_inPercent(left, right);
 80012b8:	edd7 0a02 	vldr	s1, [r7, #8]
 80012bc:	ed97 0a03 	vldr	s0, [r7, #12]
 80012c0:	f7ff fe46 	bl	8000f50 <Motors_Speed_inPercent>
		Motors_Brake(true);
 80012c4:	2001      	movs	r0, #1
 80012c6:	f7ff fdcf 	bl	8000e68 <Motors_Brake>
 80012ca:	e037      	b.n	800133c <Motors_Control+0xb4>
	} else {
		Motors_Brake(false);
 80012cc:	2000      	movs	r0, #0
 80012ce:	f7ff fdcb 	bl	8000e68 <Motors_Brake>

		if (g_keys_state & KEY_W) { 		// forward
 80012d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001350 <Motors_Control+0xc8>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	f003 0301 	and.w	r3, r3, #1
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d005      	beq.n	80012ec <Motors_Control+0x64>
			left  = -1.0f;
 80012e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001354 <Motors_Control+0xcc>)
 80012e2:	60fb      	str	r3, [r7, #12]
			right = 1.0f;
 80012e4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	e027      	b.n	800133c <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_S) {  // reverse
 80012ec:	4b18      	ldr	r3, [pc, #96]	@ (8001350 <Motors_Control+0xc8>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	f003 0304 	and.w	r3, r3, #4
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d005      	beq.n	8001306 <Motors_Control+0x7e>
			left  = 1.0f;
 80012fa:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80012fe:	60fb      	str	r3, [r7, #12]
			right = -1.0f;
 8001300:	4b14      	ldr	r3, [pc, #80]	@ (8001354 <Motors_Control+0xcc>)
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	e01a      	b.n	800133c <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_A) {  // turn left
 8001306:	4b12      	ldr	r3, [pc, #72]	@ (8001350 <Motors_Control+0xc8>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	b2db      	uxtb	r3, r3
 800130c:	f003 0302 	and.w	r3, r3, #2
 8001310:	2b00      	cmp	r3, #0
 8001312:	d006      	beq.n	8001322 <Motors_Control+0x9a>
			left  = 0.5f;
 8001314:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001318:	60fb      	str	r3, [r7, #12]
			right = 0.5f;
 800131a:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 800131e:	60bb      	str	r3, [r7, #8]
 8001320:	e00c      	b.n	800133c <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_D) {  // turn right
 8001322:	4b0b      	ldr	r3, [pc, #44]	@ (8001350 <Motors_Control+0xc8>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	b2db      	uxtb	r3, r3
 8001328:	f003 0308 	and.w	r3, r3, #8
 800132c:	2b00      	cmp	r3, #0
 800132e:	d005      	beq.n	800133c <Motors_Control+0xb4>
			left  = -0.5f;
 8001330:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 8001334:	60fb      	str	r3, [r7, #12]
			right = -0.5f;
 8001336:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 800133a:	60bb      	str	r3, [r7, #8]
		}
	}

	Motors_Speed_inPercent(left, right);
 800133c:	edd7 0a02 	vldr	s1, [r7, #8]
 8001340:	ed97 0a03 	vldr	s0, [r7, #12]
 8001344:	f7ff fe04 	bl	8000f50 <Motors_Speed_inPercent>
}
 8001348:	bf00      	nop
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	20000030 	.word	0x20000030
 8001354:	bf800000 	.word	0xbf800000

08001358 <tim1_init_1us>:

#define ECHO_TIMEOUT_US 30000U   /* 30 ms */

/* ---------- TIM1: 1 s tick ---------- */
static void tim1_init_1us(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 800135c:	4b0d      	ldr	r3, [pc, #52]	@ (8001394 <tim1_init_1us+0x3c>)
 800135e:	699b      	ldr	r3, [r3, #24]
 8001360:	4a0c      	ldr	r2, [pc, #48]	@ (8001394 <tim1_init_1us+0x3c>)
 8001362:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001366:	6193      	str	r3, [r2, #24]
    TIM1->PSC = 71;          /* 72 MHz / (71+1) = 1 MHz */
 8001368:	4b0b      	ldr	r3, [pc, #44]	@ (8001398 <tim1_init_1us+0x40>)
 800136a:	2247      	movs	r2, #71	@ 0x47
 800136c:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM1->ARR = 0xFFFF;
 800136e:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <tim1_init_1us+0x40>)
 8001370:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001374:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM1->CNT = 0;
 8001376:	4b08      	ldr	r3, [pc, #32]	@ (8001398 <tim1_init_1us+0x40>)
 8001378:	2200      	movs	r2, #0
 800137a:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 800137c:	4b06      	ldr	r3, [pc, #24]	@ (8001398 <tim1_init_1us+0x40>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a05      	ldr	r2, [pc, #20]	@ (8001398 <tim1_init_1us+0x40>)
 8001382:	f043 0301 	orr.w	r3, r3, #1
 8001386:	6013      	str	r3, [r2, #0]
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	40021000 	.word	0x40021000
 8001398:	40012c00 	.word	0x40012c00

0800139c <delay_us>:

static void delay_us(uint16_t us)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	80fb      	strh	r3, [r7, #6]
    TIM1->CNT = 0;
 80013a6:	4b08      	ldr	r3, [pc, #32]	@ (80013c8 <delay_us+0x2c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	625a      	str	r2, [r3, #36]	@ 0x24
    while (TIM1->CNT < us) { }
 80013ac:	bf00      	nop
 80013ae:	4b06      	ldr	r3, [pc, #24]	@ (80013c8 <delay_us+0x2c>)
 80013b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013b2:	88fb      	ldrh	r3, [r7, #6]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d3fa      	bcc.n	80013ae <delay_us+0x12>
}
 80013b8:	bf00      	nop
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	40012c00 	.word	0x40012c00

080013cc <wait_echo_state>:

/* wait for ECHO HIGH/LOW with timeout
   return 1 = timeout, 0 = OK
*/
static uint8_t wait_echo_state(uint8_t want_high, uint32_t timeout_us)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	6039      	str	r1, [r7, #0]
 80013d6:	71fb      	strb	r3, [r7, #7]
    TIM1->CNT = 0;
 80013d8:	4b14      	ldr	r3, [pc, #80]	@ (800142c <wait_echo_state+0x60>)
 80013da:	2200      	movs	r2, #0
 80013dc:	625a      	str	r2, [r3, #36]	@ 0x24

    if (want_high) {
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d015      	beq.n	8001410 <wait_echo_state+0x44>
        while ((GPIOB->IDR & ECHO_MASK) == 0U) {
 80013e4:	e006      	b.n	80013f4 <wait_echo_state+0x28>
            if (TIM1->CNT > timeout_us) return 1;
 80013e6:	4b11      	ldr	r3, [pc, #68]	@ (800142c <wait_echo_state+0x60>)
 80013e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013ea:	683a      	ldr	r2, [r7, #0]
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d201      	bcs.n	80013f4 <wait_echo_state+0x28>
 80013f0:	2301      	movs	r3, #1
 80013f2:	e014      	b.n	800141e <wait_echo_state+0x52>
        while ((GPIOB->IDR & ECHO_MASK) == 0U) {
 80013f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001430 <wait_echo_state+0x64>)
 80013f6:	691b      	ldr	r3, [r3, #16]
 80013f8:	f003 0310 	and.w	r3, r3, #16
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d0f2      	beq.n	80013e6 <wait_echo_state+0x1a>
 8001400:	e00c      	b.n	800141c <wait_echo_state+0x50>
        }
    } else {
        while ((GPIOB->IDR & ECHO_MASK) != 0U) {
            if (TIM1->CNT > timeout_us) return 1;
 8001402:	4b0a      	ldr	r3, [pc, #40]	@ (800142c <wait_echo_state+0x60>)
 8001404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001406:	683a      	ldr	r2, [r7, #0]
 8001408:	429a      	cmp	r2, r3
 800140a:	d201      	bcs.n	8001410 <wait_echo_state+0x44>
 800140c:	2301      	movs	r3, #1
 800140e:	e006      	b.n	800141e <wait_echo_state+0x52>
        while ((GPIOB->IDR & ECHO_MASK) != 0U) {
 8001410:	4b07      	ldr	r3, [pc, #28]	@ (8001430 <wait_echo_state+0x64>)
 8001412:	691b      	ldr	r3, [r3, #16]
 8001414:	f003 0310 	and.w	r3, r3, #16
 8001418:	2b00      	cmp	r3, #0
 800141a:	d1f2      	bne.n	8001402 <wait_echo_state+0x36>
        }
    }
    return 0;
 800141c:	2300      	movs	r3, #0
}
 800141e:	4618      	mov	r0, r3
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	40012c00 	.word	0x40012c00
 8001430:	48000400 	.word	0x48000400

08001434 <Ultrasonic_Init>:

/* ---------- INIT ---------- */
void Ultrasonic_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
    /* GPIOB clock */
    RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 8001438:	4b10      	ldr	r3, [pc, #64]	@ (800147c <Ultrasonic_Init+0x48>)
 800143a:	695b      	ldr	r3, [r3, #20]
 800143c:	4a0f      	ldr	r2, [pc, #60]	@ (800147c <Ultrasonic_Init+0x48>)
 800143e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001442:	6153      	str	r3, [r2, #20]

    /* PB3 = TRIG (output) */
    GPIOB->MODER &= ~(3U << (TRIG_PIN * 2U));
 8001444:	4b0e      	ldr	r3, [pc, #56]	@ (8001480 <Ultrasonic_Init+0x4c>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a0d      	ldr	r2, [pc, #52]	@ (8001480 <Ultrasonic_Init+0x4c>)
 800144a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800144e:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (1U << (TRIG_PIN * 2U));
 8001450:	4b0b      	ldr	r3, [pc, #44]	@ (8001480 <Ultrasonic_Init+0x4c>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a0a      	ldr	r2, [pc, #40]	@ (8001480 <Ultrasonic_Init+0x4c>)
 8001456:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800145a:	6013      	str	r3, [r2, #0]

    /* PB4 = ECHO (input) */
    GPIOB->MODER &= ~(3U << (ECHO_PIN * 2U));
 800145c:	4b08      	ldr	r3, [pc, #32]	@ (8001480 <Ultrasonic_Init+0x4c>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a07      	ldr	r2, [pc, #28]	@ (8001480 <Ultrasonic_Init+0x4c>)
 8001462:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001466:	6013      	str	r3, [r2, #0]

    /* TRIG low */
    GPIOB->ODR &= ~TRIG_MASK;
 8001468:	4b05      	ldr	r3, [pc, #20]	@ (8001480 <Ultrasonic_Init+0x4c>)
 800146a:	695b      	ldr	r3, [r3, #20]
 800146c:	4a04      	ldr	r2, [pc, #16]	@ (8001480 <Ultrasonic_Init+0x4c>)
 800146e:	f023 0308 	bic.w	r3, r3, #8
 8001472:	6153      	str	r3, [r2, #20]

    tim1_init_1us();
 8001474:	f7ff ff70 	bl	8001358 <tim1_init_1us>
}
 8001478:	bf00      	nop
 800147a:	bd80      	pop	{r7, pc}
 800147c:	40021000 	.word	0x40021000
 8001480:	48000400 	.word	0x48000400

08001484 <Ultrasonic_UpdateDistance>:

/* ---------- MERANIE ---------- */
float Ultrasonic_UpdateDistance(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
    uint32_t time_us;

    /* TRIG pulse 10 us */
    GPIOB->ODR &= ~TRIG_MASK;
 800148a:	4b24      	ldr	r3, [pc, #144]	@ (800151c <Ultrasonic_UpdateDistance+0x98>)
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	4a23      	ldr	r2, [pc, #140]	@ (800151c <Ultrasonic_UpdateDistance+0x98>)
 8001490:	f023 0308 	bic.w	r3, r3, #8
 8001494:	6153      	str	r3, [r2, #20]
    delay_us(2);
 8001496:	2002      	movs	r0, #2
 8001498:	f7ff ff80 	bl	800139c <delay_us>
    GPIOB->ODR |=  TRIG_MASK;
 800149c:	4b1f      	ldr	r3, [pc, #124]	@ (800151c <Ultrasonic_UpdateDistance+0x98>)
 800149e:	695b      	ldr	r3, [r3, #20]
 80014a0:	4a1e      	ldr	r2, [pc, #120]	@ (800151c <Ultrasonic_UpdateDistance+0x98>)
 80014a2:	f043 0308 	orr.w	r3, r3, #8
 80014a6:	6153      	str	r3, [r2, #20]
    delay_us(10);
 80014a8:	200a      	movs	r0, #10
 80014aa:	f7ff ff77 	bl	800139c <delay_us>
    GPIOB->ODR &= ~TRIG_MASK;
 80014ae:	4b1b      	ldr	r3, [pc, #108]	@ (800151c <Ultrasonic_UpdateDistance+0x98>)
 80014b0:	695b      	ldr	r3, [r3, #20]
 80014b2:	4a1a      	ldr	r2, [pc, #104]	@ (800151c <Ultrasonic_UpdateDistance+0x98>)
 80014b4:	f023 0308 	bic.w	r3, r3, #8
 80014b8:	6153      	str	r3, [r2, #20]

    /* wait ECHO HIGH */
    if (wait_echo_state(1, ECHO_TIMEOUT_US)) {
 80014ba:	f247 5130 	movw	r1, #30000	@ 0x7530
 80014be:	2001      	movs	r0, #1
 80014c0:	f7ff ff84 	bl	80013cc <wait_echo_state>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d005      	beq.n	80014d6 <Ultrasonic_UpdateDistance+0x52>
        distance_m = -1.0f;
 80014ca:	4b15      	ldr	r3, [pc, #84]	@ (8001520 <Ultrasonic_UpdateDistance+0x9c>)
 80014cc:	4a15      	ldr	r2, [pc, #84]	@ (8001524 <Ultrasonic_UpdateDistance+0xa0>)
 80014ce:	601a      	str	r2, [r3, #0]
        return 0.0f;
 80014d0:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8001528 <Ultrasonic_UpdateDistance+0xa4>
 80014d4:	e01c      	b.n	8001510 <Ultrasonic_UpdateDistance+0x8c>
    }

    /* measure HIGH width */
    TIM1->CNT = 0;
 80014d6:	4b15      	ldr	r3, [pc, #84]	@ (800152c <Ultrasonic_UpdateDistance+0xa8>)
 80014d8:	2200      	movs	r2, #0
 80014da:	625a      	str	r2, [r3, #36]	@ 0x24
    if (wait_echo_state(0, ECHO_TIMEOUT_US)) {
 80014dc:	f247 5130 	movw	r1, #30000	@ 0x7530
 80014e0:	2000      	movs	r0, #0
 80014e2:	f7ff ff73 	bl	80013cc <wait_echo_state>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d005      	beq.n	80014f8 <Ultrasonic_UpdateDistance+0x74>
        distance_m = -1.0f;
 80014ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001520 <Ultrasonic_UpdateDistance+0x9c>)
 80014ee:	4a0d      	ldr	r2, [pc, #52]	@ (8001524 <Ultrasonic_UpdateDistance+0xa0>)
 80014f0:	601a      	str	r2, [r3, #0]
        return 0.0f;
 80014f2:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8001528 <Ultrasonic_UpdateDistance+0xa4>
 80014f6:	e00b      	b.n	8001510 <Ultrasonic_UpdateDistance+0x8c>
    }

    time_us = TIM1->CNT;
 80014f8:	4b0c      	ldr	r3, [pc, #48]	@ (800152c <Ultrasonic_UpdateDistance+0xa8>)
 80014fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014fc:	607b      	str	r3, [r7, #4]

    /* prepoet na metre: m  us / 5800 */
    return (float)time_us / 5800.0f;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	ee07 3a90 	vmov	s15, r3
 8001504:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001508:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001530 <Ultrasonic_UpdateDistance+0xac>
 800150c:	eec7 7a26 	vdiv.f32	s15, s14, s13
}
 8001510:	eeb0 0a67 	vmov.f32	s0, s15
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	48000400 	.word	0x48000400
 8001520:	20000218 	.word	0x20000218
 8001524:	bf800000 	.word	0xbf800000
 8001528:	00000000 	.word	0x00000000
 800152c:	40012c00 	.word	0x40012c00
 8001530:	45b54000 	.word	0x45b54000

08001534 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001534:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800156c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001538:	f7ff f8d4 	bl	80006e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800153c:	480c      	ldr	r0, [pc, #48]	@ (8001570 <LoopForever+0x6>)
  ldr r1, =_edata
 800153e:	490d      	ldr	r1, [pc, #52]	@ (8001574 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001540:	4a0d      	ldr	r2, [pc, #52]	@ (8001578 <LoopForever+0xe>)
  movs r3, #0
 8001542:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001544:	e002      	b.n	800154c <LoopCopyDataInit>

08001546 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001546:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001548:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800154a:	3304      	adds	r3, #4

0800154c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800154c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800154e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001550:	d3f9      	bcc.n	8001546 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001552:	4a0a      	ldr	r2, [pc, #40]	@ (800157c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001554:	4c0a      	ldr	r4, [pc, #40]	@ (8001580 <LoopForever+0x16>)
  movs r3, #0
 8001556:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001558:	e001      	b.n	800155e <LoopFillZerobss>

0800155a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800155a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800155c:	3204      	adds	r2, #4

0800155e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800155e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001560:	d3fb      	bcc.n	800155a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001562:	f004 fa65 	bl	8005a30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001566:	f7fe ffc9 	bl	80004fc <main>

0800156a <LoopForever>:

LoopForever:
    b LoopForever
 800156a:	e7fe      	b.n	800156a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800156c:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001570:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001574:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001578:	08005ad0 	.word	0x08005ad0
  ldr r2, =_sbss
 800157c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001580:	20000220 	.word	0x20000220

08001584 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001584:	e7fe      	b.n	8001584 <ADC1_2_IRQHandler>
	...

08001588 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800158c:	4b08      	ldr	r3, [pc, #32]	@ (80015b0 <HAL_Init+0x28>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a07      	ldr	r2, [pc, #28]	@ (80015b0 <HAL_Init+0x28>)
 8001592:	f043 0310 	orr.w	r3, r3, #16
 8001596:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001598:	2003      	movs	r0, #3
 800159a:	f000 f92b 	bl	80017f4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800159e:	200f      	movs	r0, #15
 80015a0:	f000 f808 	bl	80015b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015a4:	f7ff f840 	bl	8000628 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	40022000 	.word	0x40022000

080015b4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015bc:	4b12      	ldr	r3, [pc, #72]	@ (8001608 <HAL_InitTick+0x54>)
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	4b12      	ldr	r3, [pc, #72]	@ (800160c <HAL_InitTick+0x58>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	4619      	mov	r1, r3
 80015c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80015d2:	4618      	mov	r0, r3
 80015d4:	f000 f943 	bl	800185e <HAL_SYSTICK_Config>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e00e      	b.n	8001600 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2b0f      	cmp	r3, #15
 80015e6:	d80a      	bhi.n	80015fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015e8:	2200      	movs	r2, #0
 80015ea:	6879      	ldr	r1, [r7, #4]
 80015ec:	f04f 30ff 	mov.w	r0, #4294967295
 80015f0:	f000 f90b 	bl	800180a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015f4:	4a06      	ldr	r2, [pc, #24]	@ (8001610 <HAL_InitTick+0x5c>)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80015fa:	2300      	movs	r3, #0
 80015fc:	e000      	b.n	8001600 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
}
 8001600:	4618      	mov	r0, r3
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20000000 	.word	0x20000000
 800160c:	20000010 	.word	0x20000010
 8001610:	2000000c 	.word	0x2000000c

08001614 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001618:	4b06      	ldr	r3, [pc, #24]	@ (8001634 <HAL_IncTick+0x20>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	461a      	mov	r2, r3
 800161e:	4b06      	ldr	r3, [pc, #24]	@ (8001638 <HAL_IncTick+0x24>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4413      	add	r3, r2
 8001624:	4a04      	ldr	r2, [pc, #16]	@ (8001638 <HAL_IncTick+0x24>)
 8001626:	6013      	str	r3, [r2, #0]
}
 8001628:	bf00      	nop
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	20000010 	.word	0x20000010
 8001638:	2000021c 	.word	0x2000021c

0800163c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001640:	4b03      	ldr	r3, [pc, #12]	@ (8001650 <HAL_GetTick+0x14>)
 8001642:	681b      	ldr	r3, [r3, #0]
}
 8001644:	4618      	mov	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	2000021c 	.word	0x2000021c

08001654 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001654:	b480      	push	{r7}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f003 0307 	and.w	r3, r3, #7
 8001662:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001664:	4b0c      	ldr	r3, [pc, #48]	@ (8001698 <__NVIC_SetPriorityGrouping+0x44>)
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800166a:	68ba      	ldr	r2, [r7, #8]
 800166c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001670:	4013      	ands	r3, r2
 8001672:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800167c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001680:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001684:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001686:	4a04      	ldr	r2, [pc, #16]	@ (8001698 <__NVIC_SetPriorityGrouping+0x44>)
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	60d3      	str	r3, [r2, #12]
}
 800168c:	bf00      	nop
 800168e:	3714      	adds	r7, #20
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016a0:	4b04      	ldr	r3, [pc, #16]	@ (80016b4 <__NVIC_GetPriorityGrouping+0x18>)
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	0a1b      	lsrs	r3, r3, #8
 80016a6:	f003 0307 	and.w	r3, r3, #7
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	e000ed00 	.word	0xe000ed00

080016b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	db0b      	blt.n	80016e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ca:	79fb      	ldrb	r3, [r7, #7]
 80016cc:	f003 021f 	and.w	r2, r3, #31
 80016d0:	4907      	ldr	r1, [pc, #28]	@ (80016f0 <__NVIC_EnableIRQ+0x38>)
 80016d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d6:	095b      	lsrs	r3, r3, #5
 80016d8:	2001      	movs	r0, #1
 80016da:	fa00 f202 	lsl.w	r2, r0, r2
 80016de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016e2:	bf00      	nop
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	e000e100 	.word	0xe000e100

080016f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	6039      	str	r1, [r7, #0]
 80016fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001704:	2b00      	cmp	r3, #0
 8001706:	db0a      	blt.n	800171e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	b2da      	uxtb	r2, r3
 800170c:	490c      	ldr	r1, [pc, #48]	@ (8001740 <__NVIC_SetPriority+0x4c>)
 800170e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001712:	0112      	lsls	r2, r2, #4
 8001714:	b2d2      	uxtb	r2, r2
 8001716:	440b      	add	r3, r1
 8001718:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800171c:	e00a      	b.n	8001734 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	b2da      	uxtb	r2, r3
 8001722:	4908      	ldr	r1, [pc, #32]	@ (8001744 <__NVIC_SetPriority+0x50>)
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	f003 030f 	and.w	r3, r3, #15
 800172a:	3b04      	subs	r3, #4
 800172c:	0112      	lsls	r2, r2, #4
 800172e:	b2d2      	uxtb	r2, r2
 8001730:	440b      	add	r3, r1
 8001732:	761a      	strb	r2, [r3, #24]
}
 8001734:	bf00      	nop
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr
 8001740:	e000e100 	.word	0xe000e100
 8001744:	e000ed00 	.word	0xe000ed00

08001748 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001748:	b480      	push	{r7}
 800174a:	b089      	sub	sp, #36	@ 0x24
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	f1c3 0307 	rsb	r3, r3, #7
 8001762:	2b04      	cmp	r3, #4
 8001764:	bf28      	it	cs
 8001766:	2304      	movcs	r3, #4
 8001768:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	3304      	adds	r3, #4
 800176e:	2b06      	cmp	r3, #6
 8001770:	d902      	bls.n	8001778 <NVIC_EncodePriority+0x30>
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	3b03      	subs	r3, #3
 8001776:	e000      	b.n	800177a <NVIC_EncodePriority+0x32>
 8001778:	2300      	movs	r3, #0
 800177a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800177c:	f04f 32ff 	mov.w	r2, #4294967295
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	fa02 f303 	lsl.w	r3, r2, r3
 8001786:	43da      	mvns	r2, r3
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	401a      	ands	r2, r3
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001790:	f04f 31ff 	mov.w	r1, #4294967295
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	fa01 f303 	lsl.w	r3, r1, r3
 800179a:	43d9      	mvns	r1, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a0:	4313      	orrs	r3, r2
         );
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3724      	adds	r7, #36	@ 0x24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
	...

080017b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3b01      	subs	r3, #1
 80017bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017c0:	d301      	bcc.n	80017c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017c2:	2301      	movs	r3, #1
 80017c4:	e00f      	b.n	80017e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017c6:	4a0a      	ldr	r2, [pc, #40]	@ (80017f0 <SysTick_Config+0x40>)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	3b01      	subs	r3, #1
 80017cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017ce:	210f      	movs	r1, #15
 80017d0:	f04f 30ff 	mov.w	r0, #4294967295
 80017d4:	f7ff ff8e 	bl	80016f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017d8:	4b05      	ldr	r3, [pc, #20]	@ (80017f0 <SysTick_Config+0x40>)
 80017da:	2200      	movs	r2, #0
 80017dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017de:	4b04      	ldr	r3, [pc, #16]	@ (80017f0 <SysTick_Config+0x40>)
 80017e0:	2207      	movs	r2, #7
 80017e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	e000e010 	.word	0xe000e010

080017f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017fc:	6878      	ldr	r0, [r7, #4]
 80017fe:	f7ff ff29 	bl	8001654 <__NVIC_SetPriorityGrouping>
}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}

0800180a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800180a:	b580      	push	{r7, lr}
 800180c:	b086      	sub	sp, #24
 800180e:	af00      	add	r7, sp, #0
 8001810:	4603      	mov	r3, r0
 8001812:	60b9      	str	r1, [r7, #8]
 8001814:	607a      	str	r2, [r7, #4]
 8001816:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001818:	2300      	movs	r3, #0
 800181a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800181c:	f7ff ff3e 	bl	800169c <__NVIC_GetPriorityGrouping>
 8001820:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	68b9      	ldr	r1, [r7, #8]
 8001826:	6978      	ldr	r0, [r7, #20]
 8001828:	f7ff ff8e 	bl	8001748 <NVIC_EncodePriority>
 800182c:	4602      	mov	r2, r0
 800182e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001832:	4611      	mov	r1, r2
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff ff5d 	bl	80016f4 <__NVIC_SetPriority>
}
 800183a:	bf00      	nop
 800183c:	3718      	adds	r7, #24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	b082      	sub	sp, #8
 8001846:	af00      	add	r7, sp, #0
 8001848:	4603      	mov	r3, r0
 800184a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800184c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff ff31 	bl	80016b8 <__NVIC_EnableIRQ>
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b082      	sub	sp, #8
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f7ff ffa2 	bl	80017b0 <SysTick_Config>
 800186c:	4603      	mov	r3, r0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001876:	b480      	push	{r7}
 8001878:	b083      	sub	sp, #12
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d101      	bne.n	8001888 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e02e      	b.n	80018e6 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800188e:	2b02      	cmp	r3, #2
 8001890:	d008      	beq.n	80018a4 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2204      	movs	r2, #4
 8001896:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2200      	movs	r2, #0
 800189c:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e020      	b.n	80018e6 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f022 020e 	bic.w	r2, r2, #14
 80018b2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f022 0201 	bic.w	r2, r2, #1
 80018c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018cc:	2101      	movs	r1, #1
 80018ce:	fa01 f202 	lsl.w	r2, r1, r2
 80018d2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2201      	movs	r2, #1
 80018d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2200      	movs	r2, #0
 80018e0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr

080018f2 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b084      	sub	sp, #16
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018fa:	2300      	movs	r3, #0
 80018fc:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001904:	2b02      	cmp	r3, #2
 8001906:	d005      	beq.n	8001914 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2204      	movs	r2, #4
 800190c:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	73fb      	strb	r3, [r7, #15]
 8001912:	e027      	b.n	8001964 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f022 020e 	bic.w	r2, r2, #14
 8001922:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f022 0201 	bic.w	r2, r2, #1
 8001932:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800193c:	2101      	movs	r1, #1
 800193e:	fa01 f202 	lsl.w	r2, r1, r2
 8001942:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2201      	movs	r2, #1
 8001948:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2200      	movs	r2, #0
 8001950:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001958:	2b00      	cmp	r3, #0
 800195a:	d003      	beq.n	8001964 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	4798      	blx	r3
    }
  }
  return status;
 8001964:	7bfb      	ldrb	r3, [r7, #15]
}
 8001966:	4618      	mov	r0, r3
 8001968:	3710      	adds	r7, #16
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
	...

08001970 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001970:	b480      	push	{r7}
 8001972:	b087      	sub	sp, #28
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800197a:	2300      	movs	r3, #0
 800197c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800197e:	e14e      	b.n	8001c1e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	2101      	movs	r1, #1
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	fa01 f303 	lsl.w	r3, r1, r3
 800198c:	4013      	ands	r3, r2
 800198e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2b00      	cmp	r3, #0
 8001994:	f000 8140 	beq.w	8001c18 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f003 0303 	and.w	r3, r3, #3
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d005      	beq.n	80019b0 <HAL_GPIO_Init+0x40>
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f003 0303 	and.w	r3, r3, #3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d130      	bne.n	8001a12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	2203      	movs	r2, #3
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	43db      	mvns	r3, r3
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4013      	ands	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	68da      	ldr	r2, [r3, #12]
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	693a      	ldr	r2, [r7, #16]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019e6:	2201      	movs	r2, #1
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43db      	mvns	r3, r3
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	4013      	ands	r3, r2
 80019f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	091b      	lsrs	r3, r3, #4
 80019fc:	f003 0201 	and.w	r2, r3, #1
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	fa02 f303 	lsl.w	r3, r2, r3
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f003 0303 	and.w	r3, r3, #3
 8001a1a:	2b03      	cmp	r3, #3
 8001a1c:	d017      	beq.n	8001a4e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	2203      	movs	r2, #3
 8001a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2e:	43db      	mvns	r3, r3
 8001a30:	693a      	ldr	r2, [r7, #16]
 8001a32:	4013      	ands	r3, r2
 8001a34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	689a      	ldr	r2, [r3, #8]
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	4313      	orrs	r3, r2
 8001a46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f003 0303 	and.w	r3, r3, #3
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d123      	bne.n	8001aa2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	08da      	lsrs	r2, r3, #3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	3208      	adds	r2, #8
 8001a62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	f003 0307 	and.w	r3, r3, #7
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	220f      	movs	r2, #15
 8001a72:	fa02 f303 	lsl.w	r3, r2, r3
 8001a76:	43db      	mvns	r3, r3
 8001a78:	693a      	ldr	r2, [r7, #16]
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	691a      	ldr	r2, [r3, #16]
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	f003 0307 	and.w	r3, r3, #7
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	08da      	lsrs	r2, r3, #3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	3208      	adds	r2, #8
 8001a9c:	6939      	ldr	r1, [r7, #16]
 8001a9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	2203      	movs	r2, #3
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	43db      	mvns	r3, r3
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f003 0203 	and.w	r2, r3, #3
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aca:	693a      	ldr	r2, [r7, #16]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	693a      	ldr	r2, [r7, #16]
 8001ad4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	f000 809a 	beq.w	8001c18 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ae4:	4b55      	ldr	r3, [pc, #340]	@ (8001c3c <HAL_GPIO_Init+0x2cc>)
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	4a54      	ldr	r2, [pc, #336]	@ (8001c3c <HAL_GPIO_Init+0x2cc>)
 8001aea:	f043 0301 	orr.w	r3, r3, #1
 8001aee:	6193      	str	r3, [r2, #24]
 8001af0:	4b52      	ldr	r3, [pc, #328]	@ (8001c3c <HAL_GPIO_Init+0x2cc>)
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	f003 0301 	and.w	r3, r3, #1
 8001af8:	60bb      	str	r3, [r7, #8]
 8001afa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001afc:	4a50      	ldr	r2, [pc, #320]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	089b      	lsrs	r3, r3, #2
 8001b02:	3302      	adds	r3, #2
 8001b04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b08:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	f003 0303 	and.w	r3, r3, #3
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	220f      	movs	r2, #15
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	43db      	mvns	r3, r3
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001b26:	d013      	beq.n	8001b50 <HAL_GPIO_Init+0x1e0>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	4a46      	ldr	r2, [pc, #280]	@ (8001c44 <HAL_GPIO_Init+0x2d4>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d00d      	beq.n	8001b4c <HAL_GPIO_Init+0x1dc>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	4a45      	ldr	r2, [pc, #276]	@ (8001c48 <HAL_GPIO_Init+0x2d8>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d007      	beq.n	8001b48 <HAL_GPIO_Init+0x1d8>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	4a44      	ldr	r2, [pc, #272]	@ (8001c4c <HAL_GPIO_Init+0x2dc>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d101      	bne.n	8001b44 <HAL_GPIO_Init+0x1d4>
 8001b40:	2303      	movs	r3, #3
 8001b42:	e006      	b.n	8001b52 <HAL_GPIO_Init+0x1e2>
 8001b44:	2305      	movs	r3, #5
 8001b46:	e004      	b.n	8001b52 <HAL_GPIO_Init+0x1e2>
 8001b48:	2302      	movs	r3, #2
 8001b4a:	e002      	b.n	8001b52 <HAL_GPIO_Init+0x1e2>
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e000      	b.n	8001b52 <HAL_GPIO_Init+0x1e2>
 8001b50:	2300      	movs	r3, #0
 8001b52:	697a      	ldr	r2, [r7, #20]
 8001b54:	f002 0203 	and.w	r2, r2, #3
 8001b58:	0092      	lsls	r2, r2, #2
 8001b5a:	4093      	lsls	r3, r2
 8001b5c:	693a      	ldr	r2, [r7, #16]
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b62:	4937      	ldr	r1, [pc, #220]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	089b      	lsrs	r3, r3, #2
 8001b68:	3302      	adds	r3, #2
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b70:	4b37      	ldr	r3, [pc, #220]	@ (8001c50 <HAL_GPIO_Init+0x2e0>)
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	43db      	mvns	r3, r3
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d003      	beq.n	8001b94 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001b94:	4a2e      	ldr	r2, [pc, #184]	@ (8001c50 <HAL_GPIO_Init+0x2e0>)
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b9a:	4b2d      	ldr	r3, [pc, #180]	@ (8001c50 <HAL_GPIO_Init+0x2e0>)
 8001b9c:	68db      	ldr	r3, [r3, #12]
 8001b9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	43db      	mvns	r3, r3
 8001ba4:	693a      	ldr	r2, [r7, #16]
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d003      	beq.n	8001bbe <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001bbe:	4a24      	ldr	r2, [pc, #144]	@ (8001c50 <HAL_GPIO_Init+0x2e0>)
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bc4:	4b22      	ldr	r3, [pc, #136]	@ (8001c50 <HAL_GPIO_Init+0x2e0>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	43db      	mvns	r3, r3
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d003      	beq.n	8001be8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001be0:	693a      	ldr	r2, [r7, #16]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001be8:	4a19      	ldr	r2, [pc, #100]	@ (8001c50 <HAL_GPIO_Init+0x2e0>)
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bee:	4b18      	ldr	r3, [pc, #96]	@ (8001c50 <HAL_GPIO_Init+0x2e0>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	43db      	mvns	r3, r3
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d003      	beq.n	8001c12 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001c0a:	693a      	ldr	r2, [r7, #16]
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c12:	4a0f      	ldr	r2, [pc, #60]	@ (8001c50 <HAL_GPIO_Init+0x2e0>)
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	fa22 f303 	lsr.w	r3, r2, r3
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	f47f aea9 	bne.w	8001980 <HAL_GPIO_Init+0x10>
  }
}
 8001c2e:	bf00      	nop
 8001c30:	bf00      	nop
 8001c32:	371c      	adds	r7, #28
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr
 8001c3c:	40021000 	.word	0x40021000
 8001c40:	40010000 	.word	0x40010000
 8001c44:	48000400 	.word	0x48000400
 8001c48:	48000800 	.word	0x48000800
 8001c4c:	48000c00 	.word	0x48000c00
 8001c50:	40010400 	.word	0x40010400

08001c54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	807b      	strh	r3, [r7, #2]
 8001c60:	4613      	mov	r3, r2
 8001c62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c64:	787b      	ldrb	r3, [r7, #1]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d003      	beq.n	8001c72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c6a:	887a      	ldrh	r2, [r7, #2]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c70:	e002      	b.n	8001c78 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c72:	887a      	ldrh	r2, [r7, #2]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c78:	bf00      	nop
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d101      	bne.n	8001c96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e08d      	b.n	8001db2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d106      	bne.n	8001cb0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f7fe fbe2 	bl	8000474 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2224      	movs	r2, #36	@ 0x24
 8001cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f022 0201 	bic.w	r2, r2, #1
 8001cc6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	685a      	ldr	r2, [r3, #4]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001cd4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	689a      	ldr	r2, [r3, #8]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ce4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d107      	bne.n	8001cfe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	689a      	ldr	r2, [r3, #8]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001cfa:	609a      	str	r2, [r3, #8]
 8001cfc:	e006      	b.n	8001d0c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	689a      	ldr	r2, [r3, #8]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001d0a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	2b02      	cmp	r3, #2
 8001d12:	d108      	bne.n	8001d26 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	685a      	ldr	r2, [r3, #4]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d22:	605a      	str	r2, [r3, #4]
 8001d24:	e007      	b.n	8001d36 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	685a      	ldr	r2, [r3, #4]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d34:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	6812      	ldr	r2, [r2, #0]
 8001d40:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d48:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68da      	ldr	r2, [r3, #12]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d58:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	691a      	ldr	r2, [r3, #16]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	695b      	ldr	r3, [r3, #20]
 8001d62:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	699b      	ldr	r3, [r3, #24]
 8001d6a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	430a      	orrs	r2, r1
 8001d72:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	69d9      	ldr	r1, [r3, #28]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a1a      	ldr	r2, [r3, #32]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	430a      	orrs	r2, r1
 8001d82:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f042 0201 	orr.w	r2, r2, #1
 8001d92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2200      	movs	r2, #0
 8001d98:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2220      	movs	r2, #32
 8001d9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2200      	movs	r2, #0
 8001dac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}

08001dba <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	b083      	sub	sp, #12
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
 8001dc2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	2b20      	cmp	r3, #32
 8001dce:	d138      	bne.n	8001e42 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d101      	bne.n	8001dde <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001dda:	2302      	movs	r3, #2
 8001ddc:	e032      	b.n	8001e44 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2201      	movs	r2, #1
 8001de2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2224      	movs	r2, #36	@ 0x24
 8001dea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f022 0201 	bic.w	r2, r2, #1
 8001dfc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001e0c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	6819      	ldr	r1, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	683a      	ldr	r2, [r7, #0]
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f042 0201 	orr.w	r2, r2, #1
 8001e2c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2220      	movs	r2, #32
 8001e32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	e000      	b.n	8001e44 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e42:	2302      	movs	r3, #2
  }
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	370c      	adds	r7, #12
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b20      	cmp	r3, #32
 8001e64:	d139      	bne.n	8001eda <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d101      	bne.n	8001e74 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001e70:	2302      	movs	r3, #2
 8001e72:	e033      	b.n	8001edc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2201      	movs	r2, #1
 8001e78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2224      	movs	r2, #36	@ 0x24
 8001e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f022 0201 	bic.w	r2, r2, #1
 8001e92:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001ea2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	021b      	lsls	r3, r3, #8
 8001ea8:	68fa      	ldr	r2, [r7, #12]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	68fa      	ldr	r2, [r7, #12]
 8001eb4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f042 0201 	orr.w	r2, r2, #1
 8001ec4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2220      	movs	r2, #32
 8001eca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	e000      	b.n	8001edc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001eda:	2302      	movs	r3, #2
  }
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3714      	adds	r7, #20
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ef4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ef8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001efa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001efe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d102      	bne.n	8001f0e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	f000 bff4 	b.w	8002ef6 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f12:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f000 816d 	beq.w	80021fe <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001f24:	4bb4      	ldr	r3, [pc, #720]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f003 030c 	and.w	r3, r3, #12
 8001f2c:	2b04      	cmp	r3, #4
 8001f2e:	d00c      	beq.n	8001f4a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f30:	4bb1      	ldr	r3, [pc, #708]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f003 030c 	and.w	r3, r3, #12
 8001f38:	2b08      	cmp	r3, #8
 8001f3a:	d157      	bne.n	8001fec <HAL_RCC_OscConfig+0x104>
 8001f3c:	4bae      	ldr	r3, [pc, #696]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f48:	d150      	bne.n	8001fec <HAL_RCC_OscConfig+0x104>
 8001f4a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f4e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f52:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001f56:	fa93 f3a3 	rbit	r3, r3
 8001f5a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001f5e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f62:	fab3 f383 	clz	r3, r3
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f6a:	d802      	bhi.n	8001f72 <HAL_RCC_OscConfig+0x8a>
 8001f6c:	4ba2      	ldr	r3, [pc, #648]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	e015      	b.n	8001f9e <HAL_RCC_OscConfig+0xb6>
 8001f72:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f76:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f7a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001f7e:	fa93 f3a3 	rbit	r3, r3
 8001f82:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001f86:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f8a:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001f8e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001f92:	fa93 f3a3 	rbit	r3, r3
 8001f96:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001f9a:	4b97      	ldr	r3, [pc, #604]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 8001f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f9e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001fa2:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001fa6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001faa:	fa92 f2a2 	rbit	r2, r2
 8001fae:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001fb2:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001fb6:	fab2 f282 	clz	r2, r2
 8001fba:	b2d2      	uxtb	r2, r2
 8001fbc:	f042 0220 	orr.w	r2, r2, #32
 8001fc0:	b2d2      	uxtb	r2, r2
 8001fc2:	f002 021f 	and.w	r2, r2, #31
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	fa01 f202 	lsl.w	r2, r1, r2
 8001fcc:	4013      	ands	r3, r2
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	f000 8114 	beq.w	80021fc <HAL_RCC_OscConfig+0x314>
 8001fd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fd8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	f040 810b 	bne.w	80021fc <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	f000 bf85 	b.w	8002ef6 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ff0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ffc:	d106      	bne.n	800200c <HAL_RCC_OscConfig+0x124>
 8001ffe:	4b7e      	ldr	r3, [pc, #504]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a7d      	ldr	r2, [pc, #500]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 8002004:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002008:	6013      	str	r3, [r2, #0]
 800200a:	e036      	b.n	800207a <HAL_RCC_OscConfig+0x192>
 800200c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002010:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d10c      	bne.n	8002036 <HAL_RCC_OscConfig+0x14e>
 800201c:	4b76      	ldr	r3, [pc, #472]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a75      	ldr	r2, [pc, #468]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 8002022:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002026:	6013      	str	r3, [r2, #0]
 8002028:	4b73      	ldr	r3, [pc, #460]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a72      	ldr	r2, [pc, #456]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 800202e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002032:	6013      	str	r3, [r2, #0]
 8002034:	e021      	b.n	800207a <HAL_RCC_OscConfig+0x192>
 8002036:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800203a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002046:	d10c      	bne.n	8002062 <HAL_RCC_OscConfig+0x17a>
 8002048:	4b6b      	ldr	r3, [pc, #428]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a6a      	ldr	r2, [pc, #424]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 800204e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002052:	6013      	str	r3, [r2, #0]
 8002054:	4b68      	ldr	r3, [pc, #416]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a67      	ldr	r2, [pc, #412]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 800205a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800205e:	6013      	str	r3, [r2, #0]
 8002060:	e00b      	b.n	800207a <HAL_RCC_OscConfig+0x192>
 8002062:	4b65      	ldr	r3, [pc, #404]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a64      	ldr	r2, [pc, #400]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 8002068:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800206c:	6013      	str	r3, [r2, #0]
 800206e:	4b62      	ldr	r3, [pc, #392]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a61      	ldr	r2, [pc, #388]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 8002074:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002078:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800207a:	4b5f      	ldr	r3, [pc, #380]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 800207c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800207e:	f023 020f 	bic.w	r2, r3, #15
 8002082:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002086:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	495a      	ldr	r1, [pc, #360]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 8002090:	4313      	orrs	r3, r2
 8002092:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002094:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002098:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d054      	beq.n	800214e <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a4:	f7ff faca 	bl	800163c <HAL_GetTick>
 80020a8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ac:	e00a      	b.n	80020c4 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020ae:	f7ff fac5 	bl	800163c <HAL_GetTick>
 80020b2:	4602      	mov	r2, r0
 80020b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	2b64      	cmp	r3, #100	@ 0x64
 80020bc:	d902      	bls.n	80020c4 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 80020be:	2303      	movs	r3, #3
 80020c0:	f000 bf19 	b.w	8002ef6 <HAL_RCC_OscConfig+0x100e>
 80020c4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020c8:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020cc:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80020d0:	fa93 f3a3 	rbit	r3, r3
 80020d4:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80020d8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020dc:	fab3 f383 	clz	r3, r3
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b3f      	cmp	r3, #63	@ 0x3f
 80020e4:	d802      	bhi.n	80020ec <HAL_RCC_OscConfig+0x204>
 80020e6:	4b44      	ldr	r3, [pc, #272]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	e015      	b.n	8002118 <HAL_RCC_OscConfig+0x230>
 80020ec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020f0:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80020f8:	fa93 f3a3 	rbit	r3, r3
 80020fc:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002100:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002104:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002108:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800210c:	fa93 f3a3 	rbit	r3, r3
 8002110:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002114:	4b38      	ldr	r3, [pc, #224]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 8002116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002118:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800211c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002120:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002124:	fa92 f2a2 	rbit	r2, r2
 8002128:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 800212c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002130:	fab2 f282 	clz	r2, r2
 8002134:	b2d2      	uxtb	r2, r2
 8002136:	f042 0220 	orr.w	r2, r2, #32
 800213a:	b2d2      	uxtb	r2, r2
 800213c:	f002 021f 	and.w	r2, r2, #31
 8002140:	2101      	movs	r1, #1
 8002142:	fa01 f202 	lsl.w	r2, r1, r2
 8002146:	4013      	ands	r3, r2
 8002148:	2b00      	cmp	r3, #0
 800214a:	d0b0      	beq.n	80020ae <HAL_RCC_OscConfig+0x1c6>
 800214c:	e057      	b.n	80021fe <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800214e:	f7ff fa75 	bl	800163c <HAL_GetTick>
 8002152:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002156:	e00a      	b.n	800216e <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002158:	f7ff fa70 	bl	800163c <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	2b64      	cmp	r3, #100	@ 0x64
 8002166:	d902      	bls.n	800216e <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8002168:	2303      	movs	r3, #3
 800216a:	f000 bec4 	b.w	8002ef6 <HAL_RCC_OscConfig+0x100e>
 800216e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002172:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002176:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800217a:	fa93 f3a3 	rbit	r3, r3
 800217e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002182:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002186:	fab3 f383 	clz	r3, r3
 800218a:	b2db      	uxtb	r3, r3
 800218c:	2b3f      	cmp	r3, #63	@ 0x3f
 800218e:	d802      	bhi.n	8002196 <HAL_RCC_OscConfig+0x2ae>
 8002190:	4b19      	ldr	r3, [pc, #100]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	e015      	b.n	80021c2 <HAL_RCC_OscConfig+0x2da>
 8002196:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800219a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800219e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80021a2:	fa93 f3a3 	rbit	r3, r3
 80021a6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80021aa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021ae:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80021b2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80021b6:	fa93 f3a3 	rbit	r3, r3
 80021ba:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80021be:	4b0e      	ldr	r3, [pc, #56]	@ (80021f8 <HAL_RCC_OscConfig+0x310>)
 80021c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021c2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80021c6:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80021ca:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80021ce:	fa92 f2a2 	rbit	r2, r2
 80021d2:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80021d6:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80021da:	fab2 f282 	clz	r2, r2
 80021de:	b2d2      	uxtb	r2, r2
 80021e0:	f042 0220 	orr.w	r2, r2, #32
 80021e4:	b2d2      	uxtb	r2, r2
 80021e6:	f002 021f 	and.w	r2, r2, #31
 80021ea:	2101      	movs	r1, #1
 80021ec:	fa01 f202 	lsl.w	r2, r1, r2
 80021f0:	4013      	ands	r3, r2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d1b0      	bne.n	8002158 <HAL_RCC_OscConfig+0x270>
 80021f6:	e002      	b.n	80021fe <HAL_RCC_OscConfig+0x316>
 80021f8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002202:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b00      	cmp	r3, #0
 8002210:	f000 816c 	beq.w	80024ec <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002214:	4bcc      	ldr	r3, [pc, #816]	@ (8002548 <HAL_RCC_OscConfig+0x660>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f003 030c 	and.w	r3, r3, #12
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00b      	beq.n	8002238 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002220:	4bc9      	ldr	r3, [pc, #804]	@ (8002548 <HAL_RCC_OscConfig+0x660>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f003 030c 	and.w	r3, r3, #12
 8002228:	2b08      	cmp	r3, #8
 800222a:	d16d      	bne.n	8002308 <HAL_RCC_OscConfig+0x420>
 800222c:	4bc6      	ldr	r3, [pc, #792]	@ (8002548 <HAL_RCC_OscConfig+0x660>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d167      	bne.n	8002308 <HAL_RCC_OscConfig+0x420>
 8002238:	2302      	movs	r3, #2
 800223a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800223e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002242:	fa93 f3a3 	rbit	r3, r3
 8002246:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800224a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800224e:	fab3 f383 	clz	r3, r3
 8002252:	b2db      	uxtb	r3, r3
 8002254:	2b3f      	cmp	r3, #63	@ 0x3f
 8002256:	d802      	bhi.n	800225e <HAL_RCC_OscConfig+0x376>
 8002258:	4bbb      	ldr	r3, [pc, #748]	@ (8002548 <HAL_RCC_OscConfig+0x660>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	e013      	b.n	8002286 <HAL_RCC_OscConfig+0x39e>
 800225e:	2302      	movs	r3, #2
 8002260:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002264:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002268:	fa93 f3a3 	rbit	r3, r3
 800226c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002270:	2302      	movs	r3, #2
 8002272:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002276:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800227a:	fa93 f3a3 	rbit	r3, r3
 800227e:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002282:	4bb1      	ldr	r3, [pc, #708]	@ (8002548 <HAL_RCC_OscConfig+0x660>)
 8002284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002286:	2202      	movs	r2, #2
 8002288:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 800228c:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002290:	fa92 f2a2 	rbit	r2, r2
 8002294:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002298:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800229c:	fab2 f282 	clz	r2, r2
 80022a0:	b2d2      	uxtb	r2, r2
 80022a2:	f042 0220 	orr.w	r2, r2, #32
 80022a6:	b2d2      	uxtb	r2, r2
 80022a8:	f002 021f 	and.w	r2, r2, #31
 80022ac:	2101      	movs	r1, #1
 80022ae:	fa01 f202 	lsl.w	r2, r1, r2
 80022b2:	4013      	ands	r3, r2
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d00a      	beq.n	80022ce <HAL_RCC_OscConfig+0x3e6>
 80022b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022bc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	691b      	ldr	r3, [r3, #16]
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d002      	beq.n	80022ce <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	f000 be14 	b.w	8002ef6 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ce:	4b9e      	ldr	r3, [pc, #632]	@ (8002548 <HAL_RCC_OscConfig+0x660>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022da:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	695b      	ldr	r3, [r3, #20]
 80022e2:	21f8      	movs	r1, #248	@ 0xf8
 80022e4:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e8:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80022ec:	fa91 f1a1 	rbit	r1, r1
 80022f0:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80022f4:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80022f8:	fab1 f181 	clz	r1, r1
 80022fc:	b2c9      	uxtb	r1, r1
 80022fe:	408b      	lsls	r3, r1
 8002300:	4991      	ldr	r1, [pc, #580]	@ (8002548 <HAL_RCC_OscConfig+0x660>)
 8002302:	4313      	orrs	r3, r2
 8002304:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002306:	e0f1      	b.n	80024ec <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002308:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800230c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	691b      	ldr	r3, [r3, #16]
 8002314:	2b00      	cmp	r3, #0
 8002316:	f000 8083 	beq.w	8002420 <HAL_RCC_OscConfig+0x538>
 800231a:	2301      	movs	r3, #1
 800231c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002320:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002324:	fa93 f3a3 	rbit	r3, r3
 8002328:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 800232c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002330:	fab3 f383 	clz	r3, r3
 8002334:	b2db      	uxtb	r3, r3
 8002336:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800233a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	461a      	mov	r2, r3
 8002342:	2301      	movs	r3, #1
 8002344:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002346:	f7ff f979 	bl	800163c <HAL_GetTick>
 800234a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800234e:	e00a      	b.n	8002366 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002350:	f7ff f974 	bl	800163c <HAL_GetTick>
 8002354:	4602      	mov	r2, r0
 8002356:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	2b02      	cmp	r3, #2
 800235e:	d902      	bls.n	8002366 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8002360:	2303      	movs	r3, #3
 8002362:	f000 bdc8 	b.w	8002ef6 <HAL_RCC_OscConfig+0x100e>
 8002366:	2302      	movs	r3, #2
 8002368:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800236c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002370:	fa93 f3a3 	rbit	r3, r3
 8002374:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002378:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800237c:	fab3 f383 	clz	r3, r3
 8002380:	b2db      	uxtb	r3, r3
 8002382:	2b3f      	cmp	r3, #63	@ 0x3f
 8002384:	d802      	bhi.n	800238c <HAL_RCC_OscConfig+0x4a4>
 8002386:	4b70      	ldr	r3, [pc, #448]	@ (8002548 <HAL_RCC_OscConfig+0x660>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	e013      	b.n	80023b4 <HAL_RCC_OscConfig+0x4cc>
 800238c:	2302      	movs	r3, #2
 800238e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002392:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002396:	fa93 f3a3 	rbit	r3, r3
 800239a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800239e:	2302      	movs	r3, #2
 80023a0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80023a4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80023a8:	fa93 f3a3 	rbit	r3, r3
 80023ac:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80023b0:	4b65      	ldr	r3, [pc, #404]	@ (8002548 <HAL_RCC_OscConfig+0x660>)
 80023b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b4:	2202      	movs	r2, #2
 80023b6:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80023ba:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80023be:	fa92 f2a2 	rbit	r2, r2
 80023c2:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80023c6:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80023ca:	fab2 f282 	clz	r2, r2
 80023ce:	b2d2      	uxtb	r2, r2
 80023d0:	f042 0220 	orr.w	r2, r2, #32
 80023d4:	b2d2      	uxtb	r2, r2
 80023d6:	f002 021f 	and.w	r2, r2, #31
 80023da:	2101      	movs	r1, #1
 80023dc:	fa01 f202 	lsl.w	r2, r1, r2
 80023e0:	4013      	ands	r3, r2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d0b4      	beq.n	8002350 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023e6:	4b58      	ldr	r3, [pc, #352]	@ (8002548 <HAL_RCC_OscConfig+0x660>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	21f8      	movs	r1, #248	@ 0xf8
 80023fc:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002400:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002404:	fa91 f1a1 	rbit	r1, r1
 8002408:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 800240c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002410:	fab1 f181 	clz	r1, r1
 8002414:	b2c9      	uxtb	r1, r1
 8002416:	408b      	lsls	r3, r1
 8002418:	494b      	ldr	r1, [pc, #300]	@ (8002548 <HAL_RCC_OscConfig+0x660>)
 800241a:	4313      	orrs	r3, r2
 800241c:	600b      	str	r3, [r1, #0]
 800241e:	e065      	b.n	80024ec <HAL_RCC_OscConfig+0x604>
 8002420:	2301      	movs	r3, #1
 8002422:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002426:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800242a:	fa93 f3a3 	rbit	r3, r3
 800242e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002432:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002436:	fab3 f383 	clz	r3, r3
 800243a:	b2db      	uxtb	r3, r3
 800243c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002440:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	461a      	mov	r2, r3
 8002448:	2300      	movs	r3, #0
 800244a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800244c:	f7ff f8f6 	bl	800163c <HAL_GetTick>
 8002450:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002454:	e00a      	b.n	800246c <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002456:	f7ff f8f1 	bl	800163c <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	2b02      	cmp	r3, #2
 8002464:	d902      	bls.n	800246c <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	f000 bd45 	b.w	8002ef6 <HAL_RCC_OscConfig+0x100e>
 800246c:	2302      	movs	r3, #2
 800246e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002472:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002476:	fa93 f3a3 	rbit	r3, r3
 800247a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800247e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002482:	fab3 f383 	clz	r3, r3
 8002486:	b2db      	uxtb	r3, r3
 8002488:	2b3f      	cmp	r3, #63	@ 0x3f
 800248a:	d802      	bhi.n	8002492 <HAL_RCC_OscConfig+0x5aa>
 800248c:	4b2e      	ldr	r3, [pc, #184]	@ (8002548 <HAL_RCC_OscConfig+0x660>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	e013      	b.n	80024ba <HAL_RCC_OscConfig+0x5d2>
 8002492:	2302      	movs	r3, #2
 8002494:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002498:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800249c:	fa93 f3a3 	rbit	r3, r3
 80024a0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80024a4:	2302      	movs	r3, #2
 80024a6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80024aa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80024ae:	fa93 f3a3 	rbit	r3, r3
 80024b2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80024b6:	4b24      	ldr	r3, [pc, #144]	@ (8002548 <HAL_RCC_OscConfig+0x660>)
 80024b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ba:	2202      	movs	r2, #2
 80024bc:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80024c0:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80024c4:	fa92 f2a2 	rbit	r2, r2
 80024c8:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80024cc:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80024d0:	fab2 f282 	clz	r2, r2
 80024d4:	b2d2      	uxtb	r2, r2
 80024d6:	f042 0220 	orr.w	r2, r2, #32
 80024da:	b2d2      	uxtb	r2, r2
 80024dc:	f002 021f 	and.w	r2, r2, #31
 80024e0:	2101      	movs	r1, #1
 80024e2:	fa01 f202 	lsl.w	r2, r1, r2
 80024e6:	4013      	ands	r3, r2
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d1b4      	bne.n	8002456 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024f0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0308 	and.w	r3, r3, #8
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	f000 8115 	beq.w	800272c <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002502:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002506:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d07e      	beq.n	8002610 <HAL_RCC_OscConfig+0x728>
 8002512:	2301      	movs	r3, #1
 8002514:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002518:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800251c:	fa93 f3a3 	rbit	r3, r3
 8002520:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002524:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002528:	fab3 f383 	clz	r3, r3
 800252c:	b2db      	uxtb	r3, r3
 800252e:	461a      	mov	r2, r3
 8002530:	4b06      	ldr	r3, [pc, #24]	@ (800254c <HAL_RCC_OscConfig+0x664>)
 8002532:	4413      	add	r3, r2
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	461a      	mov	r2, r3
 8002538:	2301      	movs	r3, #1
 800253a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800253c:	f7ff f87e 	bl	800163c <HAL_GetTick>
 8002540:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002544:	e00f      	b.n	8002566 <HAL_RCC_OscConfig+0x67e>
 8002546:	bf00      	nop
 8002548:	40021000 	.word	0x40021000
 800254c:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002550:	f7ff f874 	bl	800163c <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	2b02      	cmp	r3, #2
 800255e:	d902      	bls.n	8002566 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8002560:	2303      	movs	r3, #3
 8002562:	f000 bcc8 	b.w	8002ef6 <HAL_RCC_OscConfig+0x100e>
 8002566:	2302      	movs	r3, #2
 8002568:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800256c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002570:	fa93 f3a3 	rbit	r3, r3
 8002574:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002578:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800257c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002580:	2202      	movs	r2, #2
 8002582:	601a      	str	r2, [r3, #0]
 8002584:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002588:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	fa93 f2a3 	rbit	r2, r3
 8002592:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002596:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80025a4:	2202      	movs	r2, #2
 80025a6:	601a      	str	r2, [r3, #0]
 80025a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	fa93 f2a3 	rbit	r2, r3
 80025b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ba:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80025be:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025c0:	4bb0      	ldr	r3, [pc, #704]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 80025c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80025c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025c8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80025cc:	2102      	movs	r1, #2
 80025ce:	6019      	str	r1, [r3, #0]
 80025d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025d4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	fa93 f1a3 	rbit	r1, r3
 80025de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025e2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80025e6:	6019      	str	r1, [r3, #0]
  return result;
 80025e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ec:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	fab3 f383 	clz	r3, r3
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	f003 031f 	and.w	r3, r3, #31
 8002602:	2101      	movs	r1, #1
 8002604:	fa01 f303 	lsl.w	r3, r1, r3
 8002608:	4013      	ands	r3, r2
 800260a:	2b00      	cmp	r3, #0
 800260c:	d0a0      	beq.n	8002550 <HAL_RCC_OscConfig+0x668>
 800260e:	e08d      	b.n	800272c <HAL_RCC_OscConfig+0x844>
 8002610:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002614:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002618:	2201      	movs	r2, #1
 800261a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002620:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	fa93 f2a3 	rbit	r2, r3
 800262a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800262e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002632:	601a      	str	r2, [r3, #0]
  return result;
 8002634:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002638:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800263c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800263e:	fab3 f383 	clz	r3, r3
 8002642:	b2db      	uxtb	r3, r3
 8002644:	461a      	mov	r2, r3
 8002646:	4b90      	ldr	r3, [pc, #576]	@ (8002888 <HAL_RCC_OscConfig+0x9a0>)
 8002648:	4413      	add	r3, r2
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	461a      	mov	r2, r3
 800264e:	2300      	movs	r3, #0
 8002650:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002652:	f7fe fff3 	bl	800163c <HAL_GetTick>
 8002656:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800265a:	e00a      	b.n	8002672 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800265c:	f7fe ffee 	bl	800163c <HAL_GetTick>
 8002660:	4602      	mov	r2, r0
 8002662:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	2b02      	cmp	r3, #2
 800266a:	d902      	bls.n	8002672 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 800266c:	2303      	movs	r3, #3
 800266e:	f000 bc42 	b.w	8002ef6 <HAL_RCC_OscConfig+0x100e>
 8002672:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002676:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800267a:	2202      	movs	r2, #2
 800267c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002682:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	fa93 f2a3 	rbit	r2, r3
 800268c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002690:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002694:	601a      	str	r2, [r3, #0]
 8002696:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800269a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800269e:	2202      	movs	r2, #2
 80026a0:	601a      	str	r2, [r3, #0]
 80026a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026a6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	fa93 f2a3 	rbit	r2, r3
 80026b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80026b8:	601a      	str	r2, [r3, #0]
 80026ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026be:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80026c2:	2202      	movs	r2, #2
 80026c4:	601a      	str	r2, [r3, #0]
 80026c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026ca:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	fa93 f2a3 	rbit	r2, r3
 80026d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026d8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80026dc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026de:	4b69      	ldr	r3, [pc, #420]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 80026e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026e6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80026ea:	2102      	movs	r1, #2
 80026ec:	6019      	str	r1, [r3, #0]
 80026ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026f2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	fa93 f1a3 	rbit	r1, r3
 80026fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002700:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002704:	6019      	str	r1, [r3, #0]
  return result;
 8002706:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800270a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	fab3 f383 	clz	r3, r3
 8002714:	b2db      	uxtb	r3, r3
 8002716:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800271a:	b2db      	uxtb	r3, r3
 800271c:	f003 031f 	and.w	r3, r3, #31
 8002720:	2101      	movs	r1, #1
 8002722:	fa01 f303 	lsl.w	r3, r1, r3
 8002726:	4013      	ands	r3, r2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d197      	bne.n	800265c <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800272c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002730:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0304 	and.w	r3, r3, #4
 800273c:	2b00      	cmp	r3, #0
 800273e:	f000 819e 	beq.w	8002a7e <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002742:	2300      	movs	r3, #0
 8002744:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002748:	4b4e      	ldr	r3, [pc, #312]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 800274a:	69db      	ldr	r3, [r3, #28]
 800274c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002750:	2b00      	cmp	r3, #0
 8002752:	d116      	bne.n	8002782 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002754:	4b4b      	ldr	r3, [pc, #300]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 8002756:	69db      	ldr	r3, [r3, #28]
 8002758:	4a4a      	ldr	r2, [pc, #296]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 800275a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800275e:	61d3      	str	r3, [r2, #28]
 8002760:	4b48      	ldr	r3, [pc, #288]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 8002762:	69db      	ldr	r3, [r3, #28]
 8002764:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002768:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800276c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002770:	601a      	str	r2, [r3, #0]
 8002772:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002776:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800277a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800277c:	2301      	movs	r3, #1
 800277e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002782:	4b42      	ldr	r3, [pc, #264]	@ (800288c <HAL_RCC_OscConfig+0x9a4>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800278a:	2b00      	cmp	r3, #0
 800278c:	d11a      	bne.n	80027c4 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800278e:	4b3f      	ldr	r3, [pc, #252]	@ (800288c <HAL_RCC_OscConfig+0x9a4>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a3e      	ldr	r2, [pc, #248]	@ (800288c <HAL_RCC_OscConfig+0x9a4>)
 8002794:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002798:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800279a:	f7fe ff4f 	bl	800163c <HAL_GetTick>
 800279e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027a2:	e009      	b.n	80027b8 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027a4:	f7fe ff4a 	bl	800163c <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80027ae:	1ad3      	subs	r3, r2, r3
 80027b0:	2b64      	cmp	r3, #100	@ 0x64
 80027b2:	d901      	bls.n	80027b8 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80027b4:	2303      	movs	r3, #3
 80027b6:	e39e      	b.n	8002ef6 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027b8:	4b34      	ldr	r3, [pc, #208]	@ (800288c <HAL_RCC_OscConfig+0x9a4>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d0ef      	beq.n	80027a4 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027c8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d106      	bne.n	80027e2 <HAL_RCC_OscConfig+0x8fa>
 80027d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 80027d6:	6a1b      	ldr	r3, [r3, #32]
 80027d8:	4a2a      	ldr	r2, [pc, #168]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 80027da:	f043 0301 	orr.w	r3, r3, #1
 80027de:	6213      	str	r3, [r2, #32]
 80027e0:	e035      	b.n	800284e <HAL_RCC_OscConfig+0x966>
 80027e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d10c      	bne.n	800280c <HAL_RCC_OscConfig+0x924>
 80027f2:	4b24      	ldr	r3, [pc, #144]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 80027f4:	6a1b      	ldr	r3, [r3, #32]
 80027f6:	4a23      	ldr	r2, [pc, #140]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 80027f8:	f023 0301 	bic.w	r3, r3, #1
 80027fc:	6213      	str	r3, [r2, #32]
 80027fe:	4b21      	ldr	r3, [pc, #132]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 8002800:	6a1b      	ldr	r3, [r3, #32]
 8002802:	4a20      	ldr	r2, [pc, #128]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 8002804:	f023 0304 	bic.w	r3, r3, #4
 8002808:	6213      	str	r3, [r2, #32]
 800280a:	e020      	b.n	800284e <HAL_RCC_OscConfig+0x966>
 800280c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002810:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	2b05      	cmp	r3, #5
 800281a:	d10c      	bne.n	8002836 <HAL_RCC_OscConfig+0x94e>
 800281c:	4b19      	ldr	r3, [pc, #100]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 800281e:	6a1b      	ldr	r3, [r3, #32]
 8002820:	4a18      	ldr	r2, [pc, #96]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 8002822:	f043 0304 	orr.w	r3, r3, #4
 8002826:	6213      	str	r3, [r2, #32]
 8002828:	4b16      	ldr	r3, [pc, #88]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 800282a:	6a1b      	ldr	r3, [r3, #32]
 800282c:	4a15      	ldr	r2, [pc, #84]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 800282e:	f043 0301 	orr.w	r3, r3, #1
 8002832:	6213      	str	r3, [r2, #32]
 8002834:	e00b      	b.n	800284e <HAL_RCC_OscConfig+0x966>
 8002836:	4b13      	ldr	r3, [pc, #76]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 8002838:	6a1b      	ldr	r3, [r3, #32]
 800283a:	4a12      	ldr	r2, [pc, #72]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 800283c:	f023 0301 	bic.w	r3, r3, #1
 8002840:	6213      	str	r3, [r2, #32]
 8002842:	4b10      	ldr	r3, [pc, #64]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 8002844:	6a1b      	ldr	r3, [r3, #32]
 8002846:	4a0f      	ldr	r2, [pc, #60]	@ (8002884 <HAL_RCC_OscConfig+0x99c>)
 8002848:	f023 0304 	bic.w	r3, r3, #4
 800284c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800284e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002852:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	2b00      	cmp	r3, #0
 800285c:	f000 8087 	beq.w	800296e <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002860:	f7fe feec 	bl	800163c <HAL_GetTick>
 8002864:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002868:	e012      	b.n	8002890 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800286a:	f7fe fee7 	bl	800163c <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800287a:	4293      	cmp	r3, r2
 800287c:	d908      	bls.n	8002890 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e339      	b.n	8002ef6 <HAL_RCC_OscConfig+0x100e>
 8002882:	bf00      	nop
 8002884:	40021000 	.word	0x40021000
 8002888:	10908120 	.word	0x10908120
 800288c:	40007000 	.word	0x40007000
 8002890:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002894:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002898:	2202      	movs	r2, #2
 800289a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028a0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	fa93 f2a3 	rbit	r2, r3
 80028aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ae:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028b8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80028bc:	2202      	movs	r2, #2
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028c4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	fa93 f2a3 	rbit	r2, r3
 80028ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028d2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80028d6:	601a      	str	r2, [r3, #0]
  return result;
 80028d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028dc:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80028e0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028e2:	fab3 f383 	clz	r3, r3
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d102      	bne.n	80028f8 <HAL_RCC_OscConfig+0xa10>
 80028f2:	4b98      	ldr	r3, [pc, #608]	@ (8002b54 <HAL_RCC_OscConfig+0xc6c>)
 80028f4:	6a1b      	ldr	r3, [r3, #32]
 80028f6:	e013      	b.n	8002920 <HAL_RCC_OscConfig+0xa38>
 80028f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028fc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002900:	2202      	movs	r2, #2
 8002902:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002904:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002908:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	fa93 f2a3 	rbit	r2, r3
 8002912:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002916:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800291a:	601a      	str	r2, [r3, #0]
 800291c:	4b8d      	ldr	r3, [pc, #564]	@ (8002b54 <HAL_RCC_OscConfig+0xc6c>)
 800291e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002920:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002924:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002928:	2102      	movs	r1, #2
 800292a:	6011      	str	r1, [r2, #0]
 800292c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002930:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002934:	6812      	ldr	r2, [r2, #0]
 8002936:	fa92 f1a2 	rbit	r1, r2
 800293a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800293e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002942:	6011      	str	r1, [r2, #0]
  return result;
 8002944:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002948:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800294c:	6812      	ldr	r2, [r2, #0]
 800294e:	fab2 f282 	clz	r2, r2
 8002952:	b2d2      	uxtb	r2, r2
 8002954:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002958:	b2d2      	uxtb	r2, r2
 800295a:	f002 021f 	and.w	r2, r2, #31
 800295e:	2101      	movs	r1, #1
 8002960:	fa01 f202 	lsl.w	r2, r1, r2
 8002964:	4013      	ands	r3, r2
 8002966:	2b00      	cmp	r3, #0
 8002968:	f43f af7f 	beq.w	800286a <HAL_RCC_OscConfig+0x982>
 800296c:	e07d      	b.n	8002a6a <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800296e:	f7fe fe65 	bl	800163c <HAL_GetTick>
 8002972:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002976:	e00b      	b.n	8002990 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002978:	f7fe fe60 	bl	800163c <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002988:	4293      	cmp	r3, r2
 800298a:	d901      	bls.n	8002990 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	e2b2      	b.n	8002ef6 <HAL_RCC_OscConfig+0x100e>
 8002990:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002994:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002998:	2202      	movs	r2, #2
 800299a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800299c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	fa93 f2a3 	rbit	r2, r3
 80029aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ae:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80029b2:	601a      	str	r2, [r3, #0]
 80029b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029b8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80029bc:	2202      	movs	r2, #2
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029c4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	fa93 f2a3 	rbit	r2, r3
 80029ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029d2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80029d6:	601a      	str	r2, [r3, #0]
  return result;
 80029d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029dc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80029e0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029e2:	fab3 f383 	clz	r3, r3
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d102      	bne.n	80029f8 <HAL_RCC_OscConfig+0xb10>
 80029f2:	4b58      	ldr	r3, [pc, #352]	@ (8002b54 <HAL_RCC_OscConfig+0xc6c>)
 80029f4:	6a1b      	ldr	r3, [r3, #32]
 80029f6:	e013      	b.n	8002a20 <HAL_RCC_OscConfig+0xb38>
 80029f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029fc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002a00:	2202      	movs	r2, #2
 8002a02:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a08:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	fa93 f2a3 	rbit	r2, r3
 8002a12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a16:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002a1a:	601a      	str	r2, [r3, #0]
 8002a1c:	4b4d      	ldr	r3, [pc, #308]	@ (8002b54 <HAL_RCC_OscConfig+0xc6c>)
 8002a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a20:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a24:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002a28:	2102      	movs	r1, #2
 8002a2a:	6011      	str	r1, [r2, #0]
 8002a2c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a30:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002a34:	6812      	ldr	r2, [r2, #0]
 8002a36:	fa92 f1a2 	rbit	r1, r2
 8002a3a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a3e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002a42:	6011      	str	r1, [r2, #0]
  return result;
 8002a44:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a48:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002a4c:	6812      	ldr	r2, [r2, #0]
 8002a4e:	fab2 f282 	clz	r2, r2
 8002a52:	b2d2      	uxtb	r2, r2
 8002a54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a58:	b2d2      	uxtb	r2, r2
 8002a5a:	f002 021f 	and.w	r2, r2, #31
 8002a5e:	2101      	movs	r1, #1
 8002a60:	fa01 f202 	lsl.w	r2, r1, r2
 8002a64:	4013      	ands	r3, r2
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d186      	bne.n	8002978 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a6a:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d105      	bne.n	8002a7e <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a72:	4b38      	ldr	r3, [pc, #224]	@ (8002b54 <HAL_RCC_OscConfig+0xc6c>)
 8002a74:	69db      	ldr	r3, [r3, #28]
 8002a76:	4a37      	ldr	r2, [pc, #220]	@ (8002b54 <HAL_RCC_OscConfig+0xc6c>)
 8002a78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a7c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a82:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	f000 8232 	beq.w	8002ef4 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a90:	4b30      	ldr	r3, [pc, #192]	@ (8002b54 <HAL_RCC_OscConfig+0xc6c>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 030c 	and.w	r3, r3, #12
 8002a98:	2b08      	cmp	r3, #8
 8002a9a:	f000 8201 	beq.w	8002ea0 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aa2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	69db      	ldr	r3, [r3, #28]
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	f040 8157 	bne.w	8002d5e <HAL_RCC_OscConfig+0xe76>
 8002ab0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ab4:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002ab8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002abc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002abe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ac2:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	fa93 f2a3 	rbit	r2, r3
 8002acc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ad0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002ad4:	601a      	str	r2, [r3, #0]
  return result;
 8002ad6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ada:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002ade:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ae0:	fab3 f383 	clz	r3, r3
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002aea:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	461a      	mov	r2, r3
 8002af2:	2300      	movs	r3, #0
 8002af4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af6:	f7fe fda1 	bl	800163c <HAL_GetTick>
 8002afa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002afe:	e009      	b.n	8002b14 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b00:	f7fe fd9c 	bl	800163c <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	2b02      	cmp	r3, #2
 8002b0e:	d901      	bls.n	8002b14 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e1f0      	b.n	8002ef6 <HAL_RCC_OscConfig+0x100e>
 8002b14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b18:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002b1c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b26:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	fa93 f2a3 	rbit	r2, r3
 8002b30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b34:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002b38:	601a      	str	r2, [r3, #0]
  return result;
 8002b3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b3e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002b42:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b44:	fab3 f383 	clz	r3, r3
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b4c:	d804      	bhi.n	8002b58 <HAL_RCC_OscConfig+0xc70>
 8002b4e:	4b01      	ldr	r3, [pc, #4]	@ (8002b54 <HAL_RCC_OscConfig+0xc6c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	e029      	b.n	8002ba8 <HAL_RCC_OscConfig+0xcc0>
 8002b54:	40021000 	.word	0x40021000
 8002b58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b5c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002b60:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b64:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b6a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	fa93 f2a3 	rbit	r2, r3
 8002b74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b78:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002b7c:	601a      	str	r2, [r3, #0]
 8002b7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b82:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002b86:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b8a:	601a      	str	r2, [r3, #0]
 8002b8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b90:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	fa93 f2a3 	rbit	r2, r3
 8002b9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b9e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002ba2:	601a      	str	r2, [r3, #0]
 8002ba4:	4bc3      	ldr	r3, [pc, #780]	@ (8002eb4 <HAL_RCC_OscConfig+0xfcc>)
 8002ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002bac:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002bb0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002bb4:	6011      	str	r1, [r2, #0]
 8002bb6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002bba:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002bbe:	6812      	ldr	r2, [r2, #0]
 8002bc0:	fa92 f1a2 	rbit	r1, r2
 8002bc4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002bc8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002bcc:	6011      	str	r1, [r2, #0]
  return result;
 8002bce:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002bd2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002bd6:	6812      	ldr	r2, [r2, #0]
 8002bd8:	fab2 f282 	clz	r2, r2
 8002bdc:	b2d2      	uxtb	r2, r2
 8002bde:	f042 0220 	orr.w	r2, r2, #32
 8002be2:	b2d2      	uxtb	r2, r2
 8002be4:	f002 021f 	and.w	r2, r2, #31
 8002be8:	2101      	movs	r1, #1
 8002bea:	fa01 f202 	lsl.w	r2, r1, r2
 8002bee:	4013      	ands	r3, r2
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d185      	bne.n	8002b00 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bf4:	4baf      	ldr	r3, [pc, #700]	@ (8002eb4 <HAL_RCC_OscConfig+0xfcc>)
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002bfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c00:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002c08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c0c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	6a1b      	ldr	r3, [r3, #32]
 8002c14:	430b      	orrs	r3, r1
 8002c16:	49a7      	ldr	r1, [pc, #668]	@ (8002eb4 <HAL_RCC_OscConfig+0xfcc>)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	604b      	str	r3, [r1, #4]
 8002c1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c20:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002c24:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002c28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c2e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	fa93 f2a3 	rbit	r2, r3
 8002c38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c3c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002c40:	601a      	str	r2, [r3, #0]
  return result;
 8002c42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c46:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002c4a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c4c:	fab3 f383 	clz	r3, r3
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002c56:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	2301      	movs	r3, #1
 8002c60:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c62:	f7fe fceb 	bl	800163c <HAL_GetTick>
 8002c66:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c6a:	e009      	b.n	8002c80 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c6c:	f7fe fce6 	bl	800163c <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d901      	bls.n	8002c80 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	e13a      	b.n	8002ef6 <HAL_RCC_OscConfig+0x100e>
 8002c80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c84:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002c88:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c92:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	fa93 f2a3 	rbit	r2, r3
 8002c9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ca0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002ca4:	601a      	str	r2, [r3, #0]
  return result;
 8002ca6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002caa:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002cae:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cb0:	fab3 f383 	clz	r3, r3
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	2b3f      	cmp	r3, #63	@ 0x3f
 8002cb8:	d802      	bhi.n	8002cc0 <HAL_RCC_OscConfig+0xdd8>
 8002cba:	4b7e      	ldr	r3, [pc, #504]	@ (8002eb4 <HAL_RCC_OscConfig+0xfcc>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	e027      	b.n	8002d10 <HAL_RCC_OscConfig+0xe28>
 8002cc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cc4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002cc8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ccc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cd2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	fa93 f2a3 	rbit	r2, r3
 8002cdc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ce0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002ce4:	601a      	str	r2, [r3, #0]
 8002ce6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cea:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002cee:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002cf2:	601a      	str	r2, [r3, #0]
 8002cf4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cf8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	fa93 f2a3 	rbit	r2, r3
 8002d02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d06:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002d0a:	601a      	str	r2, [r3, #0]
 8002d0c:	4b69      	ldr	r3, [pc, #420]	@ (8002eb4 <HAL_RCC_OscConfig+0xfcc>)
 8002d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d10:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d14:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002d18:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002d1c:	6011      	str	r1, [r2, #0]
 8002d1e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d22:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002d26:	6812      	ldr	r2, [r2, #0]
 8002d28:	fa92 f1a2 	rbit	r1, r2
 8002d2c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d30:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002d34:	6011      	str	r1, [r2, #0]
  return result;
 8002d36:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d3a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002d3e:	6812      	ldr	r2, [r2, #0]
 8002d40:	fab2 f282 	clz	r2, r2
 8002d44:	b2d2      	uxtb	r2, r2
 8002d46:	f042 0220 	orr.w	r2, r2, #32
 8002d4a:	b2d2      	uxtb	r2, r2
 8002d4c:	f002 021f 	and.w	r2, r2, #31
 8002d50:	2101      	movs	r1, #1
 8002d52:	fa01 f202 	lsl.w	r2, r1, r2
 8002d56:	4013      	ands	r3, r2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d087      	beq.n	8002c6c <HAL_RCC_OscConfig+0xd84>
 8002d5c:	e0ca      	b.n	8002ef4 <HAL_RCC_OscConfig+0x100c>
 8002d5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d62:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002d66:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002d6a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d70:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	fa93 f2a3 	rbit	r2, r3
 8002d7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d7e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002d82:	601a      	str	r2, [r3, #0]
  return result;
 8002d84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d88:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002d8c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d8e:	fab3 f383 	clz	r3, r3
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002d98:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	461a      	mov	r2, r3
 8002da0:	2300      	movs	r3, #0
 8002da2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da4:	f7fe fc4a 	bl	800163c <HAL_GetTick>
 8002da8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dac:	e009      	b.n	8002dc2 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dae:	f7fe fc45 	bl	800163c <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e099      	b.n	8002ef6 <HAL_RCC_OscConfig+0x100e>
 8002dc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dc6:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002dca:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002dce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dd4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	fa93 f2a3 	rbit	r2, r3
 8002dde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002de2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002de6:	601a      	str	r2, [r3, #0]
  return result;
 8002de8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dec:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002df0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002df2:	fab3 f383 	clz	r3, r3
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	2b3f      	cmp	r3, #63	@ 0x3f
 8002dfa:	d802      	bhi.n	8002e02 <HAL_RCC_OscConfig+0xf1a>
 8002dfc:	4b2d      	ldr	r3, [pc, #180]	@ (8002eb4 <HAL_RCC_OscConfig+0xfcc>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	e027      	b.n	8002e52 <HAL_RCC_OscConfig+0xf6a>
 8002e02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e06:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002e0a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e14:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	fa93 f2a3 	rbit	r2, r3
 8002e1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e22:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002e26:	601a      	str	r2, [r3, #0]
 8002e28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e2c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002e30:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e34:	601a      	str	r2, [r3, #0]
 8002e36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e3a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	fa93 f2a3 	rbit	r2, r3
 8002e44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e48:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002e4c:	601a      	str	r2, [r3, #0]
 8002e4e:	4b19      	ldr	r3, [pc, #100]	@ (8002eb4 <HAL_RCC_OscConfig+0xfcc>)
 8002e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e52:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e56:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002e5a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002e5e:	6011      	str	r1, [r2, #0]
 8002e60:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e64:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002e68:	6812      	ldr	r2, [r2, #0]
 8002e6a:	fa92 f1a2 	rbit	r1, r2
 8002e6e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e72:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002e76:	6011      	str	r1, [r2, #0]
  return result;
 8002e78:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e7c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002e80:	6812      	ldr	r2, [r2, #0]
 8002e82:	fab2 f282 	clz	r2, r2
 8002e86:	b2d2      	uxtb	r2, r2
 8002e88:	f042 0220 	orr.w	r2, r2, #32
 8002e8c:	b2d2      	uxtb	r2, r2
 8002e8e:	f002 021f 	and.w	r2, r2, #31
 8002e92:	2101      	movs	r1, #1
 8002e94:	fa01 f202 	lsl.w	r2, r1, r2
 8002e98:	4013      	ands	r3, r2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d187      	bne.n	8002dae <HAL_RCC_OscConfig+0xec6>
 8002e9e:	e029      	b.n	8002ef4 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ea0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ea4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	69db      	ldr	r3, [r3, #28]
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d103      	bne.n	8002eb8 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e020      	b.n	8002ef6 <HAL_RCC_OscConfig+0x100e>
 8002eb4:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002eb8:	4b11      	ldr	r3, [pc, #68]	@ (8002f00 <HAL_RCC_OscConfig+0x1018>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ec0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002ec4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002ec8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ecc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	6a1b      	ldr	r3, [r3, #32]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d10b      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002ed8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002edc:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002ee0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ee4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d001      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e000      	b.n	8002ef6 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40021000 	.word	0x40021000

08002f04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b09e      	sub	sp, #120	@ 0x78
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d101      	bne.n	8002f1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e154      	b.n	80031c6 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f1c:	4b89      	ldr	r3, [pc, #548]	@ (8003144 <HAL_RCC_ClockConfig+0x240>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0307 	and.w	r3, r3, #7
 8002f24:	683a      	ldr	r2, [r7, #0]
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d910      	bls.n	8002f4c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f2a:	4b86      	ldr	r3, [pc, #536]	@ (8003144 <HAL_RCC_ClockConfig+0x240>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f023 0207 	bic.w	r2, r3, #7
 8002f32:	4984      	ldr	r1, [pc, #528]	@ (8003144 <HAL_RCC_ClockConfig+0x240>)
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f3a:	4b82      	ldr	r3, [pc, #520]	@ (8003144 <HAL_RCC_ClockConfig+0x240>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0307 	and.w	r3, r3, #7
 8002f42:	683a      	ldr	r2, [r7, #0]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d001      	beq.n	8002f4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e13c      	b.n	80031c6 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0302 	and.w	r3, r3, #2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d008      	beq.n	8002f6a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f58:	4b7b      	ldr	r3, [pc, #492]	@ (8003148 <HAL_RCC_ClockConfig+0x244>)
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	4978      	ldr	r1, [pc, #480]	@ (8003148 <HAL_RCC_ClockConfig+0x244>)
 8002f66:	4313      	orrs	r3, r2
 8002f68:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f000 80cd 	beq.w	8003112 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d137      	bne.n	8002ff0 <HAL_RCC_ClockConfig+0xec>
 8002f80:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f84:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f88:	fa93 f3a3 	rbit	r3, r3
 8002f8c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002f8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f90:	fab3 f383 	clz	r3, r3
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f98:	d802      	bhi.n	8002fa0 <HAL_RCC_ClockConfig+0x9c>
 8002f9a:	4b6b      	ldr	r3, [pc, #428]	@ (8003148 <HAL_RCC_ClockConfig+0x244>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	e00f      	b.n	8002fc0 <HAL_RCC_ClockConfig+0xbc>
 8002fa0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fa4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002fa8:	fa93 f3a3 	rbit	r3, r3
 8002fac:	667b      	str	r3, [r7, #100]	@ 0x64
 8002fae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fb2:	663b      	str	r3, [r7, #96]	@ 0x60
 8002fb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fb6:	fa93 f3a3 	rbit	r3, r3
 8002fba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002fbc:	4b62      	ldr	r3, [pc, #392]	@ (8003148 <HAL_RCC_ClockConfig+0x244>)
 8002fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002fc4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002fc6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002fc8:	fa92 f2a2 	rbit	r2, r2
 8002fcc:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002fce:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002fd0:	fab2 f282 	clz	r2, r2
 8002fd4:	b2d2      	uxtb	r2, r2
 8002fd6:	f042 0220 	orr.w	r2, r2, #32
 8002fda:	b2d2      	uxtb	r2, r2
 8002fdc:	f002 021f 	and.w	r2, r2, #31
 8002fe0:	2101      	movs	r1, #1
 8002fe2:	fa01 f202 	lsl.w	r2, r1, r2
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d171      	bne.n	80030d0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e0ea      	b.n	80031c6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d137      	bne.n	8003068 <HAL_RCC_ClockConfig+0x164>
 8002ff8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ffc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ffe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003000:	fa93 f3a3 	rbit	r3, r3
 8003004:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003006:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003008:	fab3 f383 	clz	r3, r3
 800300c:	b2db      	uxtb	r3, r3
 800300e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003010:	d802      	bhi.n	8003018 <HAL_RCC_ClockConfig+0x114>
 8003012:	4b4d      	ldr	r3, [pc, #308]	@ (8003148 <HAL_RCC_ClockConfig+0x244>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	e00f      	b.n	8003038 <HAL_RCC_ClockConfig+0x134>
 8003018:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800301c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800301e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003020:	fa93 f3a3 	rbit	r3, r3
 8003024:	647b      	str	r3, [r7, #68]	@ 0x44
 8003026:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800302a:	643b      	str	r3, [r7, #64]	@ 0x40
 800302c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800302e:	fa93 f3a3 	rbit	r3, r3
 8003032:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003034:	4b44      	ldr	r3, [pc, #272]	@ (8003148 <HAL_RCC_ClockConfig+0x244>)
 8003036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003038:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800303c:	63ba      	str	r2, [r7, #56]	@ 0x38
 800303e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003040:	fa92 f2a2 	rbit	r2, r2
 8003044:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003046:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003048:	fab2 f282 	clz	r2, r2
 800304c:	b2d2      	uxtb	r2, r2
 800304e:	f042 0220 	orr.w	r2, r2, #32
 8003052:	b2d2      	uxtb	r2, r2
 8003054:	f002 021f 	and.w	r2, r2, #31
 8003058:	2101      	movs	r1, #1
 800305a:	fa01 f202 	lsl.w	r2, r1, r2
 800305e:	4013      	ands	r3, r2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d135      	bne.n	80030d0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e0ae      	b.n	80031c6 <HAL_RCC_ClockConfig+0x2c2>
 8003068:	2302      	movs	r3, #2
 800306a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800306c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800306e:	fa93 f3a3 	rbit	r3, r3
 8003072:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003076:	fab3 f383 	clz	r3, r3
 800307a:	b2db      	uxtb	r3, r3
 800307c:	2b3f      	cmp	r3, #63	@ 0x3f
 800307e:	d802      	bhi.n	8003086 <HAL_RCC_ClockConfig+0x182>
 8003080:	4b31      	ldr	r3, [pc, #196]	@ (8003148 <HAL_RCC_ClockConfig+0x244>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	e00d      	b.n	80030a2 <HAL_RCC_ClockConfig+0x19e>
 8003086:	2302      	movs	r3, #2
 8003088:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800308a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800308c:	fa93 f3a3 	rbit	r3, r3
 8003090:	627b      	str	r3, [r7, #36]	@ 0x24
 8003092:	2302      	movs	r3, #2
 8003094:	623b      	str	r3, [r7, #32]
 8003096:	6a3b      	ldr	r3, [r7, #32]
 8003098:	fa93 f3a3 	rbit	r3, r3
 800309c:	61fb      	str	r3, [r7, #28]
 800309e:	4b2a      	ldr	r3, [pc, #168]	@ (8003148 <HAL_RCC_ClockConfig+0x244>)
 80030a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a2:	2202      	movs	r2, #2
 80030a4:	61ba      	str	r2, [r7, #24]
 80030a6:	69ba      	ldr	r2, [r7, #24]
 80030a8:	fa92 f2a2 	rbit	r2, r2
 80030ac:	617a      	str	r2, [r7, #20]
  return result;
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	fab2 f282 	clz	r2, r2
 80030b4:	b2d2      	uxtb	r2, r2
 80030b6:	f042 0220 	orr.w	r2, r2, #32
 80030ba:	b2d2      	uxtb	r2, r2
 80030bc:	f002 021f 	and.w	r2, r2, #31
 80030c0:	2101      	movs	r1, #1
 80030c2:	fa01 f202 	lsl.w	r2, r1, r2
 80030c6:	4013      	ands	r3, r2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d101      	bne.n	80030d0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e07a      	b.n	80031c6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030d0:	4b1d      	ldr	r3, [pc, #116]	@ (8003148 <HAL_RCC_ClockConfig+0x244>)
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f023 0203 	bic.w	r2, r3, #3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	491a      	ldr	r1, [pc, #104]	@ (8003148 <HAL_RCC_ClockConfig+0x244>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030e2:	f7fe faab 	bl	800163c <HAL_GetTick>
 80030e6:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030e8:	e00a      	b.n	8003100 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030ea:	f7fe faa7 	bl	800163c <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d901      	bls.n	8003100 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e062      	b.n	80031c6 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003100:	4b11      	ldr	r3, [pc, #68]	@ (8003148 <HAL_RCC_ClockConfig+0x244>)
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f003 020c 	and.w	r2, r3, #12
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	009b      	lsls	r3, r3, #2
 800310e:	429a      	cmp	r2, r3
 8003110:	d1eb      	bne.n	80030ea <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003112:	4b0c      	ldr	r3, [pc, #48]	@ (8003144 <HAL_RCC_ClockConfig+0x240>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0307 	and.w	r3, r3, #7
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	429a      	cmp	r2, r3
 800311e:	d215      	bcs.n	800314c <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003120:	4b08      	ldr	r3, [pc, #32]	@ (8003144 <HAL_RCC_ClockConfig+0x240>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f023 0207 	bic.w	r2, r3, #7
 8003128:	4906      	ldr	r1, [pc, #24]	@ (8003144 <HAL_RCC_ClockConfig+0x240>)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	4313      	orrs	r3, r2
 800312e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003130:	4b04      	ldr	r3, [pc, #16]	@ (8003144 <HAL_RCC_ClockConfig+0x240>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0307 	and.w	r3, r3, #7
 8003138:	683a      	ldr	r2, [r7, #0]
 800313a:	429a      	cmp	r2, r3
 800313c:	d006      	beq.n	800314c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e041      	b.n	80031c6 <HAL_RCC_ClockConfig+0x2c2>
 8003142:	bf00      	nop
 8003144:	40022000 	.word	0x40022000
 8003148:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0304 	and.w	r3, r3, #4
 8003154:	2b00      	cmp	r3, #0
 8003156:	d008      	beq.n	800316a <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003158:	4b1d      	ldr	r3, [pc, #116]	@ (80031d0 <HAL_RCC_ClockConfig+0x2cc>)
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	491a      	ldr	r1, [pc, #104]	@ (80031d0 <HAL_RCC_ClockConfig+0x2cc>)
 8003166:	4313      	orrs	r3, r2
 8003168:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0308 	and.w	r3, r3, #8
 8003172:	2b00      	cmp	r3, #0
 8003174:	d009      	beq.n	800318a <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003176:	4b16      	ldr	r3, [pc, #88]	@ (80031d0 <HAL_RCC_ClockConfig+0x2cc>)
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	00db      	lsls	r3, r3, #3
 8003184:	4912      	ldr	r1, [pc, #72]	@ (80031d0 <HAL_RCC_ClockConfig+0x2cc>)
 8003186:	4313      	orrs	r3, r2
 8003188:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800318a:	f000 f829 	bl	80031e0 <HAL_RCC_GetSysClockFreq>
 800318e:	4601      	mov	r1, r0
 8003190:	4b0f      	ldr	r3, [pc, #60]	@ (80031d0 <HAL_RCC_ClockConfig+0x2cc>)
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003198:	22f0      	movs	r2, #240	@ 0xf0
 800319a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800319c:	693a      	ldr	r2, [r7, #16]
 800319e:	fa92 f2a2 	rbit	r2, r2
 80031a2:	60fa      	str	r2, [r7, #12]
  return result;
 80031a4:	68fa      	ldr	r2, [r7, #12]
 80031a6:	fab2 f282 	clz	r2, r2
 80031aa:	b2d2      	uxtb	r2, r2
 80031ac:	40d3      	lsrs	r3, r2
 80031ae:	4a09      	ldr	r2, [pc, #36]	@ (80031d4 <HAL_RCC_ClockConfig+0x2d0>)
 80031b0:	5cd3      	ldrb	r3, [r2, r3]
 80031b2:	fa21 f303 	lsr.w	r3, r1, r3
 80031b6:	4a08      	ldr	r2, [pc, #32]	@ (80031d8 <HAL_RCC_ClockConfig+0x2d4>)
 80031b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80031ba:	4b08      	ldr	r3, [pc, #32]	@ (80031dc <HAL_RCC_ClockConfig+0x2d8>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4618      	mov	r0, r3
 80031c0:	f7fe f9f8 	bl	80015b4 <HAL_InitTick>
  
  return HAL_OK;
 80031c4:	2300      	movs	r3, #0
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3778      	adds	r7, #120	@ 0x78
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	40021000 	.word	0x40021000
 80031d4:	08005a90 	.word	0x08005a90
 80031d8:	20000000 	.word	0x20000000
 80031dc:	2000000c 	.word	0x2000000c

080031e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b087      	sub	sp, #28
 80031e4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031e6:	2300      	movs	r3, #0
 80031e8:	60fb      	str	r3, [r7, #12]
 80031ea:	2300      	movs	r3, #0
 80031ec:	60bb      	str	r3, [r7, #8]
 80031ee:	2300      	movs	r3, #0
 80031f0:	617b      	str	r3, [r7, #20]
 80031f2:	2300      	movs	r3, #0
 80031f4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80031f6:	2300      	movs	r3, #0
 80031f8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80031fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003274 <HAL_RCC_GetSysClockFreq+0x94>)
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f003 030c 	and.w	r3, r3, #12
 8003206:	2b04      	cmp	r3, #4
 8003208:	d002      	beq.n	8003210 <HAL_RCC_GetSysClockFreq+0x30>
 800320a:	2b08      	cmp	r3, #8
 800320c:	d003      	beq.n	8003216 <HAL_RCC_GetSysClockFreq+0x36>
 800320e:	e026      	b.n	800325e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003210:	4b19      	ldr	r3, [pc, #100]	@ (8003278 <HAL_RCC_GetSysClockFreq+0x98>)
 8003212:	613b      	str	r3, [r7, #16]
      break;
 8003214:	e026      	b.n	8003264 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	0c9b      	lsrs	r3, r3, #18
 800321a:	f003 030f 	and.w	r3, r3, #15
 800321e:	4a17      	ldr	r2, [pc, #92]	@ (800327c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003220:	5cd3      	ldrb	r3, [r2, r3]
 8003222:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003224:	4b13      	ldr	r3, [pc, #76]	@ (8003274 <HAL_RCC_GetSysClockFreq+0x94>)
 8003226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003228:	f003 030f 	and.w	r3, r3, #15
 800322c:	4a14      	ldr	r2, [pc, #80]	@ (8003280 <HAL_RCC_GetSysClockFreq+0xa0>)
 800322e:	5cd3      	ldrb	r3, [r2, r3]
 8003230:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d008      	beq.n	800324e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800323c:	4a0e      	ldr	r2, [pc, #56]	@ (8003278 <HAL_RCC_GetSysClockFreq+0x98>)
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	fbb2 f2f3 	udiv	r2, r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	fb02 f303 	mul.w	r3, r2, r3
 800324a:	617b      	str	r3, [r7, #20]
 800324c:	e004      	b.n	8003258 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a0c      	ldr	r2, [pc, #48]	@ (8003284 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003252:	fb02 f303 	mul.w	r3, r2, r3
 8003256:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	613b      	str	r3, [r7, #16]
      break;
 800325c:	e002      	b.n	8003264 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800325e:	4b06      	ldr	r3, [pc, #24]	@ (8003278 <HAL_RCC_GetSysClockFreq+0x98>)
 8003260:	613b      	str	r3, [r7, #16]
      break;
 8003262:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003264:	693b      	ldr	r3, [r7, #16]
}
 8003266:	4618      	mov	r0, r3
 8003268:	371c      	adds	r7, #28
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	40021000 	.word	0x40021000
 8003278:	007a1200 	.word	0x007a1200
 800327c:	08005aa8 	.word	0x08005aa8
 8003280:	08005ab8 	.word	0x08005ab8
 8003284:	003d0900 	.word	0x003d0900

08003288 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800328c:	4b03      	ldr	r3, [pc, #12]	@ (800329c <HAL_RCC_GetHCLKFreq+0x14>)
 800328e:	681b      	ldr	r3, [r3, #0]
}
 8003290:	4618      	mov	r0, r3
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	20000000 	.word	0x20000000

080032a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80032a6:	f7ff ffef 	bl	8003288 <HAL_RCC_GetHCLKFreq>
 80032aa:	4601      	mov	r1, r0
 80032ac:	4b0b      	ldr	r3, [pc, #44]	@ (80032dc <HAL_RCC_GetPCLK1Freq+0x3c>)
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80032b4:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80032b8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	fa92 f2a2 	rbit	r2, r2
 80032c0:	603a      	str	r2, [r7, #0]
  return result;
 80032c2:	683a      	ldr	r2, [r7, #0]
 80032c4:	fab2 f282 	clz	r2, r2
 80032c8:	b2d2      	uxtb	r2, r2
 80032ca:	40d3      	lsrs	r3, r2
 80032cc:	4a04      	ldr	r2, [pc, #16]	@ (80032e0 <HAL_RCC_GetPCLK1Freq+0x40>)
 80032ce:	5cd3      	ldrb	r3, [r2, r3]
 80032d0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80032d4:	4618      	mov	r0, r3
 80032d6:	3708      	adds	r7, #8
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	40021000 	.word	0x40021000
 80032e0:	08005aa0 	.word	0x08005aa0

080032e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80032ea:	f7ff ffcd 	bl	8003288 <HAL_RCC_GetHCLKFreq>
 80032ee:	4601      	mov	r1, r0
 80032f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003320 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80032f8:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80032fc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	fa92 f2a2 	rbit	r2, r2
 8003304:	603a      	str	r2, [r7, #0]
  return result;
 8003306:	683a      	ldr	r2, [r7, #0]
 8003308:	fab2 f282 	clz	r2, r2
 800330c:	b2d2      	uxtb	r2, r2
 800330e:	40d3      	lsrs	r3, r2
 8003310:	4a04      	ldr	r2, [pc, #16]	@ (8003324 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003312:	5cd3      	ldrb	r3, [r2, r3]
 8003314:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003318:	4618      	mov	r0, r3
 800331a:	3708      	adds	r7, #8
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	40021000 	.word	0x40021000
 8003324:	08005aa0 	.word	0x08005aa0

08003328 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	220f      	movs	r2, #15
 8003336:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003338:	4b12      	ldr	r3, [pc, #72]	@ (8003384 <HAL_RCC_GetClockConfig+0x5c>)
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f003 0203 	and.w	r2, r3, #3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8003344:	4b0f      	ldr	r3, [pc, #60]	@ (8003384 <HAL_RCC_GetClockConfig+0x5c>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8003350:	4b0c      	ldr	r3, [pc, #48]	@ (8003384 <HAL_RCC_GetClockConfig+0x5c>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800335c:	4b09      	ldr	r3, [pc, #36]	@ (8003384 <HAL_RCC_GetClockConfig+0x5c>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	08db      	lsrs	r3, r3, #3
 8003362:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800336a:	4b07      	ldr	r3, [pc, #28]	@ (8003388 <HAL_RCC_GetClockConfig+0x60>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0207 	and.w	r2, r3, #7
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	601a      	str	r2, [r3, #0]
}
 8003376:	bf00      	nop
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	40021000 	.word	0x40021000
 8003388:	40022000 	.word	0x40022000

0800338c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b092      	sub	sp, #72	@ 0x48
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003394:	2300      	movs	r3, #0
 8003396:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003398:	2300      	movs	r3, #0
 800339a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800339c:	2300      	movs	r3, #0
 800339e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	f000 80cb 	beq.w	8003546 <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033b0:	4b85      	ldr	r3, [pc, #532]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80033b2:	69db      	ldr	r3, [r3, #28]
 80033b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d10e      	bne.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033bc:	4b82      	ldr	r3, [pc, #520]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80033be:	69db      	ldr	r3, [r3, #28]
 80033c0:	4a81      	ldr	r2, [pc, #516]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80033c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033c6:	61d3      	str	r3, [r2, #28]
 80033c8:	4b7f      	ldr	r3, [pc, #508]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80033ca:	69db      	ldr	r3, [r3, #28]
 80033cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033d0:	60bb      	str	r3, [r7, #8]
 80033d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033d4:	2301      	movs	r3, #1
 80033d6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033da:	4b7c      	ldr	r3, [pc, #496]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d118      	bne.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033e6:	4b79      	ldr	r3, [pc, #484]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a78      	ldr	r2, [pc, #480]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80033ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033f0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033f2:	f7fe f923 	bl	800163c <HAL_GetTick>
 80033f6:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f8:	e008      	b.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033fa:	f7fe f91f 	bl	800163c <HAL_GetTick>
 80033fe:	4602      	mov	r2, r0
 8003400:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	2b64      	cmp	r3, #100	@ 0x64
 8003406:	d901      	bls.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003408:	2303      	movs	r3, #3
 800340a:	e0d9      	b.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800340c:	4b6f      	ldr	r3, [pc, #444]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003414:	2b00      	cmp	r3, #0
 8003416:	d0f0      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003418:	4b6b      	ldr	r3, [pc, #428]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800341a:	6a1b      	ldr	r3, [r3, #32]
 800341c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003420:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003422:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003424:	2b00      	cmp	r3, #0
 8003426:	d07b      	beq.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003430:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003432:	429a      	cmp	r2, r3
 8003434:	d074      	beq.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003436:	4b64      	ldr	r3, [pc, #400]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003438:	6a1b      	ldr	r3, [r3, #32]
 800343a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800343e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003440:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003444:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003448:	fa93 f3a3 	rbit	r3, r3
 800344c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800344e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003450:	fab3 f383 	clz	r3, r3
 8003454:	b2db      	uxtb	r3, r3
 8003456:	461a      	mov	r2, r3
 8003458:	4b5d      	ldr	r3, [pc, #372]	@ (80035d0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800345a:	4413      	add	r3, r2
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	461a      	mov	r2, r3
 8003460:	2301      	movs	r3, #1
 8003462:	6013      	str	r3, [r2, #0]
 8003464:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003468:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800346a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800346c:	fa93 f3a3 	rbit	r3, r3
 8003470:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003472:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003474:	fab3 f383 	clz	r3, r3
 8003478:	b2db      	uxtb	r3, r3
 800347a:	461a      	mov	r2, r3
 800347c:	4b54      	ldr	r3, [pc, #336]	@ (80035d0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800347e:	4413      	add	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	461a      	mov	r2, r3
 8003484:	2300      	movs	r3, #0
 8003486:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003488:	4a4f      	ldr	r2, [pc, #316]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800348a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800348c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800348e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b00      	cmp	r3, #0
 8003496:	d043      	beq.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003498:	f7fe f8d0 	bl	800163c <HAL_GetTick>
 800349c:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800349e:	e00a      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034a0:	f7fe f8cc 	bl	800163c <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d901      	bls.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e084      	b.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80034b6:	2302      	movs	r3, #2
 80034b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034bc:	fa93 f3a3 	rbit	r3, r3
 80034c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80034c2:	2302      	movs	r3, #2
 80034c4:	623b      	str	r3, [r7, #32]
 80034c6:	6a3b      	ldr	r3, [r7, #32]
 80034c8:	fa93 f3a3 	rbit	r3, r3
 80034cc:	61fb      	str	r3, [r7, #28]
  return result;
 80034ce:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034d0:	fab3 f383 	clz	r3, r3
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d102      	bne.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80034e0:	4b39      	ldr	r3, [pc, #228]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80034e2:	6a1b      	ldr	r3, [r3, #32]
 80034e4:	e007      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80034e6:	2302      	movs	r3, #2
 80034e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	fa93 f3a3 	rbit	r3, r3
 80034f0:	617b      	str	r3, [r7, #20]
 80034f2:	4b35      	ldr	r3, [pc, #212]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80034f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f6:	2202      	movs	r2, #2
 80034f8:	613a      	str	r2, [r7, #16]
 80034fa:	693a      	ldr	r2, [r7, #16]
 80034fc:	fa92 f2a2 	rbit	r2, r2
 8003500:	60fa      	str	r2, [r7, #12]
  return result;
 8003502:	68fa      	ldr	r2, [r7, #12]
 8003504:	fab2 f282 	clz	r2, r2
 8003508:	b2d2      	uxtb	r2, r2
 800350a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800350e:	b2d2      	uxtb	r2, r2
 8003510:	f002 021f 	and.w	r2, r2, #31
 8003514:	2101      	movs	r1, #1
 8003516:	fa01 f202 	lsl.w	r2, r1, r2
 800351a:	4013      	ands	r3, r2
 800351c:	2b00      	cmp	r3, #0
 800351e:	d0bf      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003520:	4b29      	ldr	r3, [pc, #164]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	4926      	ldr	r1, [pc, #152]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800352e:	4313      	orrs	r3, r2
 8003530:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003532:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003536:	2b01      	cmp	r3, #1
 8003538:	d105      	bne.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800353a:	4b23      	ldr	r3, [pc, #140]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800353c:	69db      	ldr	r3, [r3, #28]
 800353e:	4a22      	ldr	r2, [pc, #136]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003540:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003544:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0301 	and.w	r3, r3, #1
 800354e:	2b00      	cmp	r3, #0
 8003550:	d008      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003552:	4b1d      	ldr	r3, [pc, #116]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003556:	f023 0203 	bic.w	r2, r3, #3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	491a      	ldr	r1, [pc, #104]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003560:	4313      	orrs	r3, r2
 8003562:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0320 	and.w	r3, r3, #32
 800356c:	2b00      	cmp	r3, #0
 800356e:	d008      	beq.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003570:	4b15      	ldr	r3, [pc, #84]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003574:	f023 0210 	bic.w	r2, r3, #16
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	4912      	ldr	r1, [pc, #72]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800357e:	4313      	orrs	r3, r2
 8003580:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800358a:	2b00      	cmp	r3, #0
 800358c:	d008      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800358e:	4b0e      	ldr	r3, [pc, #56]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003592:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	490b      	ldr	r1, [pc, #44]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800359c:	4313      	orrs	r3, r2
 800359e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d008      	beq.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80035ac:	4b06      	ldr	r3, [pc, #24]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80035ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	695b      	ldr	r3, [r3, #20]
 80035b8:	4903      	ldr	r1, [pc, #12]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3748      	adds	r7, #72	@ 0x48
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	40021000 	.word	0x40021000
 80035cc:	40007000 	.word	0x40007000
 80035d0:	10908100 	.word	0x10908100

080035d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e049      	b.n	800367a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d106      	bne.n	8003600 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f7fd f9c6 	bl	800098c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2202      	movs	r2, #2
 8003604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	3304      	adds	r3, #4
 8003610:	4619      	mov	r1, r3
 8003612:	4610      	mov	r0, r2
 8003614:	f000 fc14 	bl	8003e40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2201      	movs	r2, #1
 800365c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2201      	movs	r2, #1
 8003664:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2201      	movs	r2, #1
 800366c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	3708      	adds	r7, #8
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}

08003682 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b082      	sub	sp, #8
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d101      	bne.n	8003694 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e049      	b.n	8003728 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800369a:	b2db      	uxtb	r3, r3
 800369c:	2b00      	cmp	r3, #0
 800369e:	d106      	bne.n	80036ae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f000 f841 	bl	8003730 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2202      	movs	r2, #2
 80036b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	3304      	adds	r3, #4
 80036be:	4619      	mov	r1, r3
 80036c0:	4610      	mov	r0, r2
 80036c2:	f000 fbbd 	bl	8003e40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2201      	movs	r2, #1
 80036ca:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2201      	movs	r2, #1
 80036da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2201      	movs	r2, #1
 80036e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2201      	movs	r2, #1
 80036ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2201      	movs	r2, #1
 80036f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2201      	movs	r2, #1
 80036fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2201      	movs	r2, #1
 8003702:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2201      	movs	r2, #1
 8003712:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2201      	movs	r2, #1
 800371a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2201      	movs	r2, #1
 8003722:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003726:	2300      	movs	r3, #0
}
 8003728:	4618      	mov	r0, r3
 800372a:	3708      	adds	r7, #8
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003738:	bf00      	nop
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d109      	bne.n	8003768 <HAL_TIM_PWM_Start+0x24>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800375a:	b2db      	uxtb	r3, r3
 800375c:	2b01      	cmp	r3, #1
 800375e:	bf14      	ite	ne
 8003760:	2301      	movne	r3, #1
 8003762:	2300      	moveq	r3, #0
 8003764:	b2db      	uxtb	r3, r3
 8003766:	e03c      	b.n	80037e2 <HAL_TIM_PWM_Start+0x9e>
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	2b04      	cmp	r3, #4
 800376c:	d109      	bne.n	8003782 <HAL_TIM_PWM_Start+0x3e>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b01      	cmp	r3, #1
 8003778:	bf14      	ite	ne
 800377a:	2301      	movne	r3, #1
 800377c:	2300      	moveq	r3, #0
 800377e:	b2db      	uxtb	r3, r3
 8003780:	e02f      	b.n	80037e2 <HAL_TIM_PWM_Start+0x9e>
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	2b08      	cmp	r3, #8
 8003786:	d109      	bne.n	800379c <HAL_TIM_PWM_Start+0x58>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800378e:	b2db      	uxtb	r3, r3
 8003790:	2b01      	cmp	r3, #1
 8003792:	bf14      	ite	ne
 8003794:	2301      	movne	r3, #1
 8003796:	2300      	moveq	r3, #0
 8003798:	b2db      	uxtb	r3, r3
 800379a:	e022      	b.n	80037e2 <HAL_TIM_PWM_Start+0x9e>
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	2b0c      	cmp	r3, #12
 80037a0:	d109      	bne.n	80037b6 <HAL_TIM_PWM_Start+0x72>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	bf14      	ite	ne
 80037ae:	2301      	movne	r3, #1
 80037b0:	2300      	moveq	r3, #0
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	e015      	b.n	80037e2 <HAL_TIM_PWM_Start+0x9e>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	2b10      	cmp	r3, #16
 80037ba:	d109      	bne.n	80037d0 <HAL_TIM_PWM_Start+0x8c>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	bf14      	ite	ne
 80037c8:	2301      	movne	r3, #1
 80037ca:	2300      	moveq	r3, #0
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	e008      	b.n	80037e2 <HAL_TIM_PWM_Start+0x9e>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	2b01      	cmp	r3, #1
 80037da:	bf14      	ite	ne
 80037dc:	2301      	movne	r3, #1
 80037de:	2300      	moveq	r3, #0
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d001      	beq.n	80037ea <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e088      	b.n	80038fc <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d104      	bne.n	80037fa <HAL_TIM_PWM_Start+0xb6>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2202      	movs	r2, #2
 80037f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037f8:	e023      	b.n	8003842 <HAL_TIM_PWM_Start+0xfe>
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	2b04      	cmp	r3, #4
 80037fe:	d104      	bne.n	800380a <HAL_TIM_PWM_Start+0xc6>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2202      	movs	r2, #2
 8003804:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003808:	e01b      	b.n	8003842 <HAL_TIM_PWM_Start+0xfe>
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	2b08      	cmp	r3, #8
 800380e:	d104      	bne.n	800381a <HAL_TIM_PWM_Start+0xd6>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2202      	movs	r2, #2
 8003814:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003818:	e013      	b.n	8003842 <HAL_TIM_PWM_Start+0xfe>
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	2b0c      	cmp	r3, #12
 800381e:	d104      	bne.n	800382a <HAL_TIM_PWM_Start+0xe6>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2202      	movs	r2, #2
 8003824:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003828:	e00b      	b.n	8003842 <HAL_TIM_PWM_Start+0xfe>
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	2b10      	cmp	r3, #16
 800382e:	d104      	bne.n	800383a <HAL_TIM_PWM_Start+0xf6>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2202      	movs	r2, #2
 8003834:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003838:	e003      	b.n	8003842 <HAL_TIM_PWM_Start+0xfe>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2202      	movs	r2, #2
 800383e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2201      	movs	r2, #1
 8003848:	6839      	ldr	r1, [r7, #0]
 800384a:	4618      	mov	r0, r3
 800384c:	f000 febc 	bl	80045c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a2b      	ldr	r2, [pc, #172]	@ (8003904 <HAL_TIM_PWM_Start+0x1c0>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d00e      	beq.n	8003878 <HAL_TIM_PWM_Start+0x134>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a2a      	ldr	r2, [pc, #168]	@ (8003908 <HAL_TIM_PWM_Start+0x1c4>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d009      	beq.n	8003878 <HAL_TIM_PWM_Start+0x134>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a28      	ldr	r2, [pc, #160]	@ (800390c <HAL_TIM_PWM_Start+0x1c8>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d004      	beq.n	8003878 <HAL_TIM_PWM_Start+0x134>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a27      	ldr	r2, [pc, #156]	@ (8003910 <HAL_TIM_PWM_Start+0x1cc>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d101      	bne.n	800387c <HAL_TIM_PWM_Start+0x138>
 8003878:	2301      	movs	r3, #1
 800387a:	e000      	b.n	800387e <HAL_TIM_PWM_Start+0x13a>
 800387c:	2300      	movs	r3, #0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d007      	beq.n	8003892 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003890:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a1b      	ldr	r2, [pc, #108]	@ (8003904 <HAL_TIM_PWM_Start+0x1c0>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d00e      	beq.n	80038ba <HAL_TIM_PWM_Start+0x176>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038a4:	d009      	beq.n	80038ba <HAL_TIM_PWM_Start+0x176>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a1a      	ldr	r2, [pc, #104]	@ (8003914 <HAL_TIM_PWM_Start+0x1d0>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d004      	beq.n	80038ba <HAL_TIM_PWM_Start+0x176>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a14      	ldr	r2, [pc, #80]	@ (8003908 <HAL_TIM_PWM_Start+0x1c4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d115      	bne.n	80038e6 <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	689a      	ldr	r2, [r3, #8]
 80038c0:	4b15      	ldr	r3, [pc, #84]	@ (8003918 <HAL_TIM_PWM_Start+0x1d4>)
 80038c2:	4013      	ands	r3, r2
 80038c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2b06      	cmp	r3, #6
 80038ca:	d015      	beq.n	80038f8 <HAL_TIM_PWM_Start+0x1b4>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038d2:	d011      	beq.n	80038f8 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f042 0201 	orr.w	r2, r2, #1
 80038e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038e4:	e008      	b.n	80038f8 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f042 0201 	orr.w	r2, r2, #1
 80038f4:	601a      	str	r2, [r3, #0]
 80038f6:	e000      	b.n	80038fa <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038f8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80038fa:	2300      	movs	r3, #0
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3710      	adds	r7, #16
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}
 8003904:	40012c00 	.word	0x40012c00
 8003908:	40014000 	.word	0x40014000
 800390c:	40014400 	.word	0x40014400
 8003910:	40014800 	.word	0x40014800
 8003914:	40000400 	.word	0x40000400
 8003918:	00010007 	.word	0x00010007

0800391c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2200      	movs	r2, #0
 800392c:	6839      	ldr	r1, [r7, #0]
 800392e:	4618      	mov	r0, r3
 8003930:	f000 fe4a 	bl	80045c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a3b      	ldr	r2, [pc, #236]	@ (8003a28 <HAL_TIM_PWM_Stop+0x10c>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d00e      	beq.n	800395c <HAL_TIM_PWM_Stop+0x40>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a3a      	ldr	r2, [pc, #232]	@ (8003a2c <HAL_TIM_PWM_Stop+0x110>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d009      	beq.n	800395c <HAL_TIM_PWM_Stop+0x40>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a38      	ldr	r2, [pc, #224]	@ (8003a30 <HAL_TIM_PWM_Stop+0x114>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d004      	beq.n	800395c <HAL_TIM_PWM_Stop+0x40>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a37      	ldr	r2, [pc, #220]	@ (8003a34 <HAL_TIM_PWM_Stop+0x118>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d101      	bne.n	8003960 <HAL_TIM_PWM_Stop+0x44>
 800395c:	2301      	movs	r3, #1
 800395e:	e000      	b.n	8003962 <HAL_TIM_PWM_Stop+0x46>
 8003960:	2300      	movs	r3, #0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d017      	beq.n	8003996 <HAL_TIM_PWM_Stop+0x7a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	6a1a      	ldr	r2, [r3, #32]
 800396c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003970:	4013      	ands	r3, r2
 8003972:	2b00      	cmp	r3, #0
 8003974:	d10f      	bne.n	8003996 <HAL_TIM_PWM_Stop+0x7a>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	6a1a      	ldr	r2, [r3, #32]
 800397c:	f240 4344 	movw	r3, #1092	@ 0x444
 8003980:	4013      	ands	r3, r2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d107      	bne.n	8003996 <HAL_TIM_PWM_Stop+0x7a>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003994:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	6a1a      	ldr	r2, [r3, #32]
 800399c:	f241 1311 	movw	r3, #4369	@ 0x1111
 80039a0:	4013      	ands	r3, r2
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d10f      	bne.n	80039c6 <HAL_TIM_PWM_Stop+0xaa>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	6a1a      	ldr	r2, [r3, #32]
 80039ac:	f240 4344 	movw	r3, #1092	@ 0x444
 80039b0:	4013      	ands	r3, r2
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d107      	bne.n	80039c6 <HAL_TIM_PWM_Stop+0xaa>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f022 0201 	bic.w	r2, r2, #1
 80039c4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d104      	bne.n	80039d6 <HAL_TIM_PWM_Stop+0xba>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039d4:	e023      	b.n	8003a1e <HAL_TIM_PWM_Stop+0x102>
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	2b04      	cmp	r3, #4
 80039da:	d104      	bne.n	80039e6 <HAL_TIM_PWM_Stop+0xca>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2201      	movs	r2, #1
 80039e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039e4:	e01b      	b.n	8003a1e <HAL_TIM_PWM_Stop+0x102>
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	2b08      	cmp	r3, #8
 80039ea:	d104      	bne.n	80039f6 <HAL_TIM_PWM_Stop+0xda>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2201      	movs	r2, #1
 80039f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039f4:	e013      	b.n	8003a1e <HAL_TIM_PWM_Stop+0x102>
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	2b0c      	cmp	r3, #12
 80039fa:	d104      	bne.n	8003a06 <HAL_TIM_PWM_Stop+0xea>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003a04:	e00b      	b.n	8003a1e <HAL_TIM_PWM_Stop+0x102>
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	2b10      	cmp	r3, #16
 8003a0a:	d104      	bne.n	8003a16 <HAL_TIM_PWM_Stop+0xfa>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2201      	movs	r2, #1
 8003a10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a14:	e003      	b.n	8003a1e <HAL_TIM_PWM_Stop+0x102>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2201      	movs	r2, #1
 8003a1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8003a1e:	2300      	movs	r3, #0
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3708      	adds	r7, #8
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	40012c00 	.word	0x40012c00
 8003a2c:	40014000 	.word	0x40014000
 8003a30:	40014400 	.word	0x40014400
 8003a34:	40014800 	.word	0x40014800

08003a38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a44:	2300      	movs	r3, #0
 8003a46:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d101      	bne.n	8003a56 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003a52:	2302      	movs	r3, #2
 8003a54:	e0ff      	b.n	8003c56 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2201      	movs	r2, #1
 8003a5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2b14      	cmp	r3, #20
 8003a62:	f200 80f0 	bhi.w	8003c46 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003a66:	a201      	add	r2, pc, #4	@ (adr r2, 8003a6c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a6c:	08003ac1 	.word	0x08003ac1
 8003a70:	08003c47 	.word	0x08003c47
 8003a74:	08003c47 	.word	0x08003c47
 8003a78:	08003c47 	.word	0x08003c47
 8003a7c:	08003b01 	.word	0x08003b01
 8003a80:	08003c47 	.word	0x08003c47
 8003a84:	08003c47 	.word	0x08003c47
 8003a88:	08003c47 	.word	0x08003c47
 8003a8c:	08003b43 	.word	0x08003b43
 8003a90:	08003c47 	.word	0x08003c47
 8003a94:	08003c47 	.word	0x08003c47
 8003a98:	08003c47 	.word	0x08003c47
 8003a9c:	08003b83 	.word	0x08003b83
 8003aa0:	08003c47 	.word	0x08003c47
 8003aa4:	08003c47 	.word	0x08003c47
 8003aa8:	08003c47 	.word	0x08003c47
 8003aac:	08003bc5 	.word	0x08003bc5
 8003ab0:	08003c47 	.word	0x08003c47
 8003ab4:	08003c47 	.word	0x08003c47
 8003ab8:	08003c47 	.word	0x08003c47
 8003abc:	08003c05 	.word	0x08003c05
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	68b9      	ldr	r1, [r7, #8]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f000 fa3e 	bl	8003f48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	699a      	ldr	r2, [r3, #24]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f042 0208 	orr.w	r2, r2, #8
 8003ada:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	699a      	ldr	r2, [r3, #24]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f022 0204 	bic.w	r2, r2, #4
 8003aea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	6999      	ldr	r1, [r3, #24]
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	691a      	ldr	r2, [r3, #16]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	430a      	orrs	r2, r1
 8003afc:	619a      	str	r2, [r3, #24]
      break;
 8003afe:	e0a5      	b.n	8003c4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	68b9      	ldr	r1, [r7, #8]
 8003b06:	4618      	mov	r0, r3
 8003b08:	f000 faa4 	bl	8004054 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	699a      	ldr	r2, [r3, #24]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	699a      	ldr	r2, [r3, #24]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6999      	ldr	r1, [r3, #24]
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	691b      	ldr	r3, [r3, #16]
 8003b36:	021a      	lsls	r2, r3, #8
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	430a      	orrs	r2, r1
 8003b3e:	619a      	str	r2, [r3, #24]
      break;
 8003b40:	e084      	b.n	8003c4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	68b9      	ldr	r1, [r7, #8]
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f000 fb03 	bl	8004154 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	69da      	ldr	r2, [r3, #28]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f042 0208 	orr.w	r2, r2, #8
 8003b5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	69da      	ldr	r2, [r3, #28]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f022 0204 	bic.w	r2, r2, #4
 8003b6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	69d9      	ldr	r1, [r3, #28]
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	691a      	ldr	r2, [r3, #16]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	61da      	str	r2, [r3, #28]
      break;
 8003b80:	e064      	b.n	8003c4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	68b9      	ldr	r1, [r7, #8]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f000 fb61 	bl	8004250 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	69da      	ldr	r2, [r3, #28]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	69da      	ldr	r2, [r3, #28]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	69d9      	ldr	r1, [r3, #28]
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	691b      	ldr	r3, [r3, #16]
 8003bb8:	021a      	lsls	r2, r3, #8
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	61da      	str	r2, [r3, #28]
      break;
 8003bc2:	e043      	b.n	8003c4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	68b9      	ldr	r1, [r7, #8]
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f000 fba4 	bl	8004318 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f042 0208 	orr.w	r2, r2, #8
 8003bde:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f022 0204 	bic.w	r2, r2, #4
 8003bee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	691a      	ldr	r2, [r3, #16]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003c02:	e023      	b.n	8003c4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68b9      	ldr	r1, [r7, #8]
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f000 fbe2 	bl	80043d4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c1e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c2e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	021a      	lsls	r2, r3, #8
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	430a      	orrs	r2, r1
 8003c42:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003c44:	e002      	b.n	8003c4c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	75fb      	strb	r3, [r7, #23]
      break;
 8003c4a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c54:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3718      	adds	r7, #24
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop

08003c60 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d101      	bne.n	8003c78 <HAL_TIM_GenerateEvent+0x18>
 8003c74:	2302      	movs	r3, #2
 8003c76:	e014      	b.n	8003ca2 <HAL_TIM_GenerateEvent+0x42>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2202      	movs	r2, #2
 8003c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	683a      	ldr	r2, [r7, #0]
 8003c8e:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	370c      	adds	r7, #12
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr

08003cae <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b084      	sub	sp, #16
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
 8003cb6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d101      	bne.n	8003cca <HAL_TIM_ConfigClockSource+0x1c>
 8003cc6:	2302      	movs	r3, #2
 8003cc8:	e0b6      	b.n	8003e38 <HAL_TIM_ConfigClockSource+0x18a>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2201      	movs	r2, #1
 8003cce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2202      	movs	r2, #2
 8003cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ce8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003cec:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003cf4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	68ba      	ldr	r2, [r7, #8]
 8003cfc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d06:	d03e      	beq.n	8003d86 <HAL_TIM_ConfigClockSource+0xd8>
 8003d08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d0c:	f200 8087 	bhi.w	8003e1e <HAL_TIM_ConfigClockSource+0x170>
 8003d10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d14:	f000 8086 	beq.w	8003e24 <HAL_TIM_ConfigClockSource+0x176>
 8003d18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d1c:	d87f      	bhi.n	8003e1e <HAL_TIM_ConfigClockSource+0x170>
 8003d1e:	2b70      	cmp	r3, #112	@ 0x70
 8003d20:	d01a      	beq.n	8003d58 <HAL_TIM_ConfigClockSource+0xaa>
 8003d22:	2b70      	cmp	r3, #112	@ 0x70
 8003d24:	d87b      	bhi.n	8003e1e <HAL_TIM_ConfigClockSource+0x170>
 8003d26:	2b60      	cmp	r3, #96	@ 0x60
 8003d28:	d050      	beq.n	8003dcc <HAL_TIM_ConfigClockSource+0x11e>
 8003d2a:	2b60      	cmp	r3, #96	@ 0x60
 8003d2c:	d877      	bhi.n	8003e1e <HAL_TIM_ConfigClockSource+0x170>
 8003d2e:	2b50      	cmp	r3, #80	@ 0x50
 8003d30:	d03c      	beq.n	8003dac <HAL_TIM_ConfigClockSource+0xfe>
 8003d32:	2b50      	cmp	r3, #80	@ 0x50
 8003d34:	d873      	bhi.n	8003e1e <HAL_TIM_ConfigClockSource+0x170>
 8003d36:	2b40      	cmp	r3, #64	@ 0x40
 8003d38:	d058      	beq.n	8003dec <HAL_TIM_ConfigClockSource+0x13e>
 8003d3a:	2b40      	cmp	r3, #64	@ 0x40
 8003d3c:	d86f      	bhi.n	8003e1e <HAL_TIM_ConfigClockSource+0x170>
 8003d3e:	2b30      	cmp	r3, #48	@ 0x30
 8003d40:	d064      	beq.n	8003e0c <HAL_TIM_ConfigClockSource+0x15e>
 8003d42:	2b30      	cmp	r3, #48	@ 0x30
 8003d44:	d86b      	bhi.n	8003e1e <HAL_TIM_ConfigClockSource+0x170>
 8003d46:	2b20      	cmp	r3, #32
 8003d48:	d060      	beq.n	8003e0c <HAL_TIM_ConfigClockSource+0x15e>
 8003d4a:	2b20      	cmp	r3, #32
 8003d4c:	d867      	bhi.n	8003e1e <HAL_TIM_ConfigClockSource+0x170>
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d05c      	beq.n	8003e0c <HAL_TIM_ConfigClockSource+0x15e>
 8003d52:	2b10      	cmp	r3, #16
 8003d54:	d05a      	beq.n	8003e0c <HAL_TIM_ConfigClockSource+0x15e>
 8003d56:	e062      	b.n	8003e1e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d68:	f000 fc0e 	bl	8004588 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003d7a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	68ba      	ldr	r2, [r7, #8]
 8003d82:	609a      	str	r2, [r3, #8]
      break;
 8003d84:	e04f      	b.n	8003e26 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d96:	f000 fbf7 	bl	8004588 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	689a      	ldr	r2, [r3, #8]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003da8:	609a      	str	r2, [r3, #8]
      break;
 8003daa:	e03c      	b.n	8003e26 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003db8:	461a      	mov	r2, r3
 8003dba:	f000 fb6b 	bl	8004494 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2150      	movs	r1, #80	@ 0x50
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f000 fbc4 	bl	8004552 <TIM_ITRx_SetConfig>
      break;
 8003dca:	e02c      	b.n	8003e26 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003dd8:	461a      	mov	r2, r3
 8003dda:	f000 fb8a 	bl	80044f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2160      	movs	r1, #96	@ 0x60
 8003de4:	4618      	mov	r0, r3
 8003de6:	f000 fbb4 	bl	8004552 <TIM_ITRx_SetConfig>
      break;
 8003dea:	e01c      	b.n	8003e26 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003df8:	461a      	mov	r2, r3
 8003dfa:	f000 fb4b 	bl	8004494 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	2140      	movs	r1, #64	@ 0x40
 8003e04:	4618      	mov	r0, r3
 8003e06:	f000 fba4 	bl	8004552 <TIM_ITRx_SetConfig>
      break;
 8003e0a:	e00c      	b.n	8003e26 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4619      	mov	r1, r3
 8003e16:	4610      	mov	r0, r2
 8003e18:	f000 fb9b 	bl	8004552 <TIM_ITRx_SetConfig>
      break;
 8003e1c:	e003      	b.n	8003e26 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	73fb      	strb	r3, [r7, #15]
      break;
 8003e22:	e000      	b.n	8003e26 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003e24:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3710      	adds	r7, #16
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b085      	sub	sp, #20
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	4a38      	ldr	r2, [pc, #224]	@ (8003f34 <TIM_Base_SetConfig+0xf4>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d007      	beq.n	8003e68 <TIM_Base_SetConfig+0x28>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e5e:	d003      	beq.n	8003e68 <TIM_Base_SetConfig+0x28>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	4a35      	ldr	r2, [pc, #212]	@ (8003f38 <TIM_Base_SetConfig+0xf8>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d108      	bne.n	8003e7a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	68fa      	ldr	r2, [r7, #12]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a2d      	ldr	r2, [pc, #180]	@ (8003f34 <TIM_Base_SetConfig+0xf4>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d013      	beq.n	8003eaa <TIM_Base_SetConfig+0x6a>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e88:	d00f      	beq.n	8003eaa <TIM_Base_SetConfig+0x6a>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a2a      	ldr	r2, [pc, #168]	@ (8003f38 <TIM_Base_SetConfig+0xf8>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d00b      	beq.n	8003eaa <TIM_Base_SetConfig+0x6a>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a29      	ldr	r2, [pc, #164]	@ (8003f3c <TIM_Base_SetConfig+0xfc>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d007      	beq.n	8003eaa <TIM_Base_SetConfig+0x6a>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a28      	ldr	r2, [pc, #160]	@ (8003f40 <TIM_Base_SetConfig+0x100>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d003      	beq.n	8003eaa <TIM_Base_SetConfig+0x6a>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a27      	ldr	r2, [pc, #156]	@ (8003f44 <TIM_Base_SetConfig+0x104>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d108      	bne.n	8003ebc <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003eb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	68fa      	ldr	r2, [r7, #12]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	695b      	ldr	r3, [r3, #20]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	68fa      	ldr	r2, [r7, #12]
 8003ece:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	689a      	ldr	r2, [r3, #8]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	4a14      	ldr	r2, [pc, #80]	@ (8003f34 <TIM_Base_SetConfig+0xf4>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d00b      	beq.n	8003f00 <TIM_Base_SetConfig+0xc0>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	4a14      	ldr	r2, [pc, #80]	@ (8003f3c <TIM_Base_SetConfig+0xfc>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d007      	beq.n	8003f00 <TIM_Base_SetConfig+0xc0>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4a13      	ldr	r2, [pc, #76]	@ (8003f40 <TIM_Base_SetConfig+0x100>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d003      	beq.n	8003f00 <TIM_Base_SetConfig+0xc0>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4a12      	ldr	r2, [pc, #72]	@ (8003f44 <TIM_Base_SetConfig+0x104>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d103      	bne.n	8003f08 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	691a      	ldr	r2, [r3, #16]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	691b      	ldr	r3, [r3, #16]
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d105      	bne.n	8003f26 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	f023 0201 	bic.w	r2, r3, #1
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	611a      	str	r2, [r3, #16]
  }
}
 8003f26:	bf00      	nop
 8003f28:	3714      	adds	r7, #20
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	40012c00 	.word	0x40012c00
 8003f38:	40000400 	.word	0x40000400
 8003f3c:	40014000 	.word	0x40014000
 8003f40:	40014400 	.word	0x40014400
 8003f44:	40014800 	.word	0x40014800

08003f48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b087      	sub	sp, #28
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a1b      	ldr	r3, [r3, #32]
 8003f56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a1b      	ldr	r3, [r3, #32]
 8003f5c:	f023 0201 	bic.w	r2, r3, #1
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	699b      	ldr	r3, [r3, #24]
 8003f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f023 0303 	bic.w	r3, r3, #3
 8003f82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	f023 0302 	bic.w	r3, r3, #2
 8003f94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	697a      	ldr	r2, [r7, #20]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	4a28      	ldr	r2, [pc, #160]	@ (8004044 <TIM_OC1_SetConfig+0xfc>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d00b      	beq.n	8003fc0 <TIM_OC1_SetConfig+0x78>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	4a27      	ldr	r2, [pc, #156]	@ (8004048 <TIM_OC1_SetConfig+0x100>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d007      	beq.n	8003fc0 <TIM_OC1_SetConfig+0x78>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	4a26      	ldr	r2, [pc, #152]	@ (800404c <TIM_OC1_SetConfig+0x104>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d003      	beq.n	8003fc0 <TIM_OC1_SetConfig+0x78>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4a25      	ldr	r2, [pc, #148]	@ (8004050 <TIM_OC1_SetConfig+0x108>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d10c      	bne.n	8003fda <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	f023 0308 	bic.w	r3, r3, #8
 8003fc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	697a      	ldr	r2, [r7, #20]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	f023 0304 	bic.w	r3, r3, #4
 8003fd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a19      	ldr	r2, [pc, #100]	@ (8004044 <TIM_OC1_SetConfig+0xfc>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d00b      	beq.n	8003ffa <TIM_OC1_SetConfig+0xb2>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a18      	ldr	r2, [pc, #96]	@ (8004048 <TIM_OC1_SetConfig+0x100>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d007      	beq.n	8003ffa <TIM_OC1_SetConfig+0xb2>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a17      	ldr	r2, [pc, #92]	@ (800404c <TIM_OC1_SetConfig+0x104>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d003      	beq.n	8003ffa <TIM_OC1_SetConfig+0xb2>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a16      	ldr	r2, [pc, #88]	@ (8004050 <TIM_OC1_SetConfig+0x108>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d111      	bne.n	800401e <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004000:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004008:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	693a      	ldr	r2, [r7, #16]
 8004010:	4313      	orrs	r3, r2
 8004012:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	699b      	ldr	r3, [r3, #24]
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	4313      	orrs	r3, r2
 800401c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	693a      	ldr	r2, [r7, #16]
 8004022:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68fa      	ldr	r2, [r7, #12]
 8004028:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	685a      	ldr	r2, [r3, #4]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	697a      	ldr	r2, [r7, #20]
 8004036:	621a      	str	r2, [r3, #32]
}
 8004038:	bf00      	nop
 800403a:	371c      	adds	r7, #28
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr
 8004044:	40012c00 	.word	0x40012c00
 8004048:	40014000 	.word	0x40014000
 800404c:	40014400 	.word	0x40014400
 8004050:	40014800 	.word	0x40014800

08004054 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004054:	b480      	push	{r7}
 8004056:	b087      	sub	sp, #28
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a1b      	ldr	r3, [r3, #32]
 8004062:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a1b      	ldr	r3, [r3, #32]
 8004068:	f023 0210 	bic.w	r2, r3, #16
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	699b      	ldr	r3, [r3, #24]
 800407a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004082:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004086:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800408e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	021b      	lsls	r3, r3, #8
 8004096:	68fa      	ldr	r2, [r7, #12]
 8004098:	4313      	orrs	r3, r2
 800409a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	f023 0320 	bic.w	r3, r3, #32
 80040a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	011b      	lsls	r3, r3, #4
 80040aa:	697a      	ldr	r2, [r7, #20]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a24      	ldr	r2, [pc, #144]	@ (8004144 <TIM_OC2_SetConfig+0xf0>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d10d      	bne.n	80040d4 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	011b      	lsls	r3, r3, #4
 80040c6:	697a      	ldr	r2, [r7, #20]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a1b      	ldr	r2, [pc, #108]	@ (8004144 <TIM_OC2_SetConfig+0xf0>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d00b      	beq.n	80040f4 <TIM_OC2_SetConfig+0xa0>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a1a      	ldr	r2, [pc, #104]	@ (8004148 <TIM_OC2_SetConfig+0xf4>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d007      	beq.n	80040f4 <TIM_OC2_SetConfig+0xa0>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a19      	ldr	r2, [pc, #100]	@ (800414c <TIM_OC2_SetConfig+0xf8>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d003      	beq.n	80040f4 <TIM_OC2_SetConfig+0xa0>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a18      	ldr	r2, [pc, #96]	@ (8004150 <TIM_OC2_SetConfig+0xfc>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d113      	bne.n	800411c <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80040fa:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004102:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	693a      	ldr	r2, [r7, #16]
 800410c:	4313      	orrs	r3, r2
 800410e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	699b      	ldr	r3, [r3, #24]
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	693a      	ldr	r2, [r7, #16]
 8004118:	4313      	orrs	r3, r2
 800411a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	693a      	ldr	r2, [r7, #16]
 8004120:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	68fa      	ldr	r2, [r7, #12]
 8004126:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	697a      	ldr	r2, [r7, #20]
 8004134:	621a      	str	r2, [r3, #32]
}
 8004136:	bf00      	nop
 8004138:	371c      	adds	r7, #28
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	40012c00 	.word	0x40012c00
 8004148:	40014000 	.word	0x40014000
 800414c:	40014400 	.word	0x40014400
 8004150:	40014800 	.word	0x40014800

08004154 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004154:	b480      	push	{r7}
 8004156:	b087      	sub	sp, #28
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a1b      	ldr	r3, [r3, #32]
 8004162:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a1b      	ldr	r3, [r3, #32]
 8004168:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	69db      	ldr	r3, [r3, #28]
 800417a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004182:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004186:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f023 0303 	bic.w	r3, r3, #3
 800418e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	68fa      	ldr	r2, [r7, #12]
 8004196:	4313      	orrs	r3, r2
 8004198:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80041a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	021b      	lsls	r3, r3, #8
 80041a8:	697a      	ldr	r2, [r7, #20]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a23      	ldr	r2, [pc, #140]	@ (8004240 <TIM_OC3_SetConfig+0xec>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d10d      	bne.n	80041d2 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80041bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	68db      	ldr	r3, [r3, #12]
 80041c2:	021b      	lsls	r3, r3, #8
 80041c4:	697a      	ldr	r2, [r7, #20]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80041d0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4a1a      	ldr	r2, [pc, #104]	@ (8004240 <TIM_OC3_SetConfig+0xec>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d00b      	beq.n	80041f2 <TIM_OC3_SetConfig+0x9e>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a19      	ldr	r2, [pc, #100]	@ (8004244 <TIM_OC3_SetConfig+0xf0>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d007      	beq.n	80041f2 <TIM_OC3_SetConfig+0x9e>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a18      	ldr	r2, [pc, #96]	@ (8004248 <TIM_OC3_SetConfig+0xf4>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d003      	beq.n	80041f2 <TIM_OC3_SetConfig+0x9e>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a17      	ldr	r2, [pc, #92]	@ (800424c <TIM_OC3_SetConfig+0xf8>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d113      	bne.n	800421a <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80041f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004200:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	011b      	lsls	r3, r3, #4
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	4313      	orrs	r3, r2
 800420c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	699b      	ldr	r3, [r3, #24]
 8004212:	011b      	lsls	r3, r3, #4
 8004214:	693a      	ldr	r2, [r7, #16]
 8004216:	4313      	orrs	r3, r2
 8004218:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	693a      	ldr	r2, [r7, #16]
 800421e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	685a      	ldr	r2, [r3, #4]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	697a      	ldr	r2, [r7, #20]
 8004232:	621a      	str	r2, [r3, #32]
}
 8004234:	bf00      	nop
 8004236:	371c      	adds	r7, #28
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr
 8004240:	40012c00 	.word	0x40012c00
 8004244:	40014000 	.word	0x40014000
 8004248:	40014400 	.word	0x40014400
 800424c:	40014800 	.word	0x40014800

08004250 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004250:	b480      	push	{r7}
 8004252:	b087      	sub	sp, #28
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a1b      	ldr	r3, [r3, #32]
 800425e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800427e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004282:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800428a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	021b      	lsls	r3, r3, #8
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	4313      	orrs	r3, r2
 8004296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800429e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	031b      	lsls	r3, r3, #12
 80042a6:	693a      	ldr	r2, [r7, #16]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4a16      	ldr	r2, [pc, #88]	@ (8004308 <TIM_OC4_SetConfig+0xb8>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d00b      	beq.n	80042cc <TIM_OC4_SetConfig+0x7c>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	4a15      	ldr	r2, [pc, #84]	@ (800430c <TIM_OC4_SetConfig+0xbc>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d007      	beq.n	80042cc <TIM_OC4_SetConfig+0x7c>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a14      	ldr	r2, [pc, #80]	@ (8004310 <TIM_OC4_SetConfig+0xc0>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d003      	beq.n	80042cc <TIM_OC4_SetConfig+0x7c>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a13      	ldr	r2, [pc, #76]	@ (8004314 <TIM_OC4_SetConfig+0xc4>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d109      	bne.n	80042e0 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80042d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	695b      	ldr	r3, [r3, #20]
 80042d8:	019b      	lsls	r3, r3, #6
 80042da:	697a      	ldr	r2, [r7, #20]
 80042dc:	4313      	orrs	r3, r2
 80042de:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	697a      	ldr	r2, [r7, #20]
 80042e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	68fa      	ldr	r2, [r7, #12]
 80042ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	685a      	ldr	r2, [r3, #4]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	693a      	ldr	r2, [r7, #16]
 80042f8:	621a      	str	r2, [r3, #32]
}
 80042fa:	bf00      	nop
 80042fc:	371c      	adds	r7, #28
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	40012c00 	.word	0x40012c00
 800430c:	40014000 	.word	0x40014000
 8004310:	40014400 	.word	0x40014400
 8004314:	40014800 	.word	0x40014800

08004318 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004318:	b480      	push	{r7}
 800431a:	b087      	sub	sp, #28
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a1b      	ldr	r3, [r3, #32]
 800432c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800433e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004346:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800434a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	4313      	orrs	r3, r2
 8004354:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800435c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	041b      	lsls	r3, r3, #16
 8004364:	693a      	ldr	r2, [r7, #16]
 8004366:	4313      	orrs	r3, r2
 8004368:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a15      	ldr	r2, [pc, #84]	@ (80043c4 <TIM_OC5_SetConfig+0xac>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d00b      	beq.n	800438a <TIM_OC5_SetConfig+0x72>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a14      	ldr	r2, [pc, #80]	@ (80043c8 <TIM_OC5_SetConfig+0xb0>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d007      	beq.n	800438a <TIM_OC5_SetConfig+0x72>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a13      	ldr	r2, [pc, #76]	@ (80043cc <TIM_OC5_SetConfig+0xb4>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d003      	beq.n	800438a <TIM_OC5_SetConfig+0x72>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a12      	ldr	r2, [pc, #72]	@ (80043d0 <TIM_OC5_SetConfig+0xb8>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d109      	bne.n	800439e <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004390:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	021b      	lsls	r3, r3, #8
 8004398:	697a      	ldr	r2, [r7, #20]
 800439a:	4313      	orrs	r3, r2
 800439c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	697a      	ldr	r2, [r7, #20]
 80043a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	68fa      	ldr	r2, [r7, #12]
 80043a8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	685a      	ldr	r2, [r3, #4]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	693a      	ldr	r2, [r7, #16]
 80043b6:	621a      	str	r2, [r3, #32]
}
 80043b8:	bf00      	nop
 80043ba:	371c      	adds	r7, #28
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr
 80043c4:	40012c00 	.word	0x40012c00
 80043c8:	40014000 	.word	0x40014000
 80043cc:	40014400 	.word	0x40014400
 80043d0:	40014800 	.word	0x40014800

080043d4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b087      	sub	sp, #28
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
 80043dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6a1b      	ldr	r3, [r3, #32]
 80043e2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6a1b      	ldr	r3, [r3, #32]
 80043e8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004402:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004406:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	021b      	lsls	r3, r3, #8
 800440e:	68fa      	ldr	r2, [r7, #12]
 8004410:	4313      	orrs	r3, r2
 8004412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800441a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	051b      	lsls	r3, r3, #20
 8004422:	693a      	ldr	r2, [r7, #16]
 8004424:	4313      	orrs	r3, r2
 8004426:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	4a16      	ldr	r2, [pc, #88]	@ (8004484 <TIM_OC6_SetConfig+0xb0>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d00b      	beq.n	8004448 <TIM_OC6_SetConfig+0x74>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	4a15      	ldr	r2, [pc, #84]	@ (8004488 <TIM_OC6_SetConfig+0xb4>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d007      	beq.n	8004448 <TIM_OC6_SetConfig+0x74>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	4a14      	ldr	r2, [pc, #80]	@ (800448c <TIM_OC6_SetConfig+0xb8>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d003      	beq.n	8004448 <TIM_OC6_SetConfig+0x74>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	4a13      	ldr	r2, [pc, #76]	@ (8004490 <TIM_OC6_SetConfig+0xbc>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d109      	bne.n	800445c <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800444e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	695b      	ldr	r3, [r3, #20]
 8004454:	029b      	lsls	r3, r3, #10
 8004456:	697a      	ldr	r2, [r7, #20]
 8004458:	4313      	orrs	r3, r2
 800445a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	697a      	ldr	r2, [r7, #20]
 8004460:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	68fa      	ldr	r2, [r7, #12]
 8004466:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	685a      	ldr	r2, [r3, #4]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	693a      	ldr	r2, [r7, #16]
 8004474:	621a      	str	r2, [r3, #32]
}
 8004476:	bf00      	nop
 8004478:	371c      	adds	r7, #28
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr
 8004482:	bf00      	nop
 8004484:	40012c00 	.word	0x40012c00
 8004488:	40014000 	.word	0x40014000
 800448c:	40014400 	.word	0x40014400
 8004490:	40014800 	.word	0x40014800

08004494 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004494:	b480      	push	{r7}
 8004496:	b087      	sub	sp, #28
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6a1b      	ldr	r3, [r3, #32]
 80044a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6a1b      	ldr	r3, [r3, #32]
 80044aa:	f023 0201 	bic.w	r2, r3, #1
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	699b      	ldr	r3, [r3, #24]
 80044b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80044be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	011b      	lsls	r3, r3, #4
 80044c4:	693a      	ldr	r2, [r7, #16]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	f023 030a 	bic.w	r3, r3, #10
 80044d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80044d2:	697a      	ldr	r2, [r7, #20]
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	693a      	ldr	r2, [r7, #16]
 80044de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	697a      	ldr	r2, [r7, #20]
 80044e4:	621a      	str	r2, [r3, #32]
}
 80044e6:	bf00      	nop
 80044e8:	371c      	adds	r7, #28
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr

080044f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044f2:	b480      	push	{r7}
 80044f4:	b087      	sub	sp, #28
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	60f8      	str	r0, [r7, #12]
 80044fa:	60b9      	str	r1, [r7, #8]
 80044fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6a1b      	ldr	r3, [r3, #32]
 8004502:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6a1b      	ldr	r3, [r3, #32]
 8004508:	f023 0210 	bic.w	r2, r3, #16
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800451c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	031b      	lsls	r3, r3, #12
 8004522:	693a      	ldr	r2, [r7, #16]
 8004524:	4313      	orrs	r3, r2
 8004526:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800452e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	011b      	lsls	r3, r3, #4
 8004534:	697a      	ldr	r2, [r7, #20]
 8004536:	4313      	orrs	r3, r2
 8004538:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	693a      	ldr	r2, [r7, #16]
 800453e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	697a      	ldr	r2, [r7, #20]
 8004544:	621a      	str	r2, [r3, #32]
}
 8004546:	bf00      	nop
 8004548:	371c      	adds	r7, #28
 800454a:	46bd      	mov	sp, r7
 800454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004550:	4770      	bx	lr

08004552 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004552:	b480      	push	{r7}
 8004554:	b085      	sub	sp, #20
 8004556:	af00      	add	r7, sp, #0
 8004558:	6078      	str	r0, [r7, #4]
 800455a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004568:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800456a:	683a      	ldr	r2, [r7, #0]
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	4313      	orrs	r3, r2
 8004570:	f043 0307 	orr.w	r3, r3, #7
 8004574:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	68fa      	ldr	r2, [r7, #12]
 800457a:	609a      	str	r2, [r3, #8]
}
 800457c:	bf00      	nop
 800457e:	3714      	adds	r7, #20
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004588:	b480      	push	{r7}
 800458a:	b087      	sub	sp, #28
 800458c:	af00      	add	r7, sp, #0
 800458e:	60f8      	str	r0, [r7, #12]
 8004590:	60b9      	str	r1, [r7, #8]
 8004592:	607a      	str	r2, [r7, #4]
 8004594:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80045a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	021a      	lsls	r2, r3, #8
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	431a      	orrs	r2, r3
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	697a      	ldr	r2, [r7, #20]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	697a      	ldr	r2, [r7, #20]
 80045ba:	609a      	str	r2, [r3, #8]
}
 80045bc:	bf00      	nop
 80045be:	371c      	adds	r7, #28
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr

080045c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b087      	sub	sp, #28
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	f003 031f 	and.w	r3, r3, #31
 80045da:	2201      	movs	r2, #1
 80045dc:	fa02 f303 	lsl.w	r3, r2, r3
 80045e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6a1a      	ldr	r2, [r3, #32]
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	43db      	mvns	r3, r3
 80045ea:	401a      	ands	r2, r3
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6a1a      	ldr	r2, [r3, #32]
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	f003 031f 	and.w	r3, r3, #31
 80045fa:	6879      	ldr	r1, [r7, #4]
 80045fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004600:	431a      	orrs	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	621a      	str	r2, [r3, #32]
}
 8004606:	bf00      	nop
 8004608:	371c      	adds	r7, #28
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr
	...

08004614 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004614:	b480      	push	{r7}
 8004616:	b085      	sub	sp, #20
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004624:	2b01      	cmp	r3, #1
 8004626:	d101      	bne.n	800462c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004628:	2302      	movs	r3, #2
 800462a:	e054      	b.n	80046d6 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2202      	movs	r2, #2
 8004638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a24      	ldr	r2, [pc, #144]	@ (80046e4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d108      	bne.n	8004668 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800465c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	68fa      	ldr	r2, [r7, #12]
 8004664:	4313      	orrs	r3, r2
 8004666:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800466e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	4313      	orrs	r3, r2
 8004678:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a17      	ldr	r2, [pc, #92]	@ (80046e4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d00e      	beq.n	80046aa <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004694:	d009      	beq.n	80046aa <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a13      	ldr	r2, [pc, #76]	@ (80046e8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d004      	beq.n	80046aa <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a11      	ldr	r2, [pc, #68]	@ (80046ec <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d10c      	bne.n	80046c4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	68ba      	ldr	r2, [r7, #8]
 80046c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3714      	adds	r7, #20
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	40012c00 	.word	0x40012c00
 80046e8:	40000400 	.word	0x40000400
 80046ec:	40014000 	.word	0x40014000

080046f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b082      	sub	sp, #8
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d101      	bne.n	8004702 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e040      	b.n	8004784 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004706:	2b00      	cmp	r3, #0
 8004708:	d106      	bne.n	8004718 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f7fc fa0a 	bl	8000b2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2224      	movs	r2, #36	@ 0x24
 800471c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f022 0201 	bic.w	r2, r2, #1
 800472c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004732:	2b00      	cmp	r3, #0
 8004734:	d002      	beq.n	800473c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 fc9e 	bl	8005078 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 fb65 	bl	8004e0c <UART_SetConfig>
 8004742:	4603      	mov	r3, r0
 8004744:	2b01      	cmp	r3, #1
 8004746:	d101      	bne.n	800474c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e01b      	b.n	8004784 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	685a      	ldr	r2, [r3, #4]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800475a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689a      	ldr	r2, [r3, #8]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800476a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f042 0201 	orr.w	r2, r2, #1
 800477a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	f000 fd1d 	bl	80051bc <UART_CheckIdleState>
 8004782:	4603      	mov	r3, r0
}
 8004784:	4618      	mov	r0, r3
 8004786:	3708      	adds	r7, #8
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b08a      	sub	sp, #40	@ 0x28
 8004790:	af00      	add	r7, sp, #0
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	4613      	mov	r3, r2
 8004798:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047a0:	2b20      	cmp	r3, #32
 80047a2:	d132      	bne.n	800480a <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d002      	beq.n	80047b0 <HAL_UART_Receive_IT+0x24>
 80047aa:	88fb      	ldrh	r3, [r7, #6]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d101      	bne.n	80047b4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e02b      	b.n	800480c <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d018      	beq.n	80047fa <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	e853 3f00 	ldrex	r3, [r3]
 80047d4:	613b      	str	r3, [r7, #16]
   return(result);
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80047dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	461a      	mov	r2, r3
 80047e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e6:	623b      	str	r3, [r7, #32]
 80047e8:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ea:	69f9      	ldr	r1, [r7, #28]
 80047ec:	6a3a      	ldr	r2, [r7, #32]
 80047ee:	e841 2300 	strex	r3, r2, [r1]
 80047f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80047f4:	69bb      	ldr	r3, [r7, #24]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d1e6      	bne.n	80047c8 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80047fa:	88fb      	ldrh	r3, [r7, #6]
 80047fc:	461a      	mov	r2, r3
 80047fe:	68b9      	ldr	r1, [r7, #8]
 8004800:	68f8      	ldr	r0, [r7, #12]
 8004802:	f000 fdf1 	bl	80053e8 <UART_Start_Receive_IT>
 8004806:	4603      	mov	r3, r0
 8004808:	e000      	b.n	800480c <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800480a:	2302      	movs	r3, #2
  }
}
 800480c:	4618      	mov	r0, r3
 800480e:	3728      	adds	r7, #40	@ 0x28
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}

08004814 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b0ba      	sub	sp, #232	@ 0xe8
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	69db      	ldr	r3, [r3, #28]
 8004822:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800483a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800483e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004842:	4013      	ands	r3, r2
 8004844:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004848:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800484c:	2b00      	cmp	r3, #0
 800484e:	d115      	bne.n	800487c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004854:	f003 0320 	and.w	r3, r3, #32
 8004858:	2b00      	cmp	r3, #0
 800485a:	d00f      	beq.n	800487c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800485c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004860:	f003 0320 	and.w	r3, r3, #32
 8004864:	2b00      	cmp	r3, #0
 8004866:	d009      	beq.n	800487c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800486c:	2b00      	cmp	r3, #0
 800486e:	f000 82ab 	beq.w	8004dc8 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	4798      	blx	r3
      }
      return;
 800487a:	e2a5      	b.n	8004dc8 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800487c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004880:	2b00      	cmp	r3, #0
 8004882:	f000 8117 	beq.w	8004ab4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004886:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	2b00      	cmp	r3, #0
 8004890:	d106      	bne.n	80048a0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004892:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004896:	4b85      	ldr	r3, [pc, #532]	@ (8004aac <HAL_UART_IRQHandler+0x298>)
 8004898:	4013      	ands	r3, r2
 800489a:	2b00      	cmp	r3, #0
 800489c:	f000 810a 	beq.w	8004ab4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80048a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048a4:	f003 0301 	and.w	r3, r3, #1
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d011      	beq.n	80048d0 <HAL_UART_IRQHandler+0xbc>
 80048ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d00b      	beq.n	80048d0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2201      	movs	r2, #1
 80048be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048c6:	f043 0201 	orr.w	r2, r3, #1
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048d4:	f003 0302 	and.w	r3, r3, #2
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d011      	beq.n	8004900 <HAL_UART_IRQHandler+0xec>
 80048dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048e0:	f003 0301 	and.w	r3, r3, #1
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00b      	beq.n	8004900 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2202      	movs	r2, #2
 80048ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048f6:	f043 0204 	orr.w	r2, r3, #4
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004900:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004904:	f003 0304 	and.w	r3, r3, #4
 8004908:	2b00      	cmp	r3, #0
 800490a:	d011      	beq.n	8004930 <HAL_UART_IRQHandler+0x11c>
 800490c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004910:	f003 0301 	and.w	r3, r3, #1
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00b      	beq.n	8004930 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2204      	movs	r2, #4
 800491e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004926:	f043 0202 	orr.w	r2, r3, #2
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004930:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004934:	f003 0308 	and.w	r3, r3, #8
 8004938:	2b00      	cmp	r3, #0
 800493a:	d017      	beq.n	800496c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800493c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004940:	f003 0320 	and.w	r3, r3, #32
 8004944:	2b00      	cmp	r3, #0
 8004946:	d105      	bne.n	8004954 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004948:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800494c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004950:	2b00      	cmp	r3, #0
 8004952:	d00b      	beq.n	800496c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2208      	movs	r2, #8
 800495a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004962:	f043 0208 	orr.w	r2, r3, #8
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800496c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004970:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004974:	2b00      	cmp	r3, #0
 8004976:	d012      	beq.n	800499e <HAL_UART_IRQHandler+0x18a>
 8004978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800497c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d00c      	beq.n	800499e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800498c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004994:	f043 0220 	orr.w	r2, r3, #32
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	f000 8211 	beq.w	8004dcc <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80049aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049ae:	f003 0320 	and.w	r3, r3, #32
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d00d      	beq.n	80049d2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80049b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049ba:	f003 0320 	and.w	r3, r3, #32
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d007      	beq.n	80049d2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d003      	beq.n	80049d2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049d8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049e6:	2b40      	cmp	r3, #64	@ 0x40
 80049e8:	d005      	beq.n	80049f6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80049ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049ee:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d04f      	beq.n	8004a96 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 fdbc 	bl	8005574 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a06:	2b40      	cmp	r3, #64	@ 0x40
 8004a08:	d141      	bne.n	8004a8e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	3308      	adds	r3, #8
 8004a10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a18:	e853 3f00 	ldrex	r3, [r3]
 8004a1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004a20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	3308      	adds	r3, #8
 8004a32:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004a36:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004a3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a3e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004a42:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004a46:	e841 2300 	strex	r3, r2, [r1]
 8004a4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004a4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1d9      	bne.n	8004a0a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d013      	beq.n	8004a86 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a62:	4a13      	ldr	r2, [pc, #76]	@ (8004ab0 <HAL_UART_IRQHandler+0x29c>)
 8004a64:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7fc ff41 	bl	80018f2 <HAL_DMA_Abort_IT>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d017      	beq.n	8004aa6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004a80:	4610      	mov	r0, r2
 8004a82:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a84:	e00f      	b.n	8004aa6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f7fb fc1c 	bl	80002c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a8c:	e00b      	b.n	8004aa6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f7fb fc18 	bl	80002c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a94:	e007      	b.n	8004aa6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f7fb fc14 	bl	80002c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004aa4:	e192      	b.n	8004dcc <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aa6:	bf00      	nop
    return;
 8004aa8:	e190      	b.n	8004dcc <HAL_UART_IRQHandler+0x5b8>
 8004aaa:	bf00      	nop
 8004aac:	04000120 	.word	0x04000120
 8004ab0:	0800563d 	.word	0x0800563d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	f040 814b 	bne.w	8004d54 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ac2:	f003 0310 	and.w	r3, r3, #16
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	f000 8144 	beq.w	8004d54 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ad0:	f003 0310 	and.w	r3, r3, #16
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	f000 813d 	beq.w	8004d54 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2210      	movs	r2, #16
 8004ae0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aec:	2b40      	cmp	r3, #64	@ 0x40
 8004aee:	f040 80b5 	bne.w	8004c5c <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004afe:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	f000 8164 	beq.w	8004dd0 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004b0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b12:	429a      	cmp	r2, r3
 8004b14:	f080 815c 	bcs.w	8004dd0 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b1e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b26:	699b      	ldr	r3, [r3, #24]
 8004b28:	2b20      	cmp	r3, #32
 8004b2a:	f000 8086 	beq.w	8004c3a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b36:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b3a:	e853 3f00 	ldrex	r3, [r3]
 8004b3e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b42:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b46:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b4a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	461a      	mov	r2, r3
 8004b54:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004b58:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004b5c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b60:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004b64:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b68:	e841 2300 	strex	r3, r2, [r1]
 8004b6c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004b70:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d1da      	bne.n	8004b2e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	3308      	adds	r3, #8
 8004b7e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b82:	e853 3f00 	ldrex	r3, [r3]
 8004b86:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b88:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b8a:	f023 0301 	bic.w	r3, r3, #1
 8004b8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	3308      	adds	r3, #8
 8004b98:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b9c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004ba0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004ba4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004ba8:	e841 2300 	strex	r3, r2, [r1]
 8004bac:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004bae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d1e1      	bne.n	8004b78 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	3308      	adds	r3, #8
 8004bba:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bbc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bbe:	e853 3f00 	ldrex	r3, [r3]
 8004bc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004bc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bc6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	3308      	adds	r3, #8
 8004bd4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004bd8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004bda:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bdc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004bde:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004be0:	e841 2300 	strex	r3, r2, [r1]
 8004be4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004be6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d1e3      	bne.n	8004bb4 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2220      	movs	r2, #32
 8004bf0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c02:	e853 3f00 	ldrex	r3, [r3]
 8004c06:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c0a:	f023 0310 	bic.w	r3, r3, #16
 8004c0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	461a      	mov	r2, r3
 8004c18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c1c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c1e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c20:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c22:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c24:	e841 2300 	strex	r3, r2, [r1]
 8004c28:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004c2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d1e4      	bne.n	8004bfa <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c34:	4618      	mov	r0, r3
 8004c36:	f7fc fe1e 	bl	8001876 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2202      	movs	r2, #2
 8004c3e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	1ad3      	subs	r3, r2, r3
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	4619      	mov	r1, r3
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f000 f8cd 	bl	8004df4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004c5a:	e0b9      	b.n	8004dd0 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004c68:	b29b      	uxth	r3, r3
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	f000 80ab 	beq.w	8004dd4 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8004c7e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	f000 80a6 	beq.w	8004dd4 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c90:	e853 3f00 	ldrex	r3, [r3]
 8004c94:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c9c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004caa:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cac:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004cb0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cb2:	e841 2300 	strex	r3, r2, [r1]
 8004cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d1e4      	bne.n	8004c88 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	3308      	adds	r3, #8
 8004cc4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc8:	e853 3f00 	ldrex	r3, [r3]
 8004ccc:	623b      	str	r3, [r7, #32]
   return(result);
 8004cce:	6a3b      	ldr	r3, [r7, #32]
 8004cd0:	f023 0301 	bic.w	r3, r3, #1
 8004cd4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	3308      	adds	r3, #8
 8004cde:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004ce2:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ce8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cea:	e841 2300 	strex	r3, r2, [r1]
 8004cee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d1e3      	bne.n	8004cbe <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2220      	movs	r2, #32
 8004cfa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	e853 3f00 	ldrex	r3, [r3]
 8004d16:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f023 0310 	bic.w	r3, r3, #16
 8004d1e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	461a      	mov	r2, r3
 8004d28:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004d2c:	61fb      	str	r3, [r7, #28]
 8004d2e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d30:	69b9      	ldr	r1, [r7, #24]
 8004d32:	69fa      	ldr	r2, [r7, #28]
 8004d34:	e841 2300 	strex	r3, r2, [r1]
 8004d38:	617b      	str	r3, [r7, #20]
   return(result);
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d1e4      	bne.n	8004d0a <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2202      	movs	r2, #2
 8004d44:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d46:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f000 f851 	bl	8004df4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004d52:	e03f      	b.n	8004dd4 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004d54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00e      	beq.n	8004d7e <HAL_UART_IRQHandler+0x56a>
 8004d60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d008      	beq.n	8004d7e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004d74:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 fe48 	bl	8005a0c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004d7c:	e02d      	b.n	8004dda <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d00e      	beq.n	8004da8 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004d8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d008      	beq.n	8004da8 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d01c      	beq.n	8004dd8 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	4798      	blx	r3
    }
    return;
 8004da6:	e017      	b.n	8004dd8 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004da8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d012      	beq.n	8004dda <HAL_UART_IRQHandler+0x5c6>
 8004db4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d00c      	beq.n	8004dda <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8004dc0:	6878      	ldr	r0, [r7, #4]
 8004dc2:	f000 fc51 	bl	8005668 <UART_EndTransmit_IT>
    return;
 8004dc6:	e008      	b.n	8004dda <HAL_UART_IRQHandler+0x5c6>
      return;
 8004dc8:	bf00      	nop
 8004dca:	e006      	b.n	8004dda <HAL_UART_IRQHandler+0x5c6>
    return;
 8004dcc:	bf00      	nop
 8004dce:	e004      	b.n	8004dda <HAL_UART_IRQHandler+0x5c6>
      return;
 8004dd0:	bf00      	nop
 8004dd2:	e002      	b.n	8004dda <HAL_UART_IRQHandler+0x5c6>
      return;
 8004dd4:	bf00      	nop
 8004dd6:	e000      	b.n	8004dda <HAL_UART_IRQHandler+0x5c6>
    return;
 8004dd8:	bf00      	nop
  }

}
 8004dda:	37e8      	adds	r7, #232	@ 0xe8
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004de8:	bf00      	nop
 8004dea:	370c      	adds	r7, #12
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr

08004df4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b083      	sub	sp, #12
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	460b      	mov	r3, r1
 8004dfe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e00:	bf00      	nop
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b088      	sub	sp, #32
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e14:	2300      	movs	r3, #0
 8004e16:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	689a      	ldr	r2, [r3, #8]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	431a      	orrs	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	431a      	orrs	r2, r3
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	69db      	ldr	r3, [r3, #28]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	4b8a      	ldr	r3, [pc, #552]	@ (8005060 <UART_SetConfig+0x254>)
 8004e38:	4013      	ands	r3, r2
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	6812      	ldr	r2, [r2, #0]
 8004e3e:	6979      	ldr	r1, [r7, #20]
 8004e40:	430b      	orrs	r3, r1
 8004e42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68da      	ldr	r2, [r3, #12]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	430a      	orrs	r2, r1
 8004e58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6a1b      	ldr	r3, [r3, #32]
 8004e64:	697a      	ldr	r2, [r7, #20]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a78      	ldr	r2, [pc, #480]	@ (8005064 <UART_SetConfig+0x258>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d120      	bne.n	8004eca <UART_SetConfig+0xbe>
 8004e88:	4b77      	ldr	r3, [pc, #476]	@ (8005068 <UART_SetConfig+0x25c>)
 8004e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e8c:	f003 0303 	and.w	r3, r3, #3
 8004e90:	2b03      	cmp	r3, #3
 8004e92:	d817      	bhi.n	8004ec4 <UART_SetConfig+0xb8>
 8004e94:	a201      	add	r2, pc, #4	@ (adr r2, 8004e9c <UART_SetConfig+0x90>)
 8004e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e9a:	bf00      	nop
 8004e9c:	08004ead 	.word	0x08004ead
 8004ea0:	08004eb9 	.word	0x08004eb9
 8004ea4:	08004ebf 	.word	0x08004ebf
 8004ea8:	08004eb3 	.word	0x08004eb3
 8004eac:	2300      	movs	r3, #0
 8004eae:	77fb      	strb	r3, [r7, #31]
 8004eb0:	e01d      	b.n	8004eee <UART_SetConfig+0xe2>
 8004eb2:	2302      	movs	r3, #2
 8004eb4:	77fb      	strb	r3, [r7, #31]
 8004eb6:	e01a      	b.n	8004eee <UART_SetConfig+0xe2>
 8004eb8:	2304      	movs	r3, #4
 8004eba:	77fb      	strb	r3, [r7, #31]
 8004ebc:	e017      	b.n	8004eee <UART_SetConfig+0xe2>
 8004ebe:	2308      	movs	r3, #8
 8004ec0:	77fb      	strb	r3, [r7, #31]
 8004ec2:	e014      	b.n	8004eee <UART_SetConfig+0xe2>
 8004ec4:	2310      	movs	r3, #16
 8004ec6:	77fb      	strb	r3, [r7, #31]
 8004ec8:	e011      	b.n	8004eee <UART_SetConfig+0xe2>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a67      	ldr	r2, [pc, #412]	@ (800506c <UART_SetConfig+0x260>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d102      	bne.n	8004eda <UART_SetConfig+0xce>
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	77fb      	strb	r3, [r7, #31]
 8004ed8:	e009      	b.n	8004eee <UART_SetConfig+0xe2>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a64      	ldr	r2, [pc, #400]	@ (8005070 <UART_SetConfig+0x264>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d102      	bne.n	8004eea <UART_SetConfig+0xde>
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	77fb      	strb	r3, [r7, #31]
 8004ee8:	e001      	b.n	8004eee <UART_SetConfig+0xe2>
 8004eea:	2310      	movs	r3, #16
 8004eec:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	69db      	ldr	r3, [r3, #28]
 8004ef2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ef6:	d15a      	bne.n	8004fae <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004ef8:	7ffb      	ldrb	r3, [r7, #31]
 8004efa:	2b08      	cmp	r3, #8
 8004efc:	d827      	bhi.n	8004f4e <UART_SetConfig+0x142>
 8004efe:	a201      	add	r2, pc, #4	@ (adr r2, 8004f04 <UART_SetConfig+0xf8>)
 8004f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f04:	08004f29 	.word	0x08004f29
 8004f08:	08004f31 	.word	0x08004f31
 8004f0c:	08004f39 	.word	0x08004f39
 8004f10:	08004f4f 	.word	0x08004f4f
 8004f14:	08004f3f 	.word	0x08004f3f
 8004f18:	08004f4f 	.word	0x08004f4f
 8004f1c:	08004f4f 	.word	0x08004f4f
 8004f20:	08004f4f 	.word	0x08004f4f
 8004f24:	08004f47 	.word	0x08004f47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f28:	f7fe f9ba 	bl	80032a0 <HAL_RCC_GetPCLK1Freq>
 8004f2c:	61b8      	str	r0, [r7, #24]
        break;
 8004f2e:	e013      	b.n	8004f58 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f30:	f7fe f9d8 	bl	80032e4 <HAL_RCC_GetPCLK2Freq>
 8004f34:	61b8      	str	r0, [r7, #24]
        break;
 8004f36:	e00f      	b.n	8004f58 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f38:	4b4e      	ldr	r3, [pc, #312]	@ (8005074 <UART_SetConfig+0x268>)
 8004f3a:	61bb      	str	r3, [r7, #24]
        break;
 8004f3c:	e00c      	b.n	8004f58 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f3e:	f7fe f94f 	bl	80031e0 <HAL_RCC_GetSysClockFreq>
 8004f42:	61b8      	str	r0, [r7, #24]
        break;
 8004f44:	e008      	b.n	8004f58 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f4a:	61bb      	str	r3, [r7, #24]
        break;
 8004f4c:	e004      	b.n	8004f58 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	77bb      	strb	r3, [r7, #30]
        break;
 8004f56:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d074      	beq.n	8005048 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	005a      	lsls	r2, r3, #1
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	085b      	lsrs	r3, r3, #1
 8004f68:	441a      	add	r2, r3
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f72:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	2b0f      	cmp	r3, #15
 8004f78:	d916      	bls.n	8004fa8 <UART_SetConfig+0x19c>
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f80:	d212      	bcs.n	8004fa8 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	f023 030f 	bic.w	r3, r3, #15
 8004f8a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	085b      	lsrs	r3, r3, #1
 8004f90:	b29b      	uxth	r3, r3
 8004f92:	f003 0307 	and.w	r3, r3, #7
 8004f96:	b29a      	uxth	r2, r3
 8004f98:	89fb      	ldrh	r3, [r7, #14]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	89fa      	ldrh	r2, [r7, #14]
 8004fa4:	60da      	str	r2, [r3, #12]
 8004fa6:	e04f      	b.n	8005048 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	77bb      	strb	r3, [r7, #30]
 8004fac:	e04c      	b.n	8005048 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004fae:	7ffb      	ldrb	r3, [r7, #31]
 8004fb0:	2b08      	cmp	r3, #8
 8004fb2:	d828      	bhi.n	8005006 <UART_SetConfig+0x1fa>
 8004fb4:	a201      	add	r2, pc, #4	@ (adr r2, 8004fbc <UART_SetConfig+0x1b0>)
 8004fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fba:	bf00      	nop
 8004fbc:	08004fe1 	.word	0x08004fe1
 8004fc0:	08004fe9 	.word	0x08004fe9
 8004fc4:	08004ff1 	.word	0x08004ff1
 8004fc8:	08005007 	.word	0x08005007
 8004fcc:	08004ff7 	.word	0x08004ff7
 8004fd0:	08005007 	.word	0x08005007
 8004fd4:	08005007 	.word	0x08005007
 8004fd8:	08005007 	.word	0x08005007
 8004fdc:	08004fff 	.word	0x08004fff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fe0:	f7fe f95e 	bl	80032a0 <HAL_RCC_GetPCLK1Freq>
 8004fe4:	61b8      	str	r0, [r7, #24]
        break;
 8004fe6:	e013      	b.n	8005010 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004fe8:	f7fe f97c 	bl	80032e4 <HAL_RCC_GetPCLK2Freq>
 8004fec:	61b8      	str	r0, [r7, #24]
        break;
 8004fee:	e00f      	b.n	8005010 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ff0:	4b20      	ldr	r3, [pc, #128]	@ (8005074 <UART_SetConfig+0x268>)
 8004ff2:	61bb      	str	r3, [r7, #24]
        break;
 8004ff4:	e00c      	b.n	8005010 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ff6:	f7fe f8f3 	bl	80031e0 <HAL_RCC_GetSysClockFreq>
 8004ffa:	61b8      	str	r0, [r7, #24]
        break;
 8004ffc:	e008      	b.n	8005010 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ffe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005002:	61bb      	str	r3, [r7, #24]
        break;
 8005004:	e004      	b.n	8005010 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005006:	2300      	movs	r3, #0
 8005008:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	77bb      	strb	r3, [r7, #30]
        break;
 800500e:	bf00      	nop
    }

    if (pclk != 0U)
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d018      	beq.n	8005048 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	085a      	lsrs	r2, r3, #1
 800501c:	69bb      	ldr	r3, [r7, #24]
 800501e:	441a      	add	r2, r3
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	fbb2 f3f3 	udiv	r3, r2, r3
 8005028:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	2b0f      	cmp	r3, #15
 800502e:	d909      	bls.n	8005044 <UART_SetConfig+0x238>
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005036:	d205      	bcs.n	8005044 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	b29a      	uxth	r2, r3
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	60da      	str	r2, [r3, #12]
 8005042:	e001      	b.n	8005048 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005044:	2301      	movs	r3, #1
 8005046:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005054:	7fbb      	ldrb	r3, [r7, #30]
}
 8005056:	4618      	mov	r0, r3
 8005058:	3720      	adds	r7, #32
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
 800505e:	bf00      	nop
 8005060:	efff69f3 	.word	0xefff69f3
 8005064:	40013800 	.word	0x40013800
 8005068:	40021000 	.word	0x40021000
 800506c:	40004400 	.word	0x40004400
 8005070:	40004800 	.word	0x40004800
 8005074:	007a1200 	.word	0x007a1200

08005078 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005084:	f003 0308 	and.w	r3, r3, #8
 8005088:	2b00      	cmp	r3, #0
 800508a:	d00a      	beq.n	80050a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	430a      	orrs	r2, r1
 80050a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a6:	f003 0301 	and.w	r3, r3, #1
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d00a      	beq.n	80050c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	430a      	orrs	r2, r1
 80050c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c8:	f003 0302 	and.w	r3, r3, #2
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d00a      	beq.n	80050e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	430a      	orrs	r2, r1
 80050e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ea:	f003 0304 	and.w	r3, r3, #4
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d00a      	beq.n	8005108 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	430a      	orrs	r2, r1
 8005106:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510c:	f003 0310 	and.w	r3, r3, #16
 8005110:	2b00      	cmp	r3, #0
 8005112:	d00a      	beq.n	800512a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	430a      	orrs	r2, r1
 8005128:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512e:	f003 0320 	and.w	r3, r3, #32
 8005132:	2b00      	cmp	r3, #0
 8005134:	d00a      	beq.n	800514c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	430a      	orrs	r2, r1
 800514a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005154:	2b00      	cmp	r3, #0
 8005156:	d01a      	beq.n	800518e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	430a      	orrs	r2, r1
 800516c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005172:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005176:	d10a      	bne.n	800518e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	430a      	orrs	r2, r1
 800518c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005192:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00a      	beq.n	80051b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	430a      	orrs	r2, r1
 80051ae:	605a      	str	r2, [r3, #4]
  }
}
 80051b0:	bf00      	nop
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b098      	sub	sp, #96	@ 0x60
 80051c0:	af02      	add	r7, sp, #8
 80051c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80051cc:	f7fc fa36 	bl	800163c <HAL_GetTick>
 80051d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0308 	and.w	r3, r3, #8
 80051dc:	2b08      	cmp	r3, #8
 80051de:	d12e      	bne.n	800523e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80051e4:	9300      	str	r3, [sp, #0]
 80051e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051e8:	2200      	movs	r2, #0
 80051ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 f88c 	bl	800530c <UART_WaitOnFlagUntilTimeout>
 80051f4:	4603      	mov	r3, r0
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d021      	beq.n	800523e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005202:	e853 3f00 	ldrex	r3, [r3]
 8005206:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800520a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800520e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	461a      	mov	r2, r3
 8005216:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005218:	647b      	str	r3, [r7, #68]	@ 0x44
 800521a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800521c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800521e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005220:	e841 2300 	strex	r3, r2, [r1]
 8005224:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005226:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005228:	2b00      	cmp	r3, #0
 800522a:	d1e6      	bne.n	80051fa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2220      	movs	r2, #32
 8005230:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e062      	b.n	8005304 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0304 	and.w	r3, r3, #4
 8005248:	2b04      	cmp	r3, #4
 800524a:	d149      	bne.n	80052e0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800524c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005250:	9300      	str	r3, [sp, #0]
 8005252:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005254:	2200      	movs	r2, #0
 8005256:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 f856 	bl	800530c <UART_WaitOnFlagUntilTimeout>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d03c      	beq.n	80052e0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800526c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526e:	e853 3f00 	ldrex	r3, [r3]
 8005272:	623b      	str	r3, [r7, #32]
   return(result);
 8005274:	6a3b      	ldr	r3, [r7, #32]
 8005276:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800527a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	461a      	mov	r2, r3
 8005282:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005284:	633b      	str	r3, [r7, #48]	@ 0x30
 8005286:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005288:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800528a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800528c:	e841 2300 	strex	r3, r2, [r1]
 8005290:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005294:	2b00      	cmp	r3, #0
 8005296:	d1e6      	bne.n	8005266 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	3308      	adds	r3, #8
 800529e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	e853 3f00 	ldrex	r3, [r3]
 80052a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f023 0301 	bic.w	r3, r3, #1
 80052ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	3308      	adds	r3, #8
 80052b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052b8:	61fa      	str	r2, [r7, #28]
 80052ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052bc:	69b9      	ldr	r1, [r7, #24]
 80052be:	69fa      	ldr	r2, [r7, #28]
 80052c0:	e841 2300 	strex	r3, r2, [r1]
 80052c4:	617b      	str	r3, [r7, #20]
   return(result);
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d1e5      	bne.n	8005298 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2220      	movs	r2, #32
 80052d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052dc:	2303      	movs	r3, #3
 80052de:	e011      	b.n	8005304 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2220      	movs	r2, #32
 80052e4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2220      	movs	r2, #32
 80052ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	4618      	mov	r0, r3
 8005306:	3758      	adds	r7, #88	@ 0x58
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}

0800530c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af00      	add	r7, sp, #0
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	603b      	str	r3, [r7, #0]
 8005318:	4613      	mov	r3, r2
 800531a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800531c:	e04f      	b.n	80053be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005324:	d04b      	beq.n	80053be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005326:	f7fc f989 	bl	800163c <HAL_GetTick>
 800532a:	4602      	mov	r2, r0
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	1ad3      	subs	r3, r2, r3
 8005330:	69ba      	ldr	r2, [r7, #24]
 8005332:	429a      	cmp	r2, r3
 8005334:	d302      	bcc.n	800533c <UART_WaitOnFlagUntilTimeout+0x30>
 8005336:	69bb      	ldr	r3, [r7, #24]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d101      	bne.n	8005340 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	e04e      	b.n	80053de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 0304 	and.w	r3, r3, #4
 800534a:	2b00      	cmp	r3, #0
 800534c:	d037      	beq.n	80053be <UART_WaitOnFlagUntilTimeout+0xb2>
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	2b80      	cmp	r3, #128	@ 0x80
 8005352:	d034      	beq.n	80053be <UART_WaitOnFlagUntilTimeout+0xb2>
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	2b40      	cmp	r3, #64	@ 0x40
 8005358:	d031      	beq.n	80053be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	69db      	ldr	r3, [r3, #28]
 8005360:	f003 0308 	and.w	r3, r3, #8
 8005364:	2b08      	cmp	r3, #8
 8005366:	d110      	bne.n	800538a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2208      	movs	r2, #8
 800536e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005370:	68f8      	ldr	r0, [r7, #12]
 8005372:	f000 f8ff 	bl	8005574 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2208      	movs	r2, #8
 800537a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2200      	movs	r2, #0
 8005382:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e029      	b.n	80053de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	69db      	ldr	r3, [r3, #28]
 8005390:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005394:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005398:	d111      	bne.n	80053be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80053a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053a4:	68f8      	ldr	r0, [r7, #12]
 80053a6:	f000 f8e5 	bl	8005574 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2220      	movs	r2, #32
 80053ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e00f      	b.n	80053de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	69da      	ldr	r2, [r3, #28]
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	4013      	ands	r3, r2
 80053c8:	68ba      	ldr	r2, [r7, #8]
 80053ca:	429a      	cmp	r2, r3
 80053cc:	bf0c      	ite	eq
 80053ce:	2301      	moveq	r3, #1
 80053d0:	2300      	movne	r3, #0
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	461a      	mov	r2, r3
 80053d6:	79fb      	ldrb	r3, [r7, #7]
 80053d8:	429a      	cmp	r2, r3
 80053da:	d0a0      	beq.n	800531e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3710      	adds	r7, #16
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
	...

080053e8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b097      	sub	sp, #92	@ 0x5c
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	4613      	mov	r3, r2
 80053f4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	68ba      	ldr	r2, [r7, #8]
 80053fa:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	88fa      	ldrh	r2, [r7, #6]
 8005400:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	88fa      	ldrh	r2, [r7, #6]
 8005408:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800541a:	d10e      	bne.n	800543a <UART_Start_Receive_IT+0x52>
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	691b      	ldr	r3, [r3, #16]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d105      	bne.n	8005430 <UART_Start_Receive_IT+0x48>
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800542a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800542e:	e02d      	b.n	800548c <UART_Start_Receive_IT+0xa4>
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	22ff      	movs	r2, #255	@ 0xff
 8005434:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005438:	e028      	b.n	800548c <UART_Start_Receive_IT+0xa4>
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d10d      	bne.n	800545e <UART_Start_Receive_IT+0x76>
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	691b      	ldr	r3, [r3, #16]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d104      	bne.n	8005454 <UART_Start_Receive_IT+0x6c>
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	22ff      	movs	r2, #255	@ 0xff
 800544e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005452:	e01b      	b.n	800548c <UART_Start_Receive_IT+0xa4>
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	227f      	movs	r2, #127	@ 0x7f
 8005458:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800545c:	e016      	b.n	800548c <UART_Start_Receive_IT+0xa4>
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005466:	d10d      	bne.n	8005484 <UART_Start_Receive_IT+0x9c>
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	691b      	ldr	r3, [r3, #16]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d104      	bne.n	800547a <UART_Start_Receive_IT+0x92>
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	227f      	movs	r2, #127	@ 0x7f
 8005474:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005478:	e008      	b.n	800548c <UART_Start_Receive_IT+0xa4>
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	223f      	movs	r2, #63	@ 0x3f
 800547e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005482:	e003      	b.n	800548c <UART_Start_Receive_IT+0xa4>
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2200      	movs	r2, #0
 8005490:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2222      	movs	r2, #34	@ 0x22
 8005498:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	3308      	adds	r3, #8
 80054a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054a6:	e853 3f00 	ldrex	r3, [r3]
 80054aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80054ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ae:	f043 0301 	orr.w	r3, r3, #1
 80054b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	3308      	adds	r3, #8
 80054ba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80054bc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80054be:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80054c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054c4:	e841 2300 	strex	r3, r2, [r1]
 80054c8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80054ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d1e5      	bne.n	800549c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054d8:	d107      	bne.n	80054ea <UART_Start_Receive_IT+0x102>
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	691b      	ldr	r3, [r3, #16]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d103      	bne.n	80054ea <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	4a21      	ldr	r2, [pc, #132]	@ (800556c <UART_Start_Receive_IT+0x184>)
 80054e6:	669a      	str	r2, [r3, #104]	@ 0x68
 80054e8:	e002      	b.n	80054f0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	4a20      	ldr	r2, [pc, #128]	@ (8005570 <UART_Start_Receive_IT+0x188>)
 80054ee:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	691b      	ldr	r3, [r3, #16]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d019      	beq.n	800552c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005500:	e853 3f00 	ldrex	r3, [r3]
 8005504:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005508:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800550c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	461a      	mov	r2, r3
 8005514:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005516:	637b      	str	r3, [r7, #52]	@ 0x34
 8005518:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800551c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800551e:	e841 2300 	strex	r3, r2, [r1]
 8005522:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005526:	2b00      	cmp	r3, #0
 8005528:	d1e6      	bne.n	80054f8 <UART_Start_Receive_IT+0x110>
 800552a:	e018      	b.n	800555e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	e853 3f00 	ldrex	r3, [r3]
 8005538:	613b      	str	r3, [r7, #16]
   return(result);
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	f043 0320 	orr.w	r3, r3, #32
 8005540:	653b      	str	r3, [r7, #80]	@ 0x50
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	461a      	mov	r2, r3
 8005548:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800554a:	623b      	str	r3, [r7, #32]
 800554c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800554e:	69f9      	ldr	r1, [r7, #28]
 8005550:	6a3a      	ldr	r2, [r7, #32]
 8005552:	e841 2300 	strex	r3, r2, [r1]
 8005556:	61bb      	str	r3, [r7, #24]
   return(result);
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d1e6      	bne.n	800552c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800555e:	2300      	movs	r3, #0
}
 8005560:	4618      	mov	r0, r3
 8005562:	375c      	adds	r7, #92	@ 0x5c
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr
 800556c:	08005865 	.word	0x08005865
 8005570:	080056bd 	.word	0x080056bd

08005574 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005574:	b480      	push	{r7}
 8005576:	b095      	sub	sp, #84	@ 0x54
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005584:	e853 3f00 	ldrex	r3, [r3]
 8005588:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800558a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005590:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	461a      	mov	r2, r3
 8005598:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800559a:	643b      	str	r3, [r7, #64]	@ 0x40
 800559c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800559e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80055a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80055a2:	e841 2300 	strex	r3, r2, [r1]
 80055a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80055a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d1e6      	bne.n	800557c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	3308      	adds	r3, #8
 80055b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b6:	6a3b      	ldr	r3, [r7, #32]
 80055b8:	e853 3f00 	ldrex	r3, [r3]
 80055bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	f023 0301 	bic.w	r3, r3, #1
 80055c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	3308      	adds	r3, #8
 80055cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80055d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055d6:	e841 2300 	strex	r3, r2, [r1]
 80055da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80055dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d1e5      	bne.n	80055ae <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d118      	bne.n	800561c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	e853 3f00 	ldrex	r3, [r3]
 80055f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	f023 0310 	bic.w	r3, r3, #16
 80055fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	461a      	mov	r2, r3
 8005606:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005608:	61bb      	str	r3, [r7, #24]
 800560a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800560c:	6979      	ldr	r1, [r7, #20]
 800560e:	69ba      	ldr	r2, [r7, #24]
 8005610:	e841 2300 	strex	r3, r2, [r1]
 8005614:	613b      	str	r3, [r7, #16]
   return(result);
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d1e6      	bne.n	80055ea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2220      	movs	r2, #32
 8005620:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005630:	bf00      	nop
 8005632:	3754      	adds	r7, #84	@ 0x54
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b084      	sub	sp, #16
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005648:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2200      	movs	r2, #0
 8005656:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800565a:	68f8      	ldr	r0, [r7, #12]
 800565c:	f7fa fe32 	bl	80002c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005660:	bf00      	nop
 8005662:	3710      	adds	r7, #16
 8005664:	46bd      	mov	sp, r7
 8005666:	bd80      	pop	{r7, pc}

08005668 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b088      	sub	sp, #32
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	e853 3f00 	ldrex	r3, [r3]
 800567c:	60bb      	str	r3, [r7, #8]
   return(result);
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005684:	61fb      	str	r3, [r7, #28]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	461a      	mov	r2, r3
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	61bb      	str	r3, [r7, #24]
 8005690:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005692:	6979      	ldr	r1, [r7, #20]
 8005694:	69ba      	ldr	r2, [r7, #24]
 8005696:	e841 2300 	strex	r3, r2, [r1]
 800569a:	613b      	str	r3, [r7, #16]
   return(result);
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d1e6      	bne.n	8005670 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2220      	movs	r2, #32
 80056a6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f7ff fb96 	bl	8004de0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056b4:	bf00      	nop
 80056b6:	3720      	adds	r7, #32
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}

080056bc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b09c      	sub	sp, #112	@ 0x70
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80056ca:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056d4:	2b22      	cmp	r3, #34	@ 0x22
 80056d6:	f040 80b9 	bne.w	800584c <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80056e0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80056e4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80056e8:	b2d9      	uxtb	r1, r3
 80056ea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80056ee:	b2da      	uxtb	r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056f4:	400a      	ands	r2, r1
 80056f6:	b2d2      	uxtb	r2, r2
 80056f8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056fe:	1c5a      	adds	r2, r3, #1
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800570a:	b29b      	uxth	r3, r3
 800570c:	3b01      	subs	r3, #1
 800570e:	b29a      	uxth	r2, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800571c:	b29b      	uxth	r3, r3
 800571e:	2b00      	cmp	r3, #0
 8005720:	f040 809c 	bne.w	800585c <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800572a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800572c:	e853 3f00 	ldrex	r3, [r3]
 8005730:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005732:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005734:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005738:	66bb      	str	r3, [r7, #104]	@ 0x68
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	461a      	mov	r2, r3
 8005740:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005742:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005744:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005746:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005748:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800574a:	e841 2300 	strex	r3, r2, [r1]
 800574e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005750:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005752:	2b00      	cmp	r3, #0
 8005754:	d1e6      	bne.n	8005724 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	3308      	adds	r3, #8
 800575c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005760:	e853 3f00 	ldrex	r3, [r3]
 8005764:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005768:	f023 0301 	bic.w	r3, r3, #1
 800576c:	667b      	str	r3, [r7, #100]	@ 0x64
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	3308      	adds	r3, #8
 8005774:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005776:	647a      	str	r2, [r7, #68]	@ 0x44
 8005778:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800577c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800577e:	e841 2300 	strex	r3, r2, [r1]
 8005782:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005784:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005786:	2b00      	cmp	r3, #0
 8005788:	d1e5      	bne.n	8005756 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2220      	movs	r2, #32
 800578e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d018      	beq.n	80057de <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b4:	e853 3f00 	ldrex	r3, [r3]
 80057b8:	623b      	str	r3, [r7, #32]
   return(result);
 80057ba:	6a3b      	ldr	r3, [r7, #32]
 80057bc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80057c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	461a      	mov	r2, r3
 80057c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80057ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80057cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057d2:	e841 2300 	strex	r3, r2, [r1]
 80057d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d1e6      	bne.n	80057ac <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	d12e      	bne.n	8005844 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	e853 3f00 	ldrex	r3, [r3]
 80057f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f023 0310 	bic.w	r3, r3, #16
 8005800:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	461a      	mov	r2, r3
 8005808:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800580a:	61fb      	str	r3, [r7, #28]
 800580c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580e:	69b9      	ldr	r1, [r7, #24]
 8005810:	69fa      	ldr	r2, [r7, #28]
 8005812:	e841 2300 	strex	r3, r2, [r1]
 8005816:	617b      	str	r3, [r7, #20]
   return(result);
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d1e6      	bne.n	80057ec <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	69db      	ldr	r3, [r3, #28]
 8005824:	f003 0310 	and.w	r3, r3, #16
 8005828:	2b10      	cmp	r3, #16
 800582a:	d103      	bne.n	8005834 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2210      	movs	r2, #16
 8005832:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800583a:	4619      	mov	r1, r3
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f7ff fad9 	bl	8004df4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005842:	e00b      	b.n	800585c <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f7fa fce5 	bl	8000214 <HAL_UART_RxCpltCallback>
}
 800584a:	e007      	b.n	800585c <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	699a      	ldr	r2, [r3, #24]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f042 0208 	orr.w	r2, r2, #8
 800585a:	619a      	str	r2, [r3, #24]
}
 800585c:	bf00      	nop
 800585e:	3770      	adds	r7, #112	@ 0x70
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b09c      	sub	sp, #112	@ 0x70
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005872:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800587c:	2b22      	cmp	r3, #34	@ 0x22
 800587e:	f040 80b9 	bne.w	80059f4 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005888:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005890:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005892:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005896:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800589a:	4013      	ands	r3, r2
 800589c:	b29a      	uxth	r2, r3
 800589e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80058a0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058a6:	1c9a      	adds	r2, r3, #2
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80058b2:	b29b      	uxth	r3, r3
 80058b4:	3b01      	subs	r3, #1
 80058b6:	b29a      	uxth	r2, r3
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	f040 809c 	bne.w	8005a04 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058d4:	e853 3f00 	ldrex	r3, [r3]
 80058d8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80058da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058e0:	667b      	str	r3, [r7, #100]	@ 0x64
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	461a      	mov	r2, r3
 80058e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80058ec:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80058f0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80058f2:	e841 2300 	strex	r3, r2, [r1]
 80058f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80058f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1e6      	bne.n	80058cc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	3308      	adds	r3, #8
 8005904:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005908:	e853 3f00 	ldrex	r3, [r3]
 800590c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800590e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005910:	f023 0301 	bic.w	r3, r3, #1
 8005914:	663b      	str	r3, [r7, #96]	@ 0x60
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	3308      	adds	r3, #8
 800591c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800591e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005920:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005922:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005924:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005926:	e841 2300 	strex	r3, r2, [r1]
 800592a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800592c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800592e:	2b00      	cmp	r3, #0
 8005930:	d1e5      	bne.n	80058fe <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2220      	movs	r2, #32
 8005936:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005950:	2b00      	cmp	r3, #0
 8005952:	d018      	beq.n	8005986 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595a:	6a3b      	ldr	r3, [r7, #32]
 800595c:	e853 3f00 	ldrex	r3, [r3]
 8005960:	61fb      	str	r3, [r7, #28]
   return(result);
 8005962:	69fb      	ldr	r3, [r7, #28]
 8005964:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005968:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	461a      	mov	r2, r3
 8005970:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005972:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005974:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005976:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005978:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800597a:	e841 2300 	strex	r3, r2, [r1]
 800597e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005982:	2b00      	cmp	r3, #0
 8005984:	d1e6      	bne.n	8005954 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800598a:	2b01      	cmp	r3, #1
 800598c:	d12e      	bne.n	80059ec <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	e853 3f00 	ldrex	r3, [r3]
 80059a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	f023 0310 	bic.w	r3, r3, #16
 80059a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	461a      	mov	r2, r3
 80059b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80059b2:	61bb      	str	r3, [r7, #24]
 80059b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b6:	6979      	ldr	r1, [r7, #20]
 80059b8:	69ba      	ldr	r2, [r7, #24]
 80059ba:	e841 2300 	strex	r3, r2, [r1]
 80059be:	613b      	str	r3, [r7, #16]
   return(result);
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1e6      	bne.n	8005994 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	69db      	ldr	r3, [r3, #28]
 80059cc:	f003 0310 	and.w	r3, r3, #16
 80059d0:	2b10      	cmp	r3, #16
 80059d2:	d103      	bne.n	80059dc <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	2210      	movs	r2, #16
 80059da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80059e2:	4619      	mov	r1, r3
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f7ff fa05 	bl	8004df4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80059ea:	e00b      	b.n	8005a04 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f7fa fc11 	bl	8000214 <HAL_UART_RxCpltCallback>
}
 80059f2:	e007      	b.n	8005a04 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	699a      	ldr	r2, [r3, #24]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f042 0208 	orr.w	r2, r2, #8
 8005a02:	619a      	str	r2, [r3, #24]
}
 8005a04:	bf00      	nop
 8005a06:	3770      	adds	r7, #112	@ 0x70
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}

08005a0c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005a14:	bf00      	nop
 8005a16:	370c      	adds	r7, #12
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr

08005a20 <memset>:
 8005a20:	4402      	add	r2, r0
 8005a22:	4603      	mov	r3, r0
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d100      	bne.n	8005a2a <memset+0xa>
 8005a28:	4770      	bx	lr
 8005a2a:	f803 1b01 	strb.w	r1, [r3], #1
 8005a2e:	e7f9      	b.n	8005a24 <memset+0x4>

08005a30 <__libc_init_array>:
 8005a30:	b570      	push	{r4, r5, r6, lr}
 8005a32:	4d0d      	ldr	r5, [pc, #52]	@ (8005a68 <__libc_init_array+0x38>)
 8005a34:	4c0d      	ldr	r4, [pc, #52]	@ (8005a6c <__libc_init_array+0x3c>)
 8005a36:	1b64      	subs	r4, r4, r5
 8005a38:	10a4      	asrs	r4, r4, #2
 8005a3a:	2600      	movs	r6, #0
 8005a3c:	42a6      	cmp	r6, r4
 8005a3e:	d109      	bne.n	8005a54 <__libc_init_array+0x24>
 8005a40:	4d0b      	ldr	r5, [pc, #44]	@ (8005a70 <__libc_init_array+0x40>)
 8005a42:	4c0c      	ldr	r4, [pc, #48]	@ (8005a74 <__libc_init_array+0x44>)
 8005a44:	f000 f818 	bl	8005a78 <_init>
 8005a48:	1b64      	subs	r4, r4, r5
 8005a4a:	10a4      	asrs	r4, r4, #2
 8005a4c:	2600      	movs	r6, #0
 8005a4e:	42a6      	cmp	r6, r4
 8005a50:	d105      	bne.n	8005a5e <__libc_init_array+0x2e>
 8005a52:	bd70      	pop	{r4, r5, r6, pc}
 8005a54:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a58:	4798      	blx	r3
 8005a5a:	3601      	adds	r6, #1
 8005a5c:	e7ee      	b.n	8005a3c <__libc_init_array+0xc>
 8005a5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a62:	4798      	blx	r3
 8005a64:	3601      	adds	r6, #1
 8005a66:	e7f2      	b.n	8005a4e <__libc_init_array+0x1e>
 8005a68:	08005ac8 	.word	0x08005ac8
 8005a6c:	08005ac8 	.word	0x08005ac8
 8005a70:	08005ac8 	.word	0x08005ac8
 8005a74:	08005acc 	.word	0x08005acc

08005a78 <_init>:
 8005a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a7a:	bf00      	nop
 8005a7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a7e:	bc08      	pop	{r3}
 8005a80:	469e      	mov	lr, r3
 8005a82:	4770      	bx	lr

08005a84 <_fini>:
 8005a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a86:	bf00      	nop
 8005a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a8a:	bc08      	pop	{r3}
 8005a8c:	469e      	mov	lr, r3
 8005a8e:	4770      	bx	lr
