{"version":3,"file":"top.sv.map","sources":["../../src/top.veryl"],"names":["","`ifdef __veryl_test_veryl_test1__","\n    module top();\n        logic i_clk;\n        logic i_rst;\n        logic o_tx;\n        logic i_rx;\n        logic o_sclk;\n        logic o_mosi;\n        logic i_miso;\n        logic [7:0] o_gpout;\n\n        logic i_clk_dvi;\n        logic i_rst_dvi;\n        logic o_vsync;\n        logic o_hsync;\n        logic o_de;\n        logic [23:0] o_data;\n\n        veryl_Core core(.*);\n\n        initial begin\n            /* verilator lint_off INITIALDLY */\n            i_clk_dvi <= 0;\n            i_rst_dvi <= 1;\n\n            @(posedge i_clk_dvi);\n            @(posedge i_clk_dvi);\n            @(posedge i_clk_dvi)\n            i_rst_dvi <= 0;\n\n            repeat (32'h40000) @(posedge i_clk_dvi);\n            $finish;\n            /* verilator lint_on INITIALDLY */\n        end\n\n        initial begin\n            $dumpfile(\"wave.vcd\");\n            $dumpvars(0);\n\n            // initial 内部でのノンブロッキング代入を許可\n            /* verilator lint_off INITIALDLY */\n            i_clk <= 0;\n            i_rst <= 1;\n            i_rx <= 1;\n            i_miso <= 0;\n\n            @(posedge i_clk);\n            @(posedge i_clk);\n            @(posedge i_clk)\n            i_rst <= 0;\n            /* verilator lint_on INITIALDLY */\n            @(posedge i_clk);\n\n            // UART RX に 0x42 ('B') を送信\n            #1000 i_rx = 0;\n            #1000 i_rx = 0;\n            #1000 i_rx = 1;\n            #1000 i_rx = 0;\n            #1000 i_rx = 0;\n            #1000 i_rx = 0;\n            #1000 i_rx = 0;\n            #1000 i_rx = 1;\n            #1000 i_rx = 0;\n            #1000 i_rx = 1;\n            repeat(1000) @(posedge i_clk);\n            // $finish;\n        end\n\n        always #(2) begin\n            i_clk <= ~i_clk;\n        end\n\n        always #(3) begin\n            i_clk_dvi <= ~i_clk_dvi;\n        end\n\n    endmodule"],"mappings":"AAAAA,AAAAC;;;;;;;;;AACiBC"}