
<html>
<meta charset="utf-8" />
<head>
<title>BaseAssembler-x64.h</title>
<link rel="icon" type="image/png" href="assets/favicon.ico"/>
<link rel='stylesheet' type='text/css' href='assets/style.css'>
<link rel='stylesheet' type='text/css' href='assets/jquery.dataTables.min.css'>
<script src="assets/jquery-3.5.1.js"></script>
<script src="assets/jquery.dataTables.min.js"></script>
</head>
<body>
<h1 class="filename-title">/home/matthew/unified2/js/src/jit/x64/BaseAssembler-x64.h</h1>
<p><a class='back' href='index.html'>Back</a></p>
<table id="opt_table_code" class="" width="100%"></table>
<p><a class='back' href='index.html'>Back</a></p>

<script type="text/javascript">
var dataSet = [["<a name=\"L1\">1</a>", "", "", "<div class=\"highlight\"><pre><span></span><span class=\"cm\">/* -*- Mode: C++; tab-width: 8; indent-tabs-mode: nil; c-basic-offset: 2 -*-</span></pre></div>", ""], ["<a name=\"L2\">2</a>", "", "", "<div class=\"highlight\"><pre><span class=\"cm\"> * vim: set ts=8 sts=2 et sw=2 tw=80:</span></pre></div>", ""], ["<a name=\"L3\">3</a>", "", "", "<div class=\"highlight\"><pre><span class=\"cm\"> * This Source Code Form is subject to the terms of the Mozilla Public</span></pre></div>", ""], ["<a name=\"L4\">4</a>", "", "", "<div class=\"highlight\"><pre><span class=\"cm\"> * License, v. 2.0. If a copy of the MPL was not distributed with this</span></pre></div>", ""], ["<a name=\"L5\">5</a>", "", "", "<div class=\"highlight\"><pre><span class=\"cm\"> * file, You can obtain one at http://mozilla.org/MPL/2.0/. */</span></pre></div>", ""], ["<a name=\"L6\">6</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L7\">7</a>", "", "", "<div class=\"highlight\"><pre><span class=\"cp\">#ifndef jit_x64_BaseAssembler_x64_h</span></pre></div>", ""], ["<a name=\"L8\">8</a>", "", "", "<div class=\"highlight\"><pre><span class=\"cp\">#define jit_x64_BaseAssembler_x64_h</span></pre></div>", ""], ["<a name=\"L9\">9</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L10\">10</a>", "", "", "<div class=\"highlight\"><pre><span class=\"cp\">#include</span><span class=\"w\"> </span><span class=\"cpf\">&quot;jit/x86-shared/BaseAssembler-x86-shared.h&quot;</span></pre></div>", ""], ["<a name=\"L11\">11</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L12\">12</a>", "", "", "<div class=\"highlight\"><pre><span class=\"k\">namespace</span><span class=\"w\"> </span><span class=\"nn\">js</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L13\">13</a>", "", "", "<div class=\"highlight\"><pre><span class=\"k\">namespace</span><span class=\"w\"> </span><span class=\"nn\">jit</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L14\">14</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L15\">15</a>", "", "", "<div class=\"highlight\"><pre><span class=\"k\">namespace</span><span class=\"w\"> </span><span class=\"nn\">X86Encoding</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L16\">16</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L17\">17</a>", "", "", "<div class=\"highlight\"><pre><span class=\"k\">class</span><span class=\"w\"> </span><span class=\"nc\">BaseAssemblerX64</span><span class=\"w\"> </span><span class=\"o\">:</span><span class=\"w\"> </span><span class=\"k\">public</span><span class=\"w\"> </span><span class=\"n\">BaseAssembler</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L18\">18</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\"> </span><span class=\"k\">public</span><span class=\"o\">:</span></pre></div>", ""], ["<a name=\"L19\">19</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"c1\">// Arithmetic operations:</span></pre></div>", ""], ["<a name=\"L20\">20</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L21\">21</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">addq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L22\">22</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;addq       %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L23\">23</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_ADD_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L24\">24</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L25\">25</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L26\">26</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">addq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L27\">27</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;addq       &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L28\">28</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_ADD_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L29\">29</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L30\">30</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L31\">31</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">addq_mr</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">void</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L32\">32</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;addq       %p, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L33\">33</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_ADD_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L34\">34</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L35\">35</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L36\">36</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">addq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L37\">37</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">               </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L38\">38</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;addq       &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L39\">39</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L40\">40</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_ADD_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L41\">41</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L42\">42</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L43\">43</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">addq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L44\">44</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;addq       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L45\">45</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_ADD_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L46\">46</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L47\">47</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L48\">48</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">addq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L49\">49</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">               </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L50\">50</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;addq       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L51\">51</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L52\">52</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_ADD_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L53\">53</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L54\">54</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L55\">55</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">addq_ir</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L56\">56</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;addq       $%d, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L57\">57</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">CAN_SIGN_EXTEND_8_32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L58\">58</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_ADD</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L59\">59</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8s</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L60\">60</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L61\">61</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"n\">rax</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L62\">62</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_ADD_EAXIv</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L63\">63</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L64\">64</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_ADD</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L65\">65</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L66\">66</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L67\">67</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L68\">68</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L69\">69</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L70\">70</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">addq_i32r</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L71\">71</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"c1\">// 32-bit immediate always, for patching.</span></pre></div>", ""], ["<a name=\"L72\">72</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;addq       $0x%04x, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">uint32_t</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L73\">73</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"n\">rax</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L74\">74</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_ADD_EAXIv</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L75\">75</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L76\">76</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_ADD</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L77\">77</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L78\">78</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L79\">79</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L80\">80</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L81\">81</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">addq_im</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L82\">82</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;addq       $%d, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L83\">83</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">CAN_SIGN_EXTEND_8_32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L84\">84</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_ADD</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L85\">85</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8s</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L86\">86</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L87\">87</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_ADD</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L88\">88</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L89\">89</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L90\">90</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L91\">91</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L92\">92</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">addq_im</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">void</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L93\">93</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;addq       $%d, %p&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L94\">94</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">CAN_SIGN_EXTEND_8_32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L95\">95</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_ADD</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L96\">96</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8s</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L97\">97</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L98\">98</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_ADD</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L99\">99</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L100\">100</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L101\">101</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L102\">102</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L103\">103</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">andq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L104\">104</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;andq       %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L105\">105</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_AND_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L106\">106</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L107\">107</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L108\">108</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">andq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L109\">109</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;andq       &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L110\">110</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_AND_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L111\">111</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L112\">112</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L113\">113</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">andq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L114\">114</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">               </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L115\">115</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;andq       &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L116\">116</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L117\">117</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_AND_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L118\">118</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L119\">119</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L120\">120</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">andq_mr</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">void</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L121\">121</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;andq       %p, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L122\">122</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_AND_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L123\">123</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L124\">124</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L125\">125</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">andq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L126\">126</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;andq       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L127\">127</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_AND_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L128\">128</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L129\">129</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L130\">130</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">andq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L131\">131</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">               </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L132\">132</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;andq       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L133\">133</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L134\">134</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_AND_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L135\">135</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L136\">136</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L137\">137</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">orq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L138\">138</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;orq        &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L139\">139</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_OR_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L140\">140</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L141\">141</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L142\">142</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">orq_mr</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">void</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L143\">143</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;orq        %p, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L144\">144</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_OR_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L145\">145</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L146\">146</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L147\">147</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">orq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L148\">148</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;orq       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L149\">149</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_OR_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L150\">150</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L151\">151</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L152\">152</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">orq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L153\">153</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">              </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L154\">154</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;orq       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L155\">155</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L156\">156</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_OR_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L157\">157</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L158\">158</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L159\">159</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">xorq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L160\">160</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;xorq       &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L161\">161</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_XOR_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L162\">162</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L163\">163</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L164\">164</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">xorq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L165\">165</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">               </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L166\">166</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;xorq       &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L167\">167</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L168\">168</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_XOR_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L169\">169</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L170\">170</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L171\">171</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">xorq_mr</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">void</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L172\">172</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;xorq       %p, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L173\">173</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_XOR_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L174\">174</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L175\">175</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L176\">176</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">xorq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L177\">177</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;xorq       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L178\">178</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_XOR_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L179\">179</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L180\">180</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L181\">181</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">xorq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L182\">182</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">               </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L183\">183</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;xorq       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L184\">184</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L185\">185</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_XOR_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L186\">186</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L187\">187</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L188\">188</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">bswapq_r</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L189\">189</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;bswapq     %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L190\">190</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_BSWAP</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L191\">191</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L192\">192</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L193\">193</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">bsrq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L194\">194</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;bsrq       %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L195\">195</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_BSR_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L196\">196</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L197\">197</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L198\">198</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">bsfq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L199\">199</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;bsfq       %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L200\">200</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_BSF_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L201\">201</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L202\">202</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L203\">203</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">lzcntq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L204\">204</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;lzcntq     %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L205\">205</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">legacySSEPrefix</span><span class=\"p\">(</span><span class=\"n\">VEX_SS</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L206\">206</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_LZCNT_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L207\">207</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L208\">208</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L209\">209</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">tzcntq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L210\">210</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;tzcntq     %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L211\">211</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">legacySSEPrefix</span><span class=\"p\">(</span><span class=\"n\">VEX_SS</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L212\">212</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_TZCNT_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L213\">213</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L214\">214</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L215\">215</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">popcntq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L216\">216</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;popcntq    %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L217\">217</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">legacySSEPrefix</span><span class=\"p\">(</span><span class=\"n\">VEX_SS</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L218\">218</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_POPCNT_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L219\">219</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L220\">220</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L221\">221</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">andq_ir</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L222\">222</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;andq       $0x%&quot;</span><span class=\"w\"> </span><span class=\"n\">PRIx64</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">uint64_t</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L223\">223</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">CAN_SIGN_EXTEND_8_32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L224\">224</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_AND</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L225\">225</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8s</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L226\">226</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L227\">227</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"n\">rax</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L228\">228</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_AND_EAXIv</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L229\">229</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L230\">230</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_AND</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L231\">231</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L232\">232</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L233\">233</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L234\">234</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L235\">235</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L236\">236</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">negq_r</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L237\">237</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;negq       %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L238\">238</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP3_Ev</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP3_OP_NEG</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L239\">239</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L240\">240</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L241\">241</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">orq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L242\">242</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;orq        %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L243\">243</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_OR_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L244\">244</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L245\">245</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L246\">246</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">orq_ir</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L247\">247</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;orq        $0x%&quot;</span><span class=\"w\"> </span><span class=\"n\">PRIx64</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">uint64_t</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L248\">248</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">CAN_SIGN_EXTEND_8_32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L249\">249</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_OR</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L250\">250</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8s</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L251\">251</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L252\">252</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"n\">rax</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L253\">253</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_OR_EAXIv</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L254\">254</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L255\">255</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_OR</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L256\">256</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L257\">257</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L258\">258</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L259\">259</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L260\">260</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L261\">261</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">notq_r</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L262\">262</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;notq       %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L263\">263</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP3_Ev</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP3_OP_NOT</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L264\">264</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L265\">265</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L266\">266</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">subq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L267\">267</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;subq       %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L268\">268</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_SUB_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L269\">269</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L270\">270</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L271\">271</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">subq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L272\">272</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;subq       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L273\">273</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_SUB_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L274\">274</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L275\">275</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L276\">276</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">subq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L277\">277</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">               </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L278\">278</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;subq       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L279\">279</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L280\">280</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_SUB_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L281\">281</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L282\">282</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L283\">283</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">subq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L284\">284</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;subq       &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L285\">285</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_SUB_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L286\">286</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L287\">287</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L288\">288</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">subq_mr</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">void</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L289\">289</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;subq       %p, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L290\">290</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_SUB_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L291\">291</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L292\">292</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L293\">293</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">subq_ir</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L294\">294</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;subq       $%d, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L295\">295</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">CAN_SIGN_EXTEND_8_32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L296\">296</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_SUB</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L297\">297</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8s</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L298\">298</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L299\">299</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"n\">rax</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L300\">300</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_SUB_EAXIv</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L301\">301</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L302\">302</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_SUB</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L303\">303</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L304\">304</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L305\">305</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L306\">306</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L307\">307</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L308\">308</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">xorq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L309\">309</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;xorq       %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L310\">310</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_XOR_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L311\">311</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L312\">312</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L313\">313</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">xorq_ir</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L314\">314</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;xorq       $0x%&quot;</span><span class=\"w\"> </span><span class=\"n\">PRIx64</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">uint64_t</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L315\">315</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">CAN_SIGN_EXTEND_8_32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L316\">316</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_XOR</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L317\">317</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8s</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L318\">318</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L319\">319</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"n\">rax</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L320\">320</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_XOR_EAXIv</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L321\">321</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L322\">322</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_XOR</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L323\">323</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L324\">324</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L325\">325</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L326\">326</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L327\">327</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L328\">328</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">sarq_CLr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L329\">329</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;sarq       %%cl, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L330\">330</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP2_EvCL</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP2_OP_SAR</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L331\">331</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L332\">332</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L333\">333</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">shlq_CLr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L334\">334</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;shlq       %%cl, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L335\">335</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP2_EvCL</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP2_OP_SHL</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L336\">336</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L337\">337</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L338\">338</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">shrq_CLr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L339\">339</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;shrq       %%cl, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L340\">340</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP2_EvCL</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP2_OP_SHR</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L341\">341</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L342\">342</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L343\">343</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">sarq_ir</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L344\">344</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">MOZ_ASSERT</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"w\"> </span><span class=\"o\">&lt;</span><span class=\"w\"> </span><span class=\"mi\">64</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L345\">345</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;sarq       $%d, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L346\">346</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"mi\">1</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L347\">347</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP2_Ev1</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP2_OP_SAR</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L348\">348</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L349\">349</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP2_EvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP2_OP_SAR</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L350\">350</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8u</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L351\">351</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L352\">352</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L353\">353</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L354\">354</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">shlq_ir</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L355\">355</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">MOZ_ASSERT</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"w\"> </span><span class=\"o\">&lt;</span><span class=\"w\"> </span><span class=\"mi\">64</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L356\">356</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;shlq       $%d, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L357\">357</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"mi\">1</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L358\">358</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP2_Ev1</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP2_OP_SHL</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L359\">359</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L360\">360</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP2_EvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP2_OP_SHL</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L361\">361</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8u</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L362\">362</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L363\">363</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L364\">364</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L365\">365</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">shrq_ir</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L366\">366</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">MOZ_ASSERT</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"w\"> </span><span class=\"o\">&lt;</span><span class=\"w\"> </span><span class=\"mi\">64</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L367\">367</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;shrq       $%d, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L368\">368</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"mi\">1</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L369\">369</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP2_Ev1</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP2_OP_SHR</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L370\">370</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L371\">371</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP2_EvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP2_OP_SHR</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L372\">372</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8u</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L373\">373</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L374\">374</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L375\">375</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L376\">376</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">rolq_ir</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L377\">377</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">MOZ_ASSERT</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"w\"> </span><span class=\"o\">&lt;</span><span class=\"w\"> </span><span class=\"mi\">64</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L378\">378</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;rolq       $%d, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L379\">379</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"mi\">1</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L380\">380</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP2_Ev1</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP2_OP_ROL</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L381\">381</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L382\">382</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP2_EvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP2_OP_ROL</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L383\">383</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8u</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L384\">384</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L385\">385</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L386\">386</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">rolq_CLr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L387\">387</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;rolq       %%cl, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L388\">388</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP2_EvCL</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP2_OP_ROL</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L389\">389</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L390\">390</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L391\">391</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">rorq_ir</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L392\">392</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">MOZ_ASSERT</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"w\"> </span><span class=\"o\">&lt;</span><span class=\"w\"> </span><span class=\"mi\">64</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L393\">393</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;rorq       $%d, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L394\">394</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"mi\">1</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L395\">395</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP2_Ev1</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP2_OP_ROR</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L396\">396</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L397\">397</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP2_EvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP2_OP_ROR</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L398\">398</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8u</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L399\">399</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L400\">400</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L401\">401</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">rorq_CLr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L402\">402</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;rorq       %%cl, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L403\">403</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP2_EvCL</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP2_OP_ROR</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L404\">404</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L405\">405</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L406\">406</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">imulq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L407\">407</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;imulq      %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L408\">408</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_IMUL_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L409\">409</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L410\">410</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L411\">411</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">imulq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L412\">412</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;imulq      &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L413\">413</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_IMUL_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L414\">414</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L415\">415</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L416\">416</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">imulq_ir</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">value</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L417\">417</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;imulq      $%d, %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">value</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L418\">418</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">CAN_SIGN_EXTEND_8_32</span><span class=\"p\">(</span><span class=\"n\">value</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L419\">419</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_IMUL_GvEvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L420\">420</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8s</span><span class=\"p\">(</span><span class=\"n\">value</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L421\">421</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L422\">422</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_IMUL_GvEvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L423\">423</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">value</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L424\">424</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L425\">425</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L426\">426</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L427\">427</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">cqo</span><span class=\"p\">()</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L428\">428</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;cqo        &quot;</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L429\">429</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_CDQ</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L430\">430</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L431\">431</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L432\">432</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">idivq_r</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">divisor</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L433\">433</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;idivq      %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">divisor</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L434\">434</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP3_Ev</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">divisor</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP3_OP_IDIV</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L435\">435</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L436\">436</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L437\">437</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">divq_r</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">divisor</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L438\">438</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;divq       %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">divisor</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L439\">439</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP3_Ev</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">divisor</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP3_OP_DIV</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L440\">440</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L441\">441</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L442\">442</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"c1\">// Comparisons:</span></pre></div>", ""], ["<a name=\"L443\">443</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L444\">444</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">cmpq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">lhs</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L445\">445</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;cmpq       %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">lhs</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L446\">446</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_CMP_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">lhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L447\">447</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L448\">448</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L449\">449</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">cmpq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L450\">450</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;cmpq       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L451\">451</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_CMP_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L452\">452</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L453\">453</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L454\">454</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">cmpq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L455\">455</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">               </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L456\">456</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;cmpq       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L457\">457</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L458\">458</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_CMP_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L459\">459</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L460\">460</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L461\">461</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">cmpq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">lhs</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L462\">462</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;cmpq       &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">lhs</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L463\">463</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_CMP_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">lhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L464\">464</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L465\">465</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L466\">466</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">cmpq_ir</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">lhs</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L467\">467</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L468\">468</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">testq_rr</span><span class=\"p\">(</span><span class=\"n\">lhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">lhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L469\">469</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">return</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L470\">470</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L471\">471</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L472\">472</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;cmpq       $0x%&quot;</span><span class=\"w\"> </span><span class=\"n\">PRIx64</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">uint64_t</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">lhs</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L473\">473</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">CAN_SIGN_EXTEND_8_32</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L474\">474</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">lhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_CMP</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L475\">475</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8s</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L476\">476</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L477\">477</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">lhs</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"n\">rax</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L478\">478</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_CMP_EAXIv</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L479\">479</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L480\">480</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">lhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_CMP</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L481\">481</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L482\">482</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L483\">483</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L484\">484</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L485\">485</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L486\">486</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">cmpq_im</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L487\">487</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;cmpq       $0x%&quot;</span><span class=\"w\"> </span><span class=\"n\">PRIx64</span><span class=\"w\"> </span><span class=\"s\">&quot;, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">uint64_t</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L488\">488</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L489\">489</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">CAN_SIGN_EXTEND_8_32</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L490\">490</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_CMP</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L491\">491</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8s</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L492\">492</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L493\">493</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_CMP</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L494\">494</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L495\">495</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L496\">496</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L497\">497</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L498\">498</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">cmpq_im</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L499\">499</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">               </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L500\">500</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;cmpq       $0x%x, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">uint32_t</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L501\">501</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L502\">502</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">CAN_SIGN_EXTEND_8_32</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L503\">503</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L504\">504</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                              </span><span class=\"n\">GROUP1_OP_CMP</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L505\">505</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8s</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L506\">506</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L507\">507</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L508\">508</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                              </span><span class=\"n\">GROUP1_OP_CMP</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L509\">509</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L510\">510</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L511\">511</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L512\">512</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">cmpq_im</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">void</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L513\">513</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;cmpq       $0x%&quot;</span><span class=\"w\"> </span><span class=\"n\">PRIx64</span><span class=\"w\"> </span><span class=\"s\">&quot;, %p&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">uint64_t</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L514\">514</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">CAN_SIGN_EXTEND_8_32</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L515\">515</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_CMP</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L516\">516</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8s</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L517\">517</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L518\">518</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP1_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP1_OP_CMP</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L519\">519</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L520\">520</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L521\">521</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L522\">522</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">cmpq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">void</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L523\">523</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;cmpq       %s, %p&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L524\">524</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_CMP_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L525\">525</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L526\">526</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L527\">527</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">testq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">lhs</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L528\">528</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;testq      %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">lhs</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L529\">529</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_TEST_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">lhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L530\">530</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L531\">531</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L532\">532</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">testq_ir</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">lhs</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L533\">533</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"c1\">// If the mask fits in a 32-bit immediate, we can use testl with a</span></pre></div>", ""], ["<a name=\"L534\">534</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"c1\">// 32-bit subreg.</span></pre></div>", ""], ["<a name=\"L535\">535</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">CAN_ZERO_EXTEND_32_64</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L536\">536</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">testl_ir</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">lhs</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x86-shared_BaseAssembler-x86-shared.h.html#L2054\">js::jit::X86Encoding::BaseAssembler::testl_ir</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::testq_ir' because too costly to inline (cost=550, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::testq_ir"}], ["<a name=\"L537\">537</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">return</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L538\">538</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L539\">539</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;testq      $0x%&quot;</span><span class=\"w\"> </span><span class=\"n\">PRIx64</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">uint64_t</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">lhs</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L540\">540</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">lhs</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"n\">rax</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L541\">541</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_TEST_EAXIv</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L542\">542</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L543\">543</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP3_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">lhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP3_OP_TEST</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L544\">544</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L545\">545</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L546\">546</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L547\">547</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L548\">548</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">testq_i32m</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L549\">549</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;testq      $0x%&quot;</span><span class=\"w\"> </span><span class=\"n\">PRIx64</span><span class=\"w\"> </span><span class=\"s\">&quot;, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">uint64_t</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L550\">550</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L551\">551</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP3_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP3_OP_TEST</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L552\">552</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L553\">553</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L554\">554</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L555\">555</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">testq_i32m</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">rhs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L556\">556</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                  </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L557\">557</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;testq      $0x%4x, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">uint32_t</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L558\">558</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L559\">559</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP3_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L560\">560</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                            </span><span class=\"n\">GROUP3_OP_TEST</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L561\">561</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">rhs</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L562\">562</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L563\">563</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L564\">564</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"c1\">// Various move ops:</span></pre></div>", ""], ["<a name=\"L565\">565</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L566\">566</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">cmovCCq_rr</span><span class=\"p\">(</span><span class=\"n\">Condition</span><span class=\"w\"> </span><span class=\"n\">cond</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L567\">567</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;cmov%s     %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">CCName</span><span class=\"p\">(</span><span class=\"n\">cond</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L568\">568</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">cmovccOpcode</span><span class=\"p\">(</span><span class=\"n\">cond</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L569\">569</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L570\">570</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">cmovCCq_mr</span><span class=\"p\">(</span><span class=\"n\">Condition</span><span class=\"w\"> </span><span class=\"n\">cond</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L571\">571</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                  </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L572\">572</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;cmov%s     &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">CCName</span><span class=\"p\">(</span><span class=\"n\">cond</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L573\">573</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L574\">574</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">cmovccOpcode</span><span class=\"p\">(</span><span class=\"n\">cond</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L575\">575</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L576\">576</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">cmovCCq_mr</span><span class=\"p\">(</span><span class=\"n\">Condition</span><span class=\"w\"> </span><span class=\"n\">cond</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L577\">577</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                  </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L578\">578</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;cmov%s     &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">CCName</span><span class=\"p\">(</span><span class=\"n\">cond</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L579\">579</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L580\">580</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">cmovccOpcode</span><span class=\"p\">(</span><span class=\"n\">cond</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L581\">581</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                            </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L582\">582</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L583\">583</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L584\">584</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">cmpxchgq</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L585\">585</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;cmpxchgq   %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L586\">586</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_CMPXCHG_GvEw</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L587\">587</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L588\">588</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L589\">589</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">cmpxchgq</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L590\">590</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L591\">591</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;cmpxchgq   %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L592\">592</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L593\">593</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_CMPXCHG_GvEw</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L594\">594</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L595\">595</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L596\">596</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">lock_xaddq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">srcdest</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L597\">597</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;lock xaddq %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">srcdest</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L598\">598</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp</span><span class=\"p\">(</span><span class=\"n\">PRE_LOCK</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L599\">599</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_XADD_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">srcdest</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L600\">600</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L601\">601</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L602\">602</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">lock_xaddq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">srcdest</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L603\">603</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                     </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L604\">604</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;lock xaddq %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">srcdest</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L605\">605</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L606\">606</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp</span><span class=\"p\">(</span><span class=\"n\">PRE_LOCK</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L607\">607</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_XADD_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">srcdest</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L608\">608</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L609\">609</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L610\">610</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">xchgq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L611\">611</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;xchgq      %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L612\">612</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_XCHG_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L613\">613</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L614\">614</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">xchgq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L615\">615</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;xchgq      %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L616\">616</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_XCHG_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L617\">617</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L618\">618</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">xchgq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L619\">619</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L620\">620</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;xchgq      %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L621\">621</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L622\">622</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_XCHG_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L623\">623</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L624\">624</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L625\">625</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L626\">626</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L627\">627</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_MOV_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L628\">628</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L629\">629</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L630\">630</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L631\">631</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L632\">632</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_MOV_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L633\">633</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L634\">634</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L635\">635</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movq_rm_disp32</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L636\">636</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_o32b</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">ADDR_o32b</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L637\">637</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64_disp32</span><span class=\"p\">(</span><span class=\"n\">OP_MOV_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L638\">638</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L639\">639</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L640\">640</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L641\">641</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">               </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L642\">642</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L643\">643</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L644\">644</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_MOV_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L645\">645</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L646\">646</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L647\">647</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movq_rm</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">void</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L648\">648</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"n\">rax</span><span class=\"w\"> </span><span class=\"o\">&amp;&amp;</span><span class=\"w\"> </span><span class=\"o\">!</span><span class=\"n\">IsAddressImmediate</span><span class=\"p\">(</span><span class=\"n\">addr</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L649\">649</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">movq_EAXm</span><span class=\"p\">(</span><span class=\"n\">addr</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L650\">650</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">return</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L651\">651</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L652\">652</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L653\">653</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       %s, %p&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L654\">654</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_MOV_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L655\">655</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L656\">656</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L657\">657</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movq_mEAX</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">void</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L658\">658</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">IsAddressImmediate</span><span class=\"p\">(</span><span class=\"n\">addr</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L659\">659</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">movq_mr</span><span class=\"p\">(</span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">rax</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L660\">660</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">return</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L661\">661</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L662\">662</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L663\">663</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       %p, %%rax&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L664\">664</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_MOV_EAXOv</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L665\">665</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate64</span><span class=\"p\">(</span><span class=\"k\">reinterpret_cast</span><span class=\"o\">&lt;</span><span class=\"kt\">int64_t</span><span class=\"o\">&gt;</span><span class=\"p\">(</span><span class=\"n\">addr</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L666\">666</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L667\">667</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L668\">668</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movq_EAXm</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">void</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L669\">669</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">IsAddressImmediate</span><span class=\"p\">(</span><span class=\"n\">addr</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L670\">670</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">movq_rm</span><span class=\"p\">(</span><span class=\"n\">rax</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L671\">671</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">return</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L672\">672</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L673\">673</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L674\">674</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       %%rax, %p&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L675\">675</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_MOV_OvEAX</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L676\">676</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate64</span><span class=\"p\">(</span><span class=\"k\">reinterpret_cast</span><span class=\"o\">&lt;</span><span class=\"kt\">int64_t</span><span class=\"o\">&gt;</span><span class=\"p\">(</span><span class=\"n\">addr</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L677\">677</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L678\">678</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L679\">679</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L680\">680</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L681\">681</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_MOV_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L682\">682</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L683\">683</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L684\">684</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movq_mr_disp32</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L685\">685</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_o32b</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_o32b</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L686\">686</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L687\">687</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64_disp32</span><span class=\"p\">(</span><span class=\"n\">OP_MOV_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L688\">688</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L689\">689</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L690\">690</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L691\">691</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">               </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L692\">692</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L693\">693</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L694\">694</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_MOV_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L695\">695</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L696\">696</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L697\">697</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movq_mr</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">void</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L698\">698</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"n\">rax</span><span class=\"w\"> </span><span class=\"o\">&amp;&amp;</span><span class=\"w\"> </span><span class=\"o\">!</span><span class=\"n\">IsAddressImmediate</span><span class=\"p\">(</span><span class=\"n\">addr</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L699\">699</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">movq_mEAX</span><span class=\"p\">(</span><span class=\"n\">addr</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L700\">700</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">return</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L701\">701</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L702\">702</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L703\">703</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       %p, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L704\">704</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_MOV_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L705\">705</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L706\">706</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L707\">707</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">leaq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L708\">708</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">               </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L709\">709</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;leaq       &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L710\">710</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L711\">711</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_LEA</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L712\">712</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L713\">713</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L714\">714</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movq_i32m</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L715\">715</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       $%d, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L716\">716</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP11_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP11_MOV</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L717\">717</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L718\">718</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L719\">719</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movq_i32m</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L720\">720</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                 </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L721\">721</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       $%d, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L722\">722</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP11_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L723\">723</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                            </span><span class=\"n\">GROUP11_MOV</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L724\">724</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L725\">725</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L726\">726</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movq_i32m</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">void</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L727\">727</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       $%d, %p&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L728\">728</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP11_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">addr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP11_MOV</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L729\">729</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L730\">730</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L731\">731</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L732\">732</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"c1\">// Note that this instruction sign-extends its 32-bit immediate field to 64</span></pre></div>", ""], ["<a name=\"L733\">733</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"c1\">// bits and loads the 64-bit value into a 64-bit register.</span></pre></div>", ""], ["<a name=\"L734\">734</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"c1\">//</span></pre></div>", ""], ["<a name=\"L735\">735</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"c1\">// Note also that this is similar to the movl_i32r instruction, except that</span></pre></div>", ""], ["<a name=\"L736\">736</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"c1\">// movl_i32r *zero*-extends its 32-bit immediate, and it has smaller code</span></pre></div>", ""], ["<a name=\"L737\">737</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"c1\">// size, so it&#39;s preferred for values which could use either.</span></pre></div>", ""], ["<a name=\"L738\">738</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movq_i32r</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L739\">739</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       $%d, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L740\">740</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP11_EvIz</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP11_MOV</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L741\">741</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate32</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L742\">742</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L743\">743</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L744\">744</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movq_i64r</span><span class=\"p\">(</span><span class=\"kt\">int64_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L745\">745</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movabsq    $0x%&quot;</span><span class=\"w\"> </span><span class=\"n\">PRIx64</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">uint64_t</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L746\">746</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_MOV_EAXIv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L747\">747</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate64</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L748\">748</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L749\">749</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L750\">750</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movsbq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L751\">751</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movsbq     %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg32Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L752\">752</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_MOVSX_GvEb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L753\">753</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L754\">754</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movsbq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L755\">755</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movsbq     &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L756\">756</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_MOVSX_GvEb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L757\">757</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L758\">758</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movsbq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L759\">759</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                 </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L760\">760</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movsbq     &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L761\">761</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L762\">762</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_MOVSX_GvEb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L763\">763</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L764\">764</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L765\">765</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movswq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L766\">766</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movswq     %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg32Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L767\">767</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_MOVSX_GvEw</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L768\">768</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L769\">769</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movswq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L770\">770</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movswq     &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L771\">771</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_MOVSX_GvEw</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L772\">772</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L773\">773</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movswq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L774\">774</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                 </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L775\">775</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movswq     &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L776\">776</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L777\">777</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP2_MOVSX_GvEw</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L778\">778</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L779\">779</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L780\">780</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movslq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L781\">781</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movslq     %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg32Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L782\">782</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_MOVSXD_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L783\">783</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L784\">784</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movslq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L785\">785</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movslq     &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L786\">786</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_MOVSXD_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L787\">787</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L788\">788</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">movslq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L789\">789</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                 </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L790\">790</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movslq     &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_obs</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_obs</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L791\">791</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L792\">792</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_MOVSXD_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">index</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">scale</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L793\">793</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L794\">794</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L795\">795</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">movl_ripr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L796\">796</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteRipOp</span><span class=\"p\">(</span><span class=\"n\">OP_MOV_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"p\">)</span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L797\">797</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"nf\">label</span><span class=\"p\">(</span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">size</span><span class=\"p\">());</span></pre></div>", ""], ["<a name=\"L798\">798</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movl       &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_o32r</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_o32r</span><span class=\"p\">(</span><span class=\"n\">label</span><span class=\"p\">.</span><span class=\"n\">offset</span><span class=\"p\">()),</span></pre></div>", ""], ["<a name=\"L799\">799</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">GPReg32Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L800\">800</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">label</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L801\">801</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L802\">802</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L803\">803</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">movl_rrip</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L804\">804</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteRipOp</span><span class=\"p\">(</span><span class=\"n\">OP_MOV_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"p\">)</span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L805\">805</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"nf\">label</span><span class=\"p\">(</span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">size</span><span class=\"p\">());</span></pre></div>", ""], ["<a name=\"L806\">806</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movl       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_o32r</span><span class=\"w\"> </span><span class=\"s\">&quot;&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg32Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L807\">807</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_o32r</span><span class=\"p\">(</span><span class=\"n\">label</span><span class=\"p\">.</span><span class=\"n\">offset</span><span class=\"p\">()));</span></pre></div>", ""], ["<a name=\"L808\">808</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">label</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L809\">809</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L810\">810</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L811\">811</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">movq_ripr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L812\">812</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteRipOp64</span><span class=\"p\">(</span><span class=\"n\">OP_MOV_GvEv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L813\">813</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"nf\">label</span><span class=\"p\">(</span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">size</span><span class=\"p\">());</span></pre></div>", ""], ["<a name=\"L814\">814</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_o32r</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_o32r</span><span class=\"p\">(</span><span class=\"n\">label</span><span class=\"p\">.</span><span class=\"n\">offset</span><span class=\"p\">()),</span></pre></div>", ""], ["<a name=\"L815\">815</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">GPRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L816\">816</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">label</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L817\">817</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L818\">818</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L819\">819</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">movq_rrip</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L820\">820</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteRipOp64</span><span class=\"p\">(</span><span class=\"n\">OP_MOV_EvGv</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"p\">)</span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L821\">821</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"nf\">label</span><span class=\"p\">(</span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">size</span><span class=\"p\">());</span></pre></div>", ""], ["<a name=\"L822\">822</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;movq       %s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_o32r</span><span class=\"w\"> </span><span class=\"s\">&quot;&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPRegName</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L823\">823</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_o32r</span><span class=\"p\">(</span><span class=\"n\">label</span><span class=\"p\">.</span><span class=\"n\">offset</span><span class=\"p\">()));</span></pre></div>", ""], ["<a name=\"L824\">824</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">label</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L825\">825</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L826\">826</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L827\">827</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">leaq_mr</span><span class=\"p\">(</span><span class=\"kt\">int32_t</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L828\">828</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;leaq       &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_ob</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_ob</span><span class=\"p\">(</span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L829\">829</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteOp64</span><span class=\"p\">(</span><span class=\"n\">OP_LEA</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">offset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">base</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L830\">830</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L831\">831</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L832\">832</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">leaq_rip</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L833\">833</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteRipOp64</span><span class=\"p\">(</span><span class=\"n\">OP_LEA</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L834\">834</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"nf\">label</span><span class=\"p\">(</span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">size</span><span class=\"p\">());</span></pre></div>", ""], ["<a name=\"L835\">835</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;leaq       &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_o32r</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_o32r</span><span class=\"p\">(</span><span class=\"n\">label</span><span class=\"p\">.</span><span class=\"n\">offset</span><span class=\"p\">()),</span></pre></div>", ""], ["<a name=\"L836\">836</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">GPRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L837\">837</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">label</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L838\">838</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L839\">839</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L840\">840</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"c1\">// Flow control:</span></pre></div>", ""], ["<a name=\"L841\">841</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L842\">842</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">jmp_rip</span><span class=\"p\">(</span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">ripOffset</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L843\">843</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"c1\">// rip-relative addressing.</span></pre></div>", ""], ["<a name=\"L844\">844</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;jmp        *%d(%%rip)&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ripOffset</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L845\">845</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">oneByteRipOp</span><span class=\"p\">(</span><span class=\"n\">OP_GROUP5_Ev</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ripOffset</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GROUP5_OP_JMPN</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L846\">846</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L847\">847</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L848\">848</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">immediate64</span><span class=\"p\">(</span><span class=\"kt\">int64_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L849\">849</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;.quad      %lld&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"kt\">long</span><span class=\"w\"> </span><span class=\"kt\">long</span><span class=\"p\">)</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L850\">850</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate64</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L851\">851</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L852\">852</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L853\">853</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"c1\">// SSE operations:</span></pre></div>", ""], ["<a name=\"L854\">854</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L855\">855</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">vcvtsq2sd_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src1</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L856\">856</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">twoByteOpInt64Simd</span><span class=\"p\">(</span><span class=\"s\">&quot;vcvtsi2sd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_SD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_CVTSI2SD_VsdEd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src1</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1241\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vcvtsq2sd_rr' because too costly to inline (cost=430, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vcvtsq2sd_rr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1241\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd</a>' not inlined into 'js::jit::Assembler::vcvtsq2sd' because too costly to inline (cost=430, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::Assembler::vcvtsq2sd"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1241\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd</a>' not inlined into 'js::jit::MacroAssemblerX64::convertUInt32ToDouble' because too costly to inline (cost=430, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::convertUInt32ToDouble"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1241\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd</a>' not inlined into 'js::wasm::ConvertU32ToF64' because too costly to inline (cost=430, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::wasm::ConvertU32ToF64"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1241\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd</a>' not inlined into 'js::jit::CodeGenerator::visitUrshD' because too costly to inline (cost=430, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::CodeGenerator::visitUrshD"}], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">...29 similar remarks omitted.&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["<a name=\"L857\">857</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                       </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L858\">858</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L859\">859</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">vcvtsq2ss_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src1</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L860\">860</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">twoByteOpInt64Simd</span><span class=\"p\">(</span><span class=\"s\">&quot;vcvtsi2ss&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_SS</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_CVTSI2SD_VsdEd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src1</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1241\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vcvtsq2ss_rr' because too costly to inline (cost=430, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vcvtsq2ss_rr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1241\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd</a>' not inlined into 'js::jit::Assembler::vcvtsq2ss' because too costly to inline (cost=430, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::Assembler::vcvtsq2ss"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1241\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd</a>' not inlined into 'js::jit::MacroAssemblerX64::convertUInt32ToFloat32' because too costly to inline (cost=430, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::convertUInt32ToFloat32"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1241\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd</a>' not inlined into 'js::wasm::ConvertU32ToF32' because too costly to inline (cost=430, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::wasm::ConvertU32ToF32"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1241\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd</a>' not inlined into 'js::jit::CodeGenerator::visitWasmUint32ToFloat32' because too costly to inline (cost=430, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::CodeGenerator::visitWasmUint32ToFloat32"}], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">...3 similar remarks omitted.&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["<a name=\"L861\">861</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                       </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L862\">862</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L863\">863</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L864\">864</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">vcvtsi2sdq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L865\">865</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">twoByteOpInt64Simd</span><span class=\"p\">(</span><span class=\"s\">&quot;vcvtsi2sdq&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_SD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_CVTSI2SD_VsdEd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L866\">866</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                       </span><span class=\"n\">invalid_xmm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L867\">867</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L868\">868</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L869\">869</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">vcvttsd2sq_rr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L870\">870</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">twoByteOpSimdInt64</span><span class=\"p\">(</span><span class=\"s\">&quot;vcvttsd2si&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_SD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_CVTTSD2SI_GdWsd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1270\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vcvttsd2sq_rr' because too costly to inline (cost=440, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vcvttsd2sq_rr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1270\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64</a>' not inlined into 'js::jit::Assembler::vcvttsd2sq' because too costly to inline (cost=440, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::Assembler::vcvttsd2sq"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1270\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64</a>' not inlined into 'js::jit::MacroAssembler::branchTruncateDoubleToPtr' because too costly to inline (cost=440, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssembler::branchTruncateDoubleToPtr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1270\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64</a>' not inlined into 'js::jit::MacroAssembler::branchTruncateDoubleMaybeModUint32' because too costly to inline (cost=440, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssembler::branchTruncateDoubleMaybeModUint32"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1270\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64</a>' not inlined into 'js::jit::MacroAssembler::branchTruncateDoubleToInt32' because too costly to inline (cost=440, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssembler::branchTruncateDoubleToInt32"}], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">...5 similar remarks omitted.&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["<a name=\"L871\">871</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L872\">872</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L873\">873</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">vcvttss2sq_rr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L874\">874</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">twoByteOpSimdInt64</span><span class=\"p\">(</span><span class=\"s\">&quot;vcvttss2si&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_SS</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_CVTTSD2SI_GdWsd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1270\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vcvttss2sq_rr' because too costly to inline (cost=440, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vcvttss2sq_rr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1270\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64</a>' not inlined into 'js::jit::Assembler::vcvttss2sq' because too costly to inline (cost=440, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::Assembler::vcvttss2sq"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1270\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64</a>' not inlined into 'js::jit::MacroAssembler::branchTruncateFloat32ToPtr' because too costly to inline (cost=440, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssembler::branchTruncateFloat32ToPtr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1270\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64</a>' not inlined into 'js::jit::MacroAssembler::branchTruncateFloat32MaybeModUint32' because too costly to inline (cost=440, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssembler::branchTruncateFloat32MaybeModUint32"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1270\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64</a>' not inlined into 'js::jit::MacroAssembler::wasmTruncateFloat32ToUInt64' because too costly to inline (cost=440, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssembler::wasmTruncateFloat32ToUInt64"}], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">...3 similar remarks omitted.&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["<a name=\"L875\">875</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L876\">876</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L877\">877</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">vmovq_rr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L878\">878</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"c1\">// While this is called &quot;vmovq&quot;, it actually uses the vmovd encoding</span></pre></div>", ""], ["<a name=\"L879\">879</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"c1\">// with a REX prefix modifying it to be 64-bit.</span></pre></div>", ""], ["<a name=\"L880\">880</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">twoByteOpSimdInt64</span><span class=\"p\">(</span><span class=\"s\">&quot;vmovq&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_MOVD_EdVd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"p\">)</span><span class=\"n\">dst</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1270\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vmovq_rr' because too costly to inline (cost=440, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vmovq_rr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1270\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64</a>' not inlined into 'js::jit::Assembler::vmovq' because too costly to inline (cost=440, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::Assembler::vmovq"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1270\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64</a>' not inlined into 'js::jit::MacroAssemblerX64::boxDouble' because too costly to inline (cost=440, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::boxDouble"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1270\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64</a>' not inlined into 'GenerateJitEntry' because too costly to inline (cost=365, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "GenerateJitEntry"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1270\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64</a>' not inlined into 'js::wasm::GenerateEntryStubs' because too costly to inline (cost=45, threshold=45)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::wasm::GenerateEntryStubs"}], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">...55 similar remarks omitted.&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["<a name=\"L881\">881</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                       </span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"p\">)</span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L882\">882</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L883\">883</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L884\">884</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">vpextrq_irr</span><span class=\"p\">(</span><span class=\"kt\">unsigned</span><span class=\"w\"> </span><span class=\"n\">lane</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L885\">885</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">MOZ_ASSERT</span><span class=\"p\">(</span><span class=\"n\">lane</span><span class=\"w\"> </span><span class=\"o\">&lt;</span><span class=\"w\"> </span><span class=\"mi\">2</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L886\">886</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">threeByteOpImmSimdInt64</span><span class=\"p\">(</span><span class=\"s\">&quot;vpextrq&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_PEXTRQ_EvVdqIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ESCAPE_3A</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1336\">js::jit::X86Encoding::BaseAssemblerX64::threeByteOpImmSimdInt64</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpextrq_irr' because too costly to inline (cost=250, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpextrq_irr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1336\">js::jit::X86Encoding::BaseAssemblerX64::threeByteOpImmSimdInt64</a>' not inlined into 'js::jit::Assembler::vpextrq' because too costly to inline (cost=250, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::Assembler::vpextrq"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1336\">js::jit::X86Encoding::BaseAssemblerX64::threeByteOpImmSimdInt64</a>' not inlined into 'js::jit::MacroAssembler::extractLaneInt64x2' because too costly to inline (cost=250, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssembler::extractLaneInt64x2"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1336\">js::jit::X86Encoding::BaseAssemblerX64::threeByteOpImmSimdInt64</a>' not inlined into 'js::wasm::BaseCompiler::storeLane' because too costly to inline (cost=250, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::wasm::BaseCompiler::storeLane"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1336\">js::jit::X86Encoding::BaseAssemblerX64::threeByteOpImmSimdInt64</a>' not inlined into 'js::wasm::BaseCompiler::emitVectorShiftRightI64x2' because too costly to inline (cost=250, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::wasm::BaseCompiler::emitVectorShiftRightI64x2"}], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">...2 similar remarks omitted.&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["<a name=\"L887\">887</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                            </span><span class=\"n\">lane</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L888\">888</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L889\">889</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L890\">890</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">vpinsrq_irr</span><span class=\"p\">(</span><span class=\"kt\">unsigned</span><span class=\"w\"> </span><span class=\"n\">lane</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src1</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L891\">891</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                   </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L892\">892</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">MOZ_ASSERT</span><span class=\"p\">(</span><span class=\"n\">lane</span><span class=\"w\"> </span><span class=\"o\">&lt;</span><span class=\"w\"> </span><span class=\"mi\">2</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L893\">893</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">threeByteOpImmInt64Simd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpinsrq&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_PINSRQ_VdqEvIb</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ESCAPE_3A</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1347\">js::jit::X86Encoding::BaseAssemblerX64::threeByteOpImmInt64Simd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpinsrq_irr' because too costly to inline (cost=355, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpinsrq_irr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1347\">js::jit::X86Encoding::BaseAssemblerX64::threeByteOpImmInt64Simd</a>' not inlined into 'js::jit::Assembler::vpinsrq' because too costly to inline (cost=355, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::Assembler::vpinsrq"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1347\">js::jit::X86Encoding::BaseAssemblerX64::threeByteOpImmInt64Simd</a>' not inlined into 'js::jit::MacroAssembler::replaceLaneInt64x2' because too costly to inline (cost=355, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssembler::replaceLaneInt64x2"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1347\">js::jit::X86Encoding::BaseAssemblerX64::threeByteOpImmInt64Simd</a>' not inlined into 'js::wasm::BaseCompiler::loadLane' because too costly to inline (cost=355, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::wasm::BaseCompiler::loadLane"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1347\">js::jit::X86Encoding::BaseAssemblerX64::threeByteOpImmInt64Simd</a>' not inlined into 'js::wasm::BaseCompiler::emitVectorShiftRightI64x2' because too costly to inline (cost=355, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::wasm::BaseCompiler::emitVectorShiftRightI64x2"}], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">...3 similar remarks omitted.&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["<a name=\"L894\">894</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                            </span><span class=\"n\">lane</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src1</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L895\">895</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L896\">896</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L897\">897</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">vmovq_rr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L898\">898</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"c1\">// While this is called &quot;vmovq&quot;, it actually uses the vmovd encoding</span></pre></div>", ""], ["<a name=\"L899\">899</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"c1\">// with a REX prefix modifying it to be 64-bit.</span></pre></div>", ""], ["<a name=\"L900\">900</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">twoByteOpInt64Simd</span><span class=\"p\">(</span><span class=\"s\">&quot;vmovq&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_MOVD_VdEd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">invalid_xmm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1241\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vmovq_rr' because too costly to inline (cost=395, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vmovq_rr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1241\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd</a>' not inlined into 'js::jit::Assembler::vmovq' because too costly to inline (cost=395, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::Assembler::vmovq"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1241\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd</a>' not inlined into 'js::jit::MacroAssemblerX64::unboxDouble' because too costly to inline (cost=395, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::unboxDouble"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1241\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd</a>' not inlined into 'GenerateJitEntry' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "GenerateJitEntry"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1241\">js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd</a>' not inlined into 'js::wasm::GenerateEntryStubs' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::wasm::GenerateEntryStubs"}], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">...34 similar remarks omitted.&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["<a name=\"L901\">901</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L902\">902</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L903\">903</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vmovsd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L904\">904</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vmovsd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_SD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_MOVSD_VsdWsd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L905\">905</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L906\">906</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vmovss_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L907\">907</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vmovss&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_SS</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_MOVSD_VsdWsd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L908\">908</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L909\">909</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vmovaps_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L910\">910</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vmovaps&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PS</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_MOVAPS_VsdWsd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L911\">911</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L912\">912</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vmovdqa_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L913\">913</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vmovdqa&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_MOVDQ_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L914\">914</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L915\">915</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L916\">916</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpaddb_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L917\">917</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpaddb&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PADDB_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpaddb_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpaddb_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpaddbSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpaddbSimd128"}], ["<a name=\"L918\">918</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L919\">919</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpaddw_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L920\">920</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpaddw&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PADDW_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpaddw_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpaddw_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpaddwSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpaddwSimd128"}], ["<a name=\"L921\">921</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L922\">922</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpaddd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L923\">923</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpaddd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PADDD_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpaddd_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpaddd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpadddSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpadddSimd128"}], ["<a name=\"L924\">924</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L925\">925</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpaddq_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L926\">926</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpaddq&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PADDQ_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpaddq_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpaddq_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpaddqSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpaddqSimd128"}], ["<a name=\"L927\">927</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L928\">928</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpsubb_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L929\">929</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpsubb&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PSUBB_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpsubb_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpsubb_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpsubbSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpsubbSimd128"}], ["<a name=\"L930\">930</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L931\">931</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpsubw_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L932\">932</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpsubw&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PSUBW_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpsubw_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpsubw_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpsubwSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpsubwSimd128"}], ["<a name=\"L933\">933</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L934\">934</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpsubd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L935\">935</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpsubd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PSUBD_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpsubd_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpsubd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpsubdSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpsubdSimd128"}], ["<a name=\"L936\">936</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L937\">937</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpsubq_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L938\">938</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpsubq&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PSUBQ_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpsubq_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpsubq_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpsubqSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpsubqSimd128"}], ["<a name=\"L939\">939</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L940\">940</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpmullw_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L941\">941</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpmullw&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PMULLW_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpmullw_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpmullw_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpmullwSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpmullwSimd128"}], ["<a name=\"L942\">942</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L943\">943</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpmulld_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L944\">944</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">threeByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpmulld&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_PMULLD_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ESCAPE_38</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpmulld_ripr' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpmulld_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpmulldSimd128' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpmulldSimd128"}], ["<a name=\"L945\">945</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                              </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L946\">946</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L947\">947</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpaddsb_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L948\">948</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpaddsb&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PADDSB_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpaddsb_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpaddsb_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpaddsbSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpaddsbSimd128"}], ["<a name=\"L949\">949</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L950\">950</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpaddusb_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L951\">951</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpaddusb&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PADDUSB_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpaddusb_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpaddusb_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpaddusbSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpaddusbSimd128"}], ["<a name=\"L952\">952</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L953\">953</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpaddsw_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L954\">954</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpaddsw&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PADDSW_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpaddsw_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpaddsw_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpaddswSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpaddswSimd128"}], ["<a name=\"L955\">955</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L956\">956</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpaddusw_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L957\">957</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpaddusw&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PADDUSW_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpaddusw_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpaddusw_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpadduswSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpadduswSimd128"}], ["<a name=\"L958\">958</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L959\">959</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpsubsb_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L960\">960</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpsubsb&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PSUBSB_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpsubsb_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpsubsb_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpsubsbSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpsubsbSimd128"}], ["<a name=\"L961\">961</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L962\">962</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpsubusb_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L963\">963</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpsubusb&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PSUBUSB_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpsubusb_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpsubusb_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpsubusbSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpsubusbSimd128"}], ["<a name=\"L964\">964</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L965\">965</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpsubsw_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L966\">966</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpsubsw&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PSUBSW_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpsubsw_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpsubsw_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpsubswSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpsubswSimd128"}], ["<a name=\"L967\">967</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L968\">968</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpsubusw_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L969\">969</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpsubusw&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PSUBUSW_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpsubusw_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpsubusw_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpsubuswSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpsubuswSimd128"}], ["<a name=\"L970\">970</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L971\">971</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpminsb_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L972\">972</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">threeByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpminsb&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_PMINSB_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ESCAPE_38</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpminsb_ripr' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpminsb_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpminsbSimd128' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpminsbSimd128"}], ["<a name=\"L973\">973</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                              </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L974\">974</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L975\">975</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpminub_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L976\">976</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpminub&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PMINUB_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpminub_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpminub_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpminubSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpminubSimd128"}], ["<a name=\"L977\">977</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L978\">978</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpminsw_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L979\">979</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpminsw&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PMINSW_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpminsw_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpminsw_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpminswSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpminswSimd128"}], ["<a name=\"L980\">980</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L981\">981</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpminuw_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L982\">982</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">threeByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpminuw&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_PMINUW_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ESCAPE_38</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpminuw_ripr' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpminuw_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpminuwSimd128' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpminuwSimd128"}], ["<a name=\"L983\">983</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                              </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L984\">984</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L985\">985</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpminsd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L986\">986</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">threeByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpminsd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_PMINSD_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ESCAPE_38</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpminsd_ripr' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpminsd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpminsdSimd128' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpminsdSimd128"}], ["<a name=\"L987\">987</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                              </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L988\">988</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L989\">989</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpminud_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L990\">990</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">threeByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpminud&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_PMINUD_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ESCAPE_38</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpminud_ripr' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpminud_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpminudSimd128' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpminudSimd128"}], ["<a name=\"L991\">991</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                              </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L992\">992</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L993\">993</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpmaxsb_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L994\">994</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">threeByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpmaxsb&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_PMAXSB_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ESCAPE_38</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpmaxsb_ripr' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpmaxsb_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpmaxsbSimd128' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpmaxsbSimd128"}], ["<a name=\"L995\">995</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                              </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L996\">996</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L997\">997</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpmaxub_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L998\">998</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpmaxub&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PMAXUB_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpmaxub_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpmaxub_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpmaxubSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpmaxubSimd128"}], ["<a name=\"L999\">999</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1000\">1000</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpmaxsw_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1001\">1001</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpmaxsw&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PMAXSW_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpmaxsw_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpmaxsw_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpmaxswSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpmaxswSimd128"}], ["<a name=\"L1002\">1002</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1003\">1003</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpmaxuw_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1004\">1004</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">threeByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpmaxuw&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_PMAXUW_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ESCAPE_38</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpmaxuw_ripr' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpmaxuw_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpmaxuwSimd128' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpmaxuwSimd128"}], ["<a name=\"L1005\">1005</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                              </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1006\">1006</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1007\">1007</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpmaxsd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1008\">1008</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">threeByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpmaxsd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_PMAXSD_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ESCAPE_38</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpmaxsd_ripr' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpmaxsd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpmaxsdSimd128' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpmaxsdSimd128"}], ["<a name=\"L1009\">1009</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                              </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1010\">1010</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1011\">1011</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpmaxud_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1012\">1012</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">threeByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpmaxud&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_PMAXUD_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ESCAPE_38</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpmaxud_ripr' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpmaxud_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpmaxudSimd128' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpmaxudSimd128"}], ["<a name=\"L1013\">1013</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                              </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1014\">1014</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1015\">1015</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpand_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1016\">1016</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpand&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PANDDQ_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpand_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpand_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpandSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpandSimd128"}], ["<a name=\"L1017\">1017</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1018\">1018</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpxor_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1019\">1019</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpxor&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PXORDQ_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpxor_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpxor_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpxorSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpxorSimd128"}], ["<a name=\"L1020\">1020</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1021\">1021</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpor_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1022\">1022</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpor&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PORDQ_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpor_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpor_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vporSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vporSimd128"}], ["<a name=\"L1023\">1023</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1024\">1024</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vaddps_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1025\">1025</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vaddps&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PS</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_ADDPS_VpsWps</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vaddps_ripr' because too costly to inline (cost=535, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vaddps_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vaddpsSimd128' because too costly to inline (cost=535, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vaddpsSimd128"}], ["<a name=\"L1026\">1026</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1027\">1027</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vaddpd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1028\">1028</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vaddpd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_ADDPD_VpdWpd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vaddpd_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vaddpd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vaddpdSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vaddpdSimd128"}], ["<a name=\"L1029\">1029</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1030\">1030</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vsubps_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1031\">1031</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vsubps&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PS</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_SUBPS_VpsWps</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vsubps_ripr' because too costly to inline (cost=535, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vsubps_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vsubpsSimd128' because too costly to inline (cost=535, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vsubpsSimd128"}], ["<a name=\"L1032\">1032</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1033\">1033</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vsubpd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1034\">1034</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vsubpd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_SUBPD_VpdWpd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vsubpd_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vsubpd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vsubpdSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vsubpdSimd128"}], ["<a name=\"L1035\">1035</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1036\">1036</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vdivps_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1037\">1037</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vdivps&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PS</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_DIVPS_VpsWps</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vdivps_ripr' because too costly to inline (cost=535, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vdivps_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vdivpsSimd128' because too costly to inline (cost=535, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vdivpsSimd128"}], ["<a name=\"L1038\">1038</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1039\">1039</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vdivpd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1040\">1040</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vdivpd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_DIVPD_VpdWpd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vdivpd_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vdivpd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vdivpdSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vdivpdSimd128"}], ["<a name=\"L1041\">1041</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1042\">1042</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vmulps_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1043\">1043</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vmulps&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PS</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_MULPS_VpsWps</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vmulps_ripr' because too costly to inline (cost=535, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vmulps_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vmulpsSimd128' because too costly to inline (cost=535, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vmulpsSimd128"}], ["<a name=\"L1044\">1044</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1045\">1045</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vmulpd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1046\">1046</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vmulpd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_MULPD_VpdWpd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vmulpd_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vmulpd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vmulpdSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vmulpdSimd128"}], ["<a name=\"L1047\">1047</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1048\">1048</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vandpd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1049\">1049</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vandpd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_ANDPD_VpdWpd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vandpd_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vandpd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vandpdSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vandpdSimd128"}], ["<a name=\"L1050\">1050</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1051\">1051</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vminpd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1052\">1052</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vminpd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_MINPD_VpdWpd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vminpd_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vminpd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vminpdSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vminpdSimd128"}], ["<a name=\"L1053\">1053</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1054\">1054</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpacksswb_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1055\">1055</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpacksswb&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PACKSSWB_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpacksswb_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpacksswb_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpacksswbSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpacksswbSimd128"}], ["<a name=\"L1056\">1056</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1057\">1057</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpackuswb_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1058\">1058</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpackuswb&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PACKUSWB_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpackuswb_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpackuswb_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpackuswbSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpackuswbSimd128"}], ["<a name=\"L1059\">1059</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1060\">1060</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpackssdw_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1061\">1061</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpackssdw&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PACKSSDW_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpackssdw_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpackssdw_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpackssdwSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpackssdwSimd128"}], ["<a name=\"L1062\">1062</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1063\">1063</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpackusdw_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1064\">1064</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">threeByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpackusdw&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_PACKUSDW_VdqWdq</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpackusdw_ripr' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpackusdw_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpackusdwSimd128' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpackusdwSimd128"}], ["<a name=\"L1065\">1065</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                              </span><span class=\"n\">ESCAPE_38</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1066\">1066</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1067\">1067</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpunpckldq_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1068\">1068</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpunpckldq&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PUNPCKLDQ_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpunpckldq_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpunpckldq_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpunpckldqSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpunpckldqSimd128"}], ["<a name=\"L1069\">1069</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                            </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1070\">1070</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1071\">1071</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vunpcklps_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1072\">1072</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vunpcklps&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PS</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_UNPCKLPS_VsdWsd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vunpcklps_ripr' because too costly to inline (cost=535, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vunpcklps_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vunpcklpsSimd128' because too costly to inline (cost=535, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vunpcklpsSimd128"}], ["<a name=\"L1073\">1073</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1074\">1074</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vptest_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">lhs</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1075\">1075</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">threeByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vptest&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_PTEST_VdVd</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ESCAPE_38</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">lhs</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1302\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vptest_ripr' because too costly to inline (cost=265, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vptest_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1302\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vptestSimd128' because too costly to inline (cost=265, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vptestSimd128"}], ["<a name=\"L1076\">1076</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1077\">1077</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpshufb_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1078\">1078</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">threeByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpshufb&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_PSHUFB_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ESCAPE_38</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpshufb_ripr' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpshufb_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpshufbSimd128' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpshufbSimd128"}], ["<a name=\"L1079\">1079</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                              </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1080\">1080</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1081\">1081</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpmaddwd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1082\">1082</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpmaddwd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PMADDWD_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpmaddwd_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpmaddwd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpmaddwdSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpmaddwdSimd128"}], ["<a name=\"L1083\">1083</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1084\">1084</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpcmpeqb_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1085\">1085</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpcmpeqb&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PCMPEQB_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpcmpeqb_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpcmpeqb_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpcmpeqbSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpcmpeqbSimd128"}], ["<a name=\"L1086\">1086</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1087\">1087</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpcmpgtb_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1088\">1088</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpcmpgtb&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PCMPGTB_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpcmpgtb_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpcmpgtb_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpcmpgtbSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpcmpgtbSimd128"}], ["<a name=\"L1089\">1089</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1090\">1090</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpcmpeqw_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1091\">1091</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpcmpeqw&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PCMPEQW_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpcmpeqw_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpcmpeqw_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpcmpeqwSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpcmpeqwSimd128"}], ["<a name=\"L1092\">1092</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1093\">1093</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpcmpgtw_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1094\">1094</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpcmpgtw&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PCMPGTW_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpcmpgtw_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpcmpgtw_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpcmpgtwSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpcmpgtwSimd128"}], ["<a name=\"L1095\">1095</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1096\">1096</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpcmpeqd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1097\">1097</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpcmpeqd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PCMPEQD_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpcmpeqd_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpcmpeqd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpcmpeqdSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpcmpeqdSimd128"}], ["<a name=\"L1098\">1098</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1099\">1099</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpcmpgtd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1100\">1100</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpcmpgtd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PCMPGTD_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpcmpgtd_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpcmpgtd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpcmpgtdSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpcmpgtdSimd128"}], ["<a name=\"L1101\">1101</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1102\">1102</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vcmpeqps_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1103\">1103</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpImmSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vcmpps&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PS</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_CMPPS_VpsWps</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vcmpeqps_ripr' because too costly to inline (cost=580, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vcmpeqps_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vcmpeqpsSimd128' because too costly to inline (cost=580, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vcmpeqpsSimd128"}], ["<a name=\"L1104\">1104</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                               </span><span class=\"n\">X86Encoding</span><span class=\"o\">::</span><span class=\"n\">ConditionCmp_EQ</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1105\">1105</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1106\">1106</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vcmpneqps_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1107\">1107</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpImmSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vcmpps&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PS</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_CMPPS_VpsWps</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vcmpneqps_ripr' because too costly to inline (cost=580, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vcmpneqps_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vcmpneqpsSimd128' because too costly to inline (cost=580, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vcmpneqpsSimd128"}], ["<a name=\"L1108\">1108</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                               </span><span class=\"n\">X86Encoding</span><span class=\"o\">::</span><span class=\"n\">ConditionCmp_NEQ</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1109\">1109</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1110\">1110</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vcmpltps_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1111\">1111</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpImmSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vcmpps&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PS</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_CMPPS_VpsWps</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vcmpltps_ripr' because too costly to inline (cost=580, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vcmpltps_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vcmpltpsSimd128' because too costly to inline (cost=580, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vcmpltpsSimd128"}], ["<a name=\"L1112\">1112</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                               </span><span class=\"n\">X86Encoding</span><span class=\"o\">::</span><span class=\"n\">ConditionCmp_LT</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1113\">1113</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1114\">1114</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vcmpleps_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1115\">1115</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpImmSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vcmpps&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PS</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_CMPPS_VpsWps</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vcmpleps_ripr' because too costly to inline (cost=580, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vcmpleps_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vcmplepsSimd128' because too costly to inline (cost=580, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vcmplepsSimd128"}], ["<a name=\"L1116\">1116</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                               </span><span class=\"n\">X86Encoding</span><span class=\"o\">::</span><span class=\"n\">ConditionCmp_LE</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1117\">1117</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1118\">1118</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vcmpgeps_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1119\">1119</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpImmSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vcmpps&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PS</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_CMPPS_VpsWps</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vcmpgeps_ripr' because too costly to inline (cost=580, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vcmpgeps_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vcmpgepsSimd128' because too costly to inline (cost=580, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vcmpgepsSimd128"}], ["<a name=\"L1120\">1120</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                               </span><span class=\"n\">X86Encoding</span><span class=\"o\">::</span><span class=\"n\">ConditionCmp_GE</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1121\">1121</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1122\">1122</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vcmpeqpd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1123\">1123</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpImmSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vcmppd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_CMPPD_VpdWpd</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vcmpeqpd_ripr' because too costly to inline (cost=585, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vcmpeqpd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vcmpeqpdSimd128' because too costly to inline (cost=585, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vcmpeqpdSimd128"}], ["<a name=\"L1124\">1124</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                               </span><span class=\"n\">X86Encoding</span><span class=\"o\">::</span><span class=\"n\">ConditionCmp_EQ</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1125\">1125</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1126\">1126</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vcmpneqpd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1127\">1127</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpImmSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vcmppd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_CMPPD_VpdWpd</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vcmpneqpd_ripr' because too costly to inline (cost=585, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vcmpneqpd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vcmpneqpdSimd128' because too costly to inline (cost=585, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vcmpneqpdSimd128"}], ["<a name=\"L1128\">1128</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                               </span><span class=\"n\">X86Encoding</span><span class=\"o\">::</span><span class=\"n\">ConditionCmp_NEQ</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1129\">1129</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1130\">1130</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vcmpltpd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1131\">1131</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpImmSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vcmppd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_CMPPD_VpdWpd</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vcmpltpd_ripr' because too costly to inline (cost=585, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vcmpltpd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vcmpltpdSimd128' because too costly to inline (cost=585, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vcmpltpdSimd128"}], ["<a name=\"L1132\">1132</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                               </span><span class=\"n\">X86Encoding</span><span class=\"o\">::</span><span class=\"n\">ConditionCmp_LT</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1133\">1133</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1134\">1134</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vcmplepd_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1135\">1135</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpImmSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vcmppd&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_CMPPD_VpdWpd</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vcmplepd_ripr' because too costly to inline (cost=585, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vcmplepd_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1217\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vcmplepdSimd128' because too costly to inline (cost=585, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vcmplepdSimd128"}], ["<a name=\"L1136\">1136</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                               </span><span class=\"n\">X86Encoding</span><span class=\"o\">::</span><span class=\"n\">ConditionCmp_LE</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1137\">1137</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1138\">1138</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpmaddubsw_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1139\">1139</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">threeByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpmaddubsw&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_PMADDUBSW_VdqWdq</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpmaddubsw_ripr' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpmaddubsw_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1315\">js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpmaddubswSimd128' because too costly to inline (cost=360, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpmaddubswSimd128"}], ["<a name=\"L1140\">1140</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                              </span><span class=\"n\">ESCAPE_38</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1141\">1141</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1142\">1142</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">vpmuludq_ripr</span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1143\">1143</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"s\">&quot;vpmuludq&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VEX_PD</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP2_PMULUDQ_VdqWdq</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::vpmuludq_ripr' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::vpmuludq_ripr"}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x64_BaseAssembler-x64.h.html#L1196\">js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd</a>' not inlined into 'js::jit::MacroAssemblerX64::vpmuludqSimd128' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::MacroAssemblerX64::vpmuludqSimd128"}], ["<a name=\"L1144\">1144</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1145\">1145</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1146\">1146</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"c1\">// BMI instructions:</span></pre></div>", ""], ["<a name=\"L1147\">1147</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1148\">1148</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">sarxq_rrr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">shift</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1149\">1149</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;sarxq      %s, %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">shift</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1150\">1150</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1151\">1151</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1152\">1152</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">rm</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1153\">1153</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"k\">static_cast</span><span class=\"o\">&lt;</span><span class=\"n\">XMMRegisterID</span><span class=\"o\">&gt;</span><span class=\"p\">(</span><span class=\"n\">shift</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1154\">1154</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">reg</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1155\">1155</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">threeByteOpVex64</span><span class=\"p\">(</span><span class=\"n\">VEX_SS</span><span class=\"w\"> </span><span class=\"cm\">/* = F3 */</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_SARX_GyEyBy</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ESCAPE_38</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1156\">1156</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                 </span><span class=\"n\">rm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">reg</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1157\">1157</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1158\">1158</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1159\">1159</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">shlxq_rrr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">shift</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1160\">1160</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;shlxq      %s, %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">shift</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1161\">1161</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1162\">1162</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1163\">1163</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">rm</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1164\">1164</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"k\">static_cast</span><span class=\"o\">&lt;</span><span class=\"n\">XMMRegisterID</span><span class=\"o\">&gt;</span><span class=\"p\">(</span><span class=\"n\">shift</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1165\">1165</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">reg</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1166\">1166</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">threeByteOpVex64</span><span class=\"p\">(</span><span class=\"n\">VEX_PD</span><span class=\"w\"> </span><span class=\"cm\">/* = 66 */</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_SHLX_GyEyBy</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ESCAPE_38</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1167\">1167</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                 </span><span class=\"n\">rm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">reg</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1168\">1168</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1169\">1169</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1170\">1170</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">shrxq_rrr</span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">shift</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1171\">1171</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;shrxq      %s, %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">shift</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1172\">1172</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1173\">1173</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1174\">1174</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">rm</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1175\">1175</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"k\">static_cast</span><span class=\"o\">&lt;</span><span class=\"n\">XMMRegisterID</span><span class=\"o\">&gt;</span><span class=\"p\">(</span><span class=\"n\">shift</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1176\">1176</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">reg</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1177\">1177</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">threeByteOpVex64</span><span class=\"p\">(</span><span class=\"n\">VEX_SD</span><span class=\"w\"> </span><span class=\"cm\">/* = F2 */</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">OP3_SHRX_GyEyBy</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ESCAPE_38</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1178\">1178</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                 </span><span class=\"n\">rm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">reg</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1179\">1179</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1180\">1180</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1181\">1181</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\"> </span><span class=\"k\">private</span><span class=\"o\">:</span></pre></div>", ""], ["<a name=\"L1182\">1182</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">char</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VexOperandType</span><span class=\"w\"> </span><span class=\"n\">ty</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1183\">1183</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                        </span><span class=\"n\">TwoByteOpcodeID</span><span class=\"w\"> </span><span class=\"n\">opcode</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1184\">1184</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                        </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">reg</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1185\">1185</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">MOZ_ASSERT</span><span class=\"p\">(</span><span class=\"o\">!</span><span class=\"n\">IsXMMReversedOperands</span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1186\">1186</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">legacySSEPrefix</span><span class=\"p\">(</span><span class=\"n\">ty</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x86-shared_BaseAssembler-x86-shared.h.html#L5440\">js::jit::X86Encoding::BaseAssembler::X86InstructionFormatter::legacySSEPrefix</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd' because too costly to inline (cost=310, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd"}], ["<a name=\"L1187\">1187</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteRipOp</span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">reg</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1188\">1188</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"nf\">label</span><span class=\"p\">(</span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">size</span><span class=\"p\">());</span></pre></div>", ""], ["<a name=\"L1189\">1189</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_o32r</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">legacySSEOpName</span><span class=\"p\">(</span><span class=\"n\">name</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1190\">1190</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_o32r</span><span class=\"p\">(</span><span class=\"n\">label</span><span class=\"p\">.</span><span class=\"n\">offset</span><span class=\"p\">()),</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">reg</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1191\">1191</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">label</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1192\">1192</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1193\">1193</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1194\">1194</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpSimd</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">char</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VexOperandType</span><span class=\"w\"> </span><span class=\"n\">ty</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1195\">1195</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                        </span><span class=\"n\">TwoByteOpcodeID</span><span class=\"w\"> </span><span class=\"n\">opcode</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1196\">1196</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                        </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1197\">1197</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">MOZ_ASSERT</span><span class=\"p\">(</span><span class=\"n\">src0</span><span class=\"w\"> </span><span class=\"o\">!=</span><span class=\"w\"> </span><span class=\"n\">invalid_xmm</span><span class=\"w\"> </span><span class=\"o\">&amp;&amp;</span><span class=\"w\"> </span><span class=\"o\">!</span><span class=\"n\">IsXMMReversedOperands</span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1198\">1198</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">useLegacySSEEncoding</span><span class=\"p\">(</span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1199\">1199</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">legacySSEPrefix</span><span class=\"p\">(</span><span class=\"n\">ty</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x86-shared_BaseAssembler-x86-shared.h.html#L5440\">js::jit::X86Encoding::BaseAssembler::X86InstructionFormatter::legacySSEPrefix</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd' because too costly to inline (cost=310, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpSimd"}], ["<a name=\"L1200\">1200</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteRipOp</span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1201\">1201</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"nf\">label</span><span class=\"p\">(</span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">size</span><span class=\"p\">());</span></pre></div>", ""], ["<a name=\"L1202\">1202</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s&quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_o32r</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">legacySSEOpName</span><span class=\"p\">(</span><span class=\"n\">name</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1203\">1203</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">           </span><span class=\"n\">ADDR_o32r</span><span class=\"p\">(</span><span class=\"n\">label</span><span class=\"p\">.</span><span class=\"n\">offset</span><span class=\"p\">()),</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1204\">1204</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">label</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1205\">1205</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1206\">1206</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1207\">1207</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteRipOpVex</span><span class=\"p\">(</span><span class=\"n\">ty</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1208\">1208</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"nf\">label</span><span class=\"p\">(</span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">size</span><span class=\"p\">());</span></pre></div>", ""], ["<a name=\"L1209\">1209</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_o32r</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_o32r</span><span class=\"p\">(</span><span class=\"n\">label</span><span class=\"p\">.</span><span class=\"n\">offset</span><span class=\"p\">()),</span></pre></div>", ""], ["<a name=\"L1210\">1210</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">src0</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1211\">1211</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">label</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1212\">1212</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1213\">1213</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1214\">1214</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">twoByteRipOpImmSimd</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">char</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VexOperandType</span><span class=\"w\"> </span><span class=\"n\">ty</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1215\">1215</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                           </span><span class=\"n\">TwoByteOpcodeID</span><span class=\"w\"> </span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">uint32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1216\">1216</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                           </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1217\">1217</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                           </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1218\">1218</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">MOZ_ASSERT</span><span class=\"p\">(</span><span class=\"n\">src0</span><span class=\"w\"> </span><span class=\"o\">!=</span><span class=\"w\"> </span><span class=\"n\">invalid_xmm</span><span class=\"w\"> </span><span class=\"o\">&amp;&amp;</span><span class=\"w\"> </span><span class=\"o\">!</span><span class=\"n\">IsXMMReversedOperands</span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1219\">1219</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">useLegacySSEEncoding</span><span class=\"p\">(</span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1220\">1220</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">legacySSEPrefix</span><span class=\"p\">(</span><span class=\"n\">ty</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x86-shared_BaseAssembler-x86-shared.h.html#L5440\">js::jit::X86Encoding::BaseAssembler::X86InstructionFormatter::legacySSEPrefix</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd' because too costly to inline (cost=310, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::twoByteRipOpImmSimd"}], ["<a name=\"L1221\">1221</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteRipOp</span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1222\">1222</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8u</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1223\">1223</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">label</span><span class=\"p\">(</span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">size</span><span class=\"p\">(),</span></pre></div>", ""], ["<a name=\"L1224\">1224</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                   </span><span class=\"cm\">/* bytes trailing the patch field = */</span><span class=\"w\"> </span><span class=\"mi\">1</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1225\">1225</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s$0x%x, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_o32r</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">legacySSEOpName</span><span class=\"p\">(</span><span class=\"n\">name</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1226\">1226</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">           </span><span class=\"n\">ADDR_o32r</span><span class=\"p\">(</span><span class=\"n\">label</span><span class=\"p\">.</span><span class=\"n\">offset</span><span class=\"p\">()),</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1227\">1227</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">label</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1228\">1228</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1229\">1229</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1230\">1230</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteRipOpVex</span><span class=\"p\">(</span><span class=\"n\">ty</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1231\">1231</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8u</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1232\">1232</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">label</span><span class=\"p\">(</span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">size</span><span class=\"p\">(),</span></pre></div>", ""], ["<a name=\"L1233\">1233</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                 </span><span class=\"cm\">/* bytes trailing the patch field = */</span><span class=\"w\"> </span><span class=\"mi\">1</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1234\">1234</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s$0x%x, &quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_o32r</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1235\">1235</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_o32r</span><span class=\"p\">(</span><span class=\"n\">label</span><span class=\"p\">.</span><span class=\"n\">offset</span><span class=\"p\">()),</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">src0</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1236\">1236</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">label</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1237\">1237</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1238\">1238</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1239\">1239</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">twoByteOpInt64Simd</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">char</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VexOperandType</span><span class=\"w\"> </span><span class=\"n\">ty</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1240\">1240</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                          </span><span class=\"n\">TwoByteOpcodeID</span><span class=\"w\"> </span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">rm</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1241\">1241</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                          </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1242\">1242</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">useLegacySSEEncoding</span><span class=\"p\">(</span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1243\">1243</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">IsXMMReversedOperands</span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1244\">1244</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s%s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">legacySSEOpName</span><span class=\"p\">(</span><span class=\"n\">name</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1245\">1245</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">             </span><span class=\"n\">GPRegName</span><span class=\"p\">(</span><span class=\"n\">rm</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1246\">1246</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1247\">1247</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s%s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">legacySSEOpName</span><span class=\"p\">(</span><span class=\"n\">name</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPRegName</span><span class=\"p\">(</span><span class=\"n\">rm</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1248\">1248</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">             </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1249\">1249</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1250\">1250</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">legacySSEPrefix</span><span class=\"p\">(</span><span class=\"n\">ty</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x86-shared_BaseAssembler-x86-shared.h.html#L5440\">js::jit::X86Encoding::BaseAssembler::X86InstructionFormatter::legacySSEPrefix</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd' because too costly to inline (cost=310, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::twoByteOpInt64Simd"}], ["<a name=\"L1251\">1251</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">rm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1252\">1252</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">return</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1253\">1253</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1254\">1254</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1255\">1255</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">src0</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"n\">invalid_xmm</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1256\">1256</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">IsXMMReversedOperands</span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1257\">1257</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s%s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPRegName</span><span class=\"p\">(</span><span class=\"n\">rm</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1258\">1258</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1259\">1259</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s%s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPRegName</span><span class=\"p\">(</span><span class=\"n\">rm</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1260\">1260</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1261\">1261</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1262\">1262</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s%s, %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPRegName</span><span class=\"p\">(</span><span class=\"n\">rm</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">src0</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1263\">1263</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">           </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1264\">1264</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1265\">1265</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOpVex64</span><span class=\"p\">(</span><span class=\"n\">ty</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">rm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1266\">1266</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1267\">1267</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1268\">1268</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">twoByteOpSimdInt64</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">char</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VexOperandType</span><span class=\"w\"> </span><span class=\"n\">ty</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1269\">1269</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                          </span><span class=\"n\">TwoByteOpcodeID</span><span class=\"w\"> </span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">rm</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1270\">1270</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                          </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1271\">1271</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">useLegacySSEEncodingAlways</span><span class=\"p\">())</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1272\">1272</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">IsXMMReversedOperands</span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1273\">1273</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s%s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">legacySSEOpName</span><span class=\"p\">(</span><span class=\"n\">name</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1274\">1274</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">             </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">rm</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1275\">1275</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"n\">OP2_MOVD_EdVd</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1276\">1276</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s%s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">legacySSEOpName</span><span class=\"p\">(</span><span class=\"n\">name</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1277\">1277</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">             </span><span class=\"n\">XMMRegName</span><span class=\"p\">((</span><span class=\"n\">XMMRegisterID</span><span class=\"p\">)</span><span class=\"n\">dst</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPRegName</span><span class=\"p\">((</span><span class=\"n\">RegisterID</span><span class=\"p\">)</span><span class=\"n\">rm</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1278\">1278</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1279\">1279</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">        </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s%s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">legacySSEOpName</span><span class=\"p\">(</span><span class=\"n\">name</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">rm</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1280\">1280</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">             </span><span class=\"n\">GPRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1281\">1281</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1282\">1282</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">legacySSEPrefix</span><span class=\"p\">(</span><span class=\"n\">ty</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x86-shared_BaseAssembler-x86-shared.h.html#L5440\">js::jit::X86Encoding::BaseAssembler::X86InstructionFormatter::legacySSEPrefix</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64' because too costly to inline (cost=310, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::twoByteOpSimdInt64"}], ["<a name=\"L1283\">1283</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOp64</span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"p\">)</span><span class=\"n\">rm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1284\">1284</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">return</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1285\">1285</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1286\">1286</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1287\">1287</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">IsXMMReversedOperands</span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1288\">1288</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s%s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">rm</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1289\">1289</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"n\">OP2_MOVD_EdVd</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1290\">1290</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s%s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">((</span><span class=\"n\">XMMRegisterID</span><span class=\"p\">)</span><span class=\"n\">dst</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1291\">1291</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">           </span><span class=\"n\">GPRegName</span><span class=\"p\">((</span><span class=\"n\">RegisterID</span><span class=\"p\">)</span><span class=\"n\">rm</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1292\">1292</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1293\">1293</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s%s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">rm</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">GPRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1294\">1294</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1295\">1295</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">twoByteOpVex64</span><span class=\"p\">(</span><span class=\"n\">ty</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"p\">)</span><span class=\"n\">rm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">invalid_xmm</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1296\">1296</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                               </span><span class=\"p\">(</span><span class=\"n\">XMMRegisterID</span><span class=\"p\">)</span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1297\">1297</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1298\">1298</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1299\">1299</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">threeByteRipOpSimd</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">char</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VexOperandType</span><span class=\"w\"> </span><span class=\"n\">ty</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1300\">1300</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                          </span><span class=\"n\">ThreeByteOpcodeID</span><span class=\"w\"> </span><span class=\"n\">opcode</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1301\">1301</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                          </span><span class=\"n\">ThreeByteEscape</span><span class=\"w\"> </span><span class=\"n\">escape</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1302\">1302</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                          </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1303\">1303</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">legacySSEPrefix</span><span class=\"p\">(</span><span class=\"n\">ty</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x86-shared_BaseAssembler-x86-shared.h.html#L5440\">js::jit::X86Encoding::BaseAssembler::X86InstructionFormatter::legacySSEPrefix</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd' because too costly to inline (cost=310, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd"}], ["<a name=\"L1304\">1304</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">threeByteRipOp</span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">escape</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1305\">1305</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"nf\">label</span><span class=\"p\">(</span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">size</span><span class=\"p\">());</span></pre></div>", ""], ["<a name=\"L1306\">1306</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s&quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_o32r</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">legacySSEOpName</span><span class=\"p\">(</span><span class=\"n\">name</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1307\">1307</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">ADDR_o32r</span><span class=\"p\">(</span><span class=\"n\">label</span><span class=\"p\">.</span><span class=\"n\">offset</span><span class=\"p\">()),</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1308\">1308</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">label</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1309\">1309</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1310\">1310</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1311\">1311</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">[[</span><span class=\"n\">nodiscard</span><span class=\"p\">]]</span><span class=\"w\"> </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"n\">threeByteRipOpSimd</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">char</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VexOperandType</span><span class=\"w\"> </span><span class=\"n\">ty</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1312\">1312</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                          </span><span class=\"n\">ThreeByteOpcodeID</span><span class=\"w\"> </span><span class=\"n\">opcode</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1313\">1313</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                          </span><span class=\"n\">ThreeByteEscape</span><span class=\"w\"> </span><span class=\"n\">escape</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1314\">1314</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                          </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1315\">1315</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                          </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1316\">1316</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">MOZ_ASSERT</span><span class=\"p\">(</span><span class=\"n\">src0</span><span class=\"w\"> </span><span class=\"o\">!=</span><span class=\"w\"> </span><span class=\"n\">invalid_xmm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1317\">1317</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">useLegacySSEEncoding</span><span class=\"p\">(</span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1318\">1318</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">legacySSEPrefix</span><span class=\"p\">(</span><span class=\"n\">ty</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x86-shared_BaseAssembler-x86-shared.h.html#L5440\">js::jit::X86Encoding::BaseAssembler::X86InstructionFormatter::legacySSEPrefix</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd' because too costly to inline (cost=310, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd"}], ["<a name=\"L1319\">1319</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">threeByteRipOp</span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">escape</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1320\">1320</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"nf\">label</span><span class=\"p\">(</span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">size</span><span class=\"p\">());</span></pre></div>", ""], ["<a name=\"L1321\">1321</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s&quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_o32r</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">legacySSEOpName</span><span class=\"p\">(</span><span class=\"n\">name</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1322\">1322</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">           </span><span class=\"n\">ADDR_o32r</span><span class=\"p\">(</span><span class=\"n\">label</span><span class=\"p\">.</span><span class=\"n\">offset</span><span class=\"p\">()),</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1323\">1323</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">label</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1324\">1324</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1325\">1325</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1326\">1326</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">threeByteRipOpVex</span><span class=\"p\">(</span><span class=\"n\">ty</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">escape</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x86-shared_BaseAssembler-x86-shared.h.html#L5811\">js::jit::X86Encoding::BaseAssembler::X86InstructionFormatter::threeByteRipOpVex</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd' because too costly to inline (cost=305, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::threeByteRipOpSimd"}], ["<a name=\"L1327\">1327</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">JmpSrc</span><span class=\"w\"> </span><span class=\"nf\">label</span><span class=\"p\">(</span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">size</span><span class=\"p\">());</span></pre></div>", ""], ["<a name=\"L1328\">1328</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s&quot;</span><span class=\"w\"> </span><span class=\"n\">MEM_o32r</span><span class=\"w\"> </span><span class=\"s\">&quot;, %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ADDR_o32r</span><span class=\"p\">(</span><span class=\"n\">label</span><span class=\"p\">.</span><span class=\"n\">offset</span><span class=\"p\">()),</span></pre></div>", ""], ["<a name=\"L1329\">1329</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">src0</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1330\">1330</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"n\">label</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1331\">1331</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1332\">1332</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1333\">1333</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">threeByteOpImmSimdInt64</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">char</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VexOperandType</span><span class=\"w\"> </span><span class=\"n\">ty</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1334\">1334</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                               </span><span class=\"n\">ThreeByteOpcodeID</span><span class=\"w\"> </span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ThreeByteEscape</span><span class=\"w\"> </span><span class=\"n\">escape</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1335\">1335</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                               </span><span class=\"kt\">uint32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1336\">1336</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                               </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1337\">1337</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s$0x%x, %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">legacySSEOpName</span><span class=\"p\">(</span><span class=\"n\">name</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1338\">1338</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">src</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1339\">1339</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">legacySSEPrefix</span><span class=\"p\">(</span><span class=\"n\">ty</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x86-shared_BaseAssembler-x86-shared.h.html#L5440\">js::jit::X86Encoding::BaseAssembler::X86InstructionFormatter::legacySSEPrefix</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::threeByteOpImmSimdInt64' because too costly to inline (cost=310, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::threeByteOpImmSimdInt64"}], ["<a name=\"L1340\">1340</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">threeByteOp64</span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">escape</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"p\">)</span><span class=\"n\">src</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1341\">1341</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8u</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1342\">1342</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1343\">1343</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1344\">1344</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"kt\">void</span><span class=\"w\"> </span><span class=\"n\">threeByteOpImmInt64Simd</span><span class=\"p\">(</span><span class=\"k\">const</span><span class=\"w\"> </span><span class=\"kt\">char</span><span class=\"o\">*</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">VexOperandType</span><span class=\"w\"> </span><span class=\"n\">ty</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1345\">1345</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                               </span><span class=\"n\">ThreeByteOpcodeID</span><span class=\"w\"> </span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">ThreeByteEscape</span><span class=\"w\"> </span><span class=\"n\">escape</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1346\">1346</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                               </span><span class=\"kt\">uint32_t</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">RegisterID</span><span class=\"w\"> </span><span class=\"n\">src1</span><span class=\"p\">,</span></pre></div>", ""], ["<a name=\"L1347\">1347</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                               </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">XMMRegisterID</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1348\">1348</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">useLegacySSEEncoding</span><span class=\"p\">(</span><span class=\"n\">src0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">dst</span><span class=\"p\">))</span><span class=\"w\"> </span><span class=\"p\">{</span></pre></div>", ""], ["<a name=\"L1349\">1349</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s$0x%x, %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">legacySSEOpName</span><span class=\"p\">(</span><span class=\"n\">name</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src1</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1350\">1350</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">           </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1351\">1351</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">legacySSEPrefix</span><span class=\"p\">(</span><span class=\"n\">ty</span><span class=\"p\">);</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x86-shared_BaseAssembler-x86-shared.h.html#L5440\">js::jit::X86Encoding::BaseAssembler::X86InstructionFormatter::legacySSEPrefix</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::threeByteOpImmInt64Simd' because too costly to inline (cost=310, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::threeByteOpImmInt64Simd"}], ["<a name=\"L1352\">1352</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">threeByteOp64</span><span class=\"p\">(</span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">escape</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src1</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"p\">)</span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1353\">1353</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8u</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1354\">1354</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">      </span><span class=\"k\">return</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1355\">1355</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1356\">1356</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1357\">1357</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">MOZ_ASSERT</span><span class=\"p\">(</span><span class=\"n\">src0</span><span class=\"w\"> </span><span class=\"o\">!=</span><span class=\"w\"> </span><span class=\"n\">invalid_xmm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1358\">1358</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">spew</span><span class=\"p\">(</span><span class=\"s\">&quot;%-11s$0x%x, %s, %s, %s&quot;</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">name</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">imm</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GPReg64Name</span><span class=\"p\">(</span><span class=\"n\">src1</span><span class=\"p\">),</span></pre></div>", ""], ["<a name=\"L1359\">1359</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">         </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">src0</span><span class=\"p\">),</span><span class=\"w\"> </span><span class=\"n\">XMMRegName</span><span class=\"p\">(</span><span class=\"n\">dst</span><span class=\"p\">));</span></pre></div>", ""], ["<a name=\"L1360\">1360</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">threeByteOpVex64</span><span class=\"p\">(</span><span class=\"n\">ty</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">opcode</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">escape</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src1</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">src0</span><span class=\"p\">,</span></pre></div>", ""], ["", 0, {"class": "column-entry-yellow", "text": ""}, {"class": "column-entry-yellow", "text": "<span \" class=\"indent-span\">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp^&nbsp;</span>"}, {"class": "column-entry-yellow", "text": ""}], ["", "", {"class": "column-entry-red", "text": "inline"}, {"class": "column-entry-yellow", "text": "<span style=\"margin-left: 2ch;\" class=\"indent-span\">&bull;  '<a href=\"js_src_jit_x86-shared_BaseAssembler-x86-shared.h.html#L5991\">js::jit::X86Encoding::BaseAssembler::X86InstructionFormatter::threeByteOpVex64</a>' not inlined into 'js::jit::X86Encoding::BaseAssemblerX64::threeByteOpImmInt64Simd' because too costly to inline (cost=540, threshold=250)&nbsp;</span>"}, {"class": "column-entry-yellow", "text": "js::jit::X86Encoding::BaseAssemblerX64::threeByteOpImmInt64Simd"}], ["<a name=\"L1361\">1361</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">                                 </span><span class=\"p\">(</span><span class=\"n\">RegisterID</span><span class=\"p\">)</span><span class=\"n\">dst</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1362\">1362</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">    </span><span class=\"n\">m_formatter</span><span class=\"p\">.</span><span class=\"n\">immediate8u</span><span class=\"p\">(</span><span class=\"n\">imm</span><span class=\"p\">);</span></pre></div>", ""], ["<a name=\"L1363\">1363</a>", "", "", "<div class=\"highlight\"><pre><span class=\"w\">  </span><span class=\"p\">}</span></pre></div>", ""], ["<a name=\"L1364\">1364</a>", "", "", "<div class=\"highlight\"><pre><span class=\"p\">};</span></pre></div>", ""], ["<a name=\"L1365\">1365</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1366\">1366</a>", "", "", "<div class=\"highlight\"><pre><span class=\"k\">using</span><span class=\"w\"> </span><span class=\"n\">BaseAssemblerSpecific</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"n\">BaseAssemblerX64</span><span class=\"p\">;</span></pre></div>", ""], ["<a name=\"L1367\">1367</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1368\">1368</a>", "", "", "<div class=\"highlight\"><pre><span class=\"p\">}</span><span class=\"w\">  </span><span class=\"c1\">// namespace X86Encoding</span></pre></div>", ""], ["<a name=\"L1369\">1369</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1370\">1370</a>", "", "", "<div class=\"highlight\"><pre><span class=\"p\">}</span><span class=\"w\">  </span><span class=\"c1\">// namespace jit</span></pre></div>", ""], ["<a name=\"L1371\">1371</a>", "", "", "<div class=\"highlight\"><pre><span class=\"p\">}</span><span class=\"w\">  </span><span class=\"c1\">// namespace js</span></pre></div>", ""], ["<a name=\"L1372\">1372</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1373\">1373</a>", "", "", "<div class=\"highlight\"><pre><span class=\"cp\">#endif </span><span class=\"cm\">/* jit_x64_BaseAssembler_x64_h */</span></pre></div>", ""], ["<a name=\"L1374\">1374</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""], ["<a name=\"L1375\">1375</a>", "", "", "<div class=\"highlight\"><pre></pre></div>", ""]];

function toggleExpandedMessage(e) {
  var FullTextElems = e.parentElement.parentElement.getElementsByClassName("full-info");
  if (!FullTextElems || FullTextElems.length < 1) {
      return false;
  }
  var FullText = FullTextElems[0];
  if (FullText.style.display == 'none') {
    e.innerHTML = '-';
    FullText.style.display = 'block';
  } else {
    e.innerHTML = '+';
    FullText.style.display = 'none';
  }
}

$(document).ready(function() {
    $('#opt_table_code').DataTable( {
        data: dataSet,
        paging: false,
        "ordering": false,
        "asStripeClasses": [],
        columns: [
            { title: "Line" },
            { title: "Hotness" },
            { title: "Optimization" },
            { title: "Source" },
            { title: "Inline Context" }
        ],
        columnDefs: [
            {
                "targets": "_all",
                "createdCell": function (td, data, rowData, row, col) {
                    if (data.constructor == Object && data['class'] !== undefined) {
                        $(td).addClass(data['class']);
                    }
                },
                "render": function(data, type, row) {
                    if (data.constructor == Object && data['text'] !== undefined) {
                        return data['text'];
                    }
                    return data;
                }
            }
        ]
    } );
    if (location.hash.length > 2) {
        var loc = location.hash.split("#")[1];
        var aTag = $("a[name='" + loc + "']");
        if (aTag.length > 0) {
            $('body').scrollTop(parseInt(aTag.offset().top));
        }
    }
} );
</script>
</body>
</html>
