*.pyc

design/DigDrv\.v2/PCB/allegro_free_viewer\.jrl

design/app/fpga/implementation/
design/app/fpga/fpga_tcr\.dir/
design/app/fpga/\.ncd_editor\.ini
design/app/fpga/\.recovery
design/app/fpga/\.setting\.ini
design/app/fpga/fpga_tcl\.html
design/app/fpga/promote\.xml
design/app/fpga/reportview\.xml
design/app/fpga/\.run_manager\.ini

design/app/max10_galvano/db/
design/app/max10_galvano/greybox_tmp/
design/app/max10_galvano/incremental_db/
design/app/max10_galvano/output_files/
