// Seed: 2836164643
module module_0 (
    output tri0 id_0,
    output wor  id_1
);
  wire id_3, id_4;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
endmodule
macromodule module_1 (
    inout uwire id_0,
    input uwire id_1,
    input uwire id_2#(.id_35(1)),
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    output wand id_6,
    output wire id_7,
    input uwire id_8,
    input supply0 id_9,
    output tri id_10,
    input tri id_11,
    output supply1 id_12,
    input wire id_13,
    output wire id_14,
    output wor id_15
    , id_36, id_37,
    input tri1 id_16,
    output wor id_17,
    output supply0 id_18,
    input supply1 id_19,
    output wand id_20,
    input supply1 id_21,
    output supply0 id_22,
    input supply1 id_23,
    input tri id_24,
    input wor id_25,
    output tri1 id_26,
    output tri id_27,
    input wand id_28,
    output supply1 id_29,
    input wand id_30,
    input wire id_31,
    input wand id_32,
    input tri id_33
);
  id_38 :
  assert property (@(posedge 1 or posedge 1) 1'b0)
  else;
  wire id_39;
  module_0(
      id_6, id_0
  );
endmodule
