instr_mem_256x32.v,verilog,xil_defaultlib,../../../../cpu_pipeline_branch_in_ex.srcs/sources_1/ip/instr_mem_256x32/sim/instr_mem_256x32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
