Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jul 11 18:50:13 2021
| Host         : Nick running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.847     -125.402                    130                10167        0.069        0.000                      0                10167        3.000        0.000                       0                  4098  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                       ------------       ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
diff_clock_rtl_0_clk_p                                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.430        0.000                      0                  244        0.099        0.000                      0                  244       15.886        0.000                       0                   249  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       13.436        0.000                      0                   48        0.213        0.000                      0                   48       16.266        0.000                       0                    41  
diff_clock_rtl_0_clk_p                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                  -1.847     -125.402                    130                 9874        0.069        0.000                      0                 9874        4.090        0.000                       0                  3804  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                               8.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                  ----------                                                  --------                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                           design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       15.378        0.000                      0                    1       17.045        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.430ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.375ns (19.065%)  route 1.592ns (80.935%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 22.101 - 16.667 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.319     4.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.439 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.788     6.227    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X75Y76         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y76         FDCE (Prop_fdce_C_Q)         0.269     6.496 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.728     7.224    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_reg_0[5]
    SLICE_X74Y75         LUT6 (Prop_lut6_I0_O)        0.053     7.277 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.577     7.854    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X74Y75         LUT5 (Prop_lut5_I0_O)        0.053     7.907 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.287     8.193    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X74Y75         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.648    20.314    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    20.427 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.674    22.101    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X74Y75         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.772    22.873    
                         clock uncertainty           -0.035    22.838    
    SLICE_X74Y75         FDRE (Setup_fdre_C_CE)      -0.214    22.624    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         22.624    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                 14.430    

Slack (MET) :             14.618ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.072ns  (logic 0.434ns (20.950%)  route 1.638ns (79.050%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 38.775 - 33.333 ) 
    Source Clock Delay      (SCD):    6.225ns = ( 22.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.319    20.985    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    21.105 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.786    22.891    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X74Y75         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y75         FDRE (Prop_fdre_C_Q)         0.315    23.206 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.451    23.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X73Y75         LUT6 (Prop_lut6_I0_O)        0.053    23.710 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.187    24.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X74Y68         LUT4 (Prop_lut4_I3_O)        0.066    24.963 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    24.963    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X74Y68         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.648    36.981    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    37.094 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.681    38.775    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X74Y68         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.764    39.539    
                         clock uncertainty           -0.035    39.503    
    SLICE_X74Y68         FDCE (Setup_fdce_C_D)        0.077    39.580    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         39.580    
                         arrival time                         -24.963    
  -------------------------------------------------------------------
                         slack                                 14.618    

Slack (MET) :             15.000ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.644ns  (logic 0.421ns (25.604%)  route 1.223ns (74.396%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 38.773 - 33.333 ) 
    Source Clock Delay      (SCD):    6.225ns = ( 22.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.319    20.985    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    21.105 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.786    22.891    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X74Y75         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y75         FDRE (Prop_fdre_C_Q)         0.315    23.206 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.451    23.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X73Y75         LUT6 (Prop_lut6_I0_O)        0.053    23.710 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.773    24.482    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X73Y70         LUT3 (Prop_lut3_I2_O)        0.053    24.535 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    24.535    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X73Y70         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.648    36.981    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    37.094 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.679    38.773    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y70         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.764    39.537    
                         clock uncertainty           -0.035    39.501    
    SLICE_X73Y70         FDCE (Setup_fdce_C_D)        0.034    39.535    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         39.535    
                         arrival time                         -24.535    
  -------------------------------------------------------------------
                         slack                                 15.000    

Slack (MET) :             15.002ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.643ns  (logic 0.421ns (25.620%)  route 1.222ns (74.381%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 38.773 - 33.333 ) 
    Source Clock Delay      (SCD):    6.225ns = ( 22.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.319    20.985    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    21.105 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.786    22.891    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X74Y75         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y75         FDRE (Prop_fdre_C_Q)         0.315    23.206 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.451    23.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X73Y75         LUT6 (Prop_lut6_I0_O)        0.053    23.710 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.772    24.481    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X73Y70         LUT2 (Prop_lut2_I0_O)        0.053    24.534 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    24.534    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X73Y70         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.648    36.981    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    37.094 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.679    38.773    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y70         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.764    39.537    
                         clock uncertainty           -0.035    39.501    
    SLICE_X73Y70         FDCE (Setup_fdce_C_D)        0.035    39.536    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         39.536    
                         arrival time                         -24.534    
  -------------------------------------------------------------------
                         slack                                 15.002    

Slack (MET) :             15.014ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.659ns  (logic 0.436ns (26.277%)  route 1.223ns (73.723%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 38.773 - 33.333 ) 
    Source Clock Delay      (SCD):    6.225ns = ( 22.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.319    20.985    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    21.105 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.786    22.891    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X74Y75         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y75         FDRE (Prop_fdre_C_Q)         0.315    23.206 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.451    23.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X73Y75         LUT6 (Prop_lut6_I0_O)        0.053    23.710 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.773    24.482    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X73Y70         LUT4 (Prop_lut4_I3_O)        0.068    24.550 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    24.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X73Y70         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.648    36.981    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    37.094 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.679    38.773    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y70         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.764    39.537    
                         clock uncertainty           -0.035    39.501    
    SLICE_X73Y70         FDCE (Setup_fdce_C_D)        0.063    39.564    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         39.564    
                         arrival time                         -24.550    
  -------------------------------------------------------------------
                         slack                                 15.014    

Slack (MET) :             15.020ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.653ns  (logic 0.431ns (26.070%)  route 1.222ns (73.931%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 38.773 - 33.333 ) 
    Source Clock Delay      (SCD):    6.225ns = ( 22.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.319    20.985    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    21.105 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.786    22.891    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X74Y75         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y75         FDRE (Prop_fdre_C_Q)         0.315    23.206 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.451    23.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X73Y75         LUT6 (Prop_lut6_I0_O)        0.053    23.710 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.772    24.481    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X73Y70         LUT3 (Prop_lut3_I2_O)        0.063    24.544 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    24.544    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X73Y70         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.648    36.981    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    37.094 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.679    38.773    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y70         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.764    39.537    
                         clock uncertainty           -0.035    39.501    
    SLICE_X73Y70         FDCE (Setup_fdce_C_D)        0.063    39.564    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         39.564    
                         arrival time                         -24.544    
  -------------------------------------------------------------------
                         slack                                 15.020    

Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.321ns  (logic 0.368ns (27.853%)  route 0.953ns (72.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 38.820 - 33.333 ) 
    Source Clock Delay      (SCD):    6.225ns = ( 22.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.319    20.985    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    21.105 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.786    22.891    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X74Y75         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y75         FDRE (Prop_fdre_C_Q)         0.315    23.206 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.451    23.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X73Y75         LUT6 (Prop_lut6_I0_O)        0.053    23.710 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.503    24.212    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X69Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.648    36.981    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    37.094 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.726    38.820    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X69Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              0.764    39.584    
                         clock uncertainty           -0.035    39.548    
    SLICE_X69Y75         FDCE (Setup_fdce_C_CE)      -0.244    39.304    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         39.304    
                         arrival time                         -24.212    
  -------------------------------------------------------------------
                         slack                                 15.092    

Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.321ns  (logic 0.368ns (27.853%)  route 0.953ns (72.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 38.820 - 33.333 ) 
    Source Clock Delay      (SCD):    6.225ns = ( 22.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.319    20.985    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    21.105 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.786    22.891    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X74Y75         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y75         FDRE (Prop_fdre_C_Q)         0.315    23.206 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.451    23.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X73Y75         LUT6 (Prop_lut6_I0_O)        0.053    23.710 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.503    24.212    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X69Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.648    36.981    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    37.094 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.726    38.820    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X69Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              0.764    39.584    
                         clock uncertainty           -0.035    39.548    
    SLICE_X69Y75         FDCE (Setup_fdce_C_CE)      -0.244    39.304    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         39.304    
                         arrival time                         -24.212    
  -------------------------------------------------------------------
                         slack                                 15.092    

Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.321ns  (logic 0.368ns (27.853%)  route 0.953ns (72.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 38.820 - 33.333 ) 
    Source Clock Delay      (SCD):    6.225ns = ( 22.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.319    20.985    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    21.105 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.786    22.891    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X74Y75         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y75         FDRE (Prop_fdre_C_Q)         0.315    23.206 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.451    23.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X73Y75         LUT6 (Prop_lut6_I0_O)        0.053    23.710 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.503    24.212    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X69Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.648    36.981    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    37.094 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.726    38.820    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X69Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              0.764    39.584    
                         clock uncertainty           -0.035    39.548    
    SLICE_X69Y75         FDCE (Setup_fdce_C_CE)      -0.244    39.304    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         39.304    
                         arrival time                         -24.212    
  -------------------------------------------------------------------
                         slack                                 15.092    

Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.321ns  (logic 0.368ns (27.853%)  route 0.953ns (72.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 38.820 - 33.333 ) 
    Source Clock Delay      (SCD):    6.225ns = ( 22.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.319    20.985    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    21.105 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.786    22.891    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X74Y75         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y75         FDRE (Prop_fdre_C_Q)         0.315    23.206 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.451    23.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X73Y75         LUT6 (Prop_lut6_I0_O)        0.053    23.710 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.503    24.212    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X69Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.648    36.981    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    37.094 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.726    38.820    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X69Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              0.764    39.584    
                         clock uncertainty           -0.035    39.548    
    SLICE_X69Y75         FDCE (Setup_fdce_C_CE)      -0.244    39.304    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         39.304    
                         arrival time                         -24.212    
  -------------------------------------------------------------------
                         slack                                 15.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.997     1.997    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.654     2.677    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X79Y68         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y68         FDPE (Prop_fdpe_C_Q)         0.100     2.777 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.109     2.885    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X78Y68         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.346     2.346    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.376 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.892     3.268    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X78Y68         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.580     2.688    
    SLICE_X78Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     2.787    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.997     1.997    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.654     2.677    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X79Y68         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y68         FDCE (Prop_fdce_C_Q)         0.100     2.777 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     2.832    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X79Y68         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.346     2.346    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.376 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.892     3.268    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X79Y68         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.591     2.677    
    SLICE_X79Y68         FDPE (Hold_fdpe_C_D)         0.047     2.724    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.132ns (61.315%)  route 0.083ns (38.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.997     1.997    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.651     2.674    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X77Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y78         FDCE (Prop_fdce_C_Q)         0.100     2.774 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/Q
                         net (fo=1, routed)           0.083     2.857    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]
    SLICE_X76Y78         LUT3 (Prop_lut3_I2_O)        0.032     2.889 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[14]_i_1/O
                         net (fo=1, routed)           0.000     2.889    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[14]_i_1_n_0
    SLICE_X76Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.346     2.346    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.376 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.889     3.265    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X76Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
                         clock pessimism             -0.580     2.685    
    SLICE_X76Y78         FDCE (Hold_fdce_C_D)         0.096     2.781    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.534%)  route 0.100ns (52.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.997     1.997    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.654     2.677    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X79Y68         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y68         FDPE (Prop_fdpe_C_Q)         0.091     2.768 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.100     2.868    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X78Y68         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.346     2.346    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.376 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.892     3.268    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X78Y68         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.580     2.688    
    SLICE_X78Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     2.752    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.419%)  route 0.120ns (54.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.997     1.997    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.725     2.748    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDCE (Prop_fdce_C_Q)         0.100     2.848 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.120     2.968    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X54Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.346     2.346    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.376 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.964     3.340    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.561     2.779    
    SLICE_X54Y57         FDCE (Hold_fdce_C_D)         0.059     2.838    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.118ns (65.407%)  route 0.062ns (34.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.341ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.997     1.997    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.724     2.747    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y60         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDCE (Prop_fdce_C_Q)         0.118     2.865 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.062     2.927    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X53Y60         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.346     2.346    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.376 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.965     3.341    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y60         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.583     2.758    
    SLICE_X53Y60         FDCE (Hold_fdce_C_D)         0.033     2.791    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.575%)  route 0.115ns (47.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.997     1.997    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.652     2.675    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X77Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDCE (Prop_fdce_C_Q)         0.100     2.775 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/Q
                         net (fo=5, routed)           0.115     2.890    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]
    SLICE_X78Y79         LUT6 (Prop_lut6_I3_O)        0.028     2.918 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     2.918    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X78Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.346     2.346    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.376 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.890     3.266    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X78Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.579     2.687    
    SLICE_X78Y79         FDCE (Hold_fdce_C_D)         0.087     2.774    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.457%)  route 0.153ns (60.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.997     1.997    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.653     2.676    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X79Y69         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y69         FDPE (Prop_fdpe_C_Q)         0.100     2.776 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.153     2.929    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X78Y68         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.346     2.346    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.376 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.892     3.268    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X78Y68         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.579     2.689    
    SLICE_X78Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.783    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.997     1.997    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.650     2.673    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X79Y72         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDCE (Prop_fdce_C_Q)         0.100     2.773 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/Q
                         net (fo=1, routed)           0.101     2.873    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2_n_0
    SLICE_X78Y72         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.346     2.346    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.376 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.888     3.264    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X78Y72         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                         clock pessimism             -0.580     2.684    
    SLICE_X78Y72         FDCE (Hold_fdce_C_D)         0.042     2.726    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.171ns (72.720%)  route 0.064ns (27.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.997     1.997    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.023 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.650     2.673    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X78Y72         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDCE (Prop_fdce_C_Q)         0.107     2.780 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.064     2.844    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X78Y72         LUT2 (Prop_lut2_I1_O)        0.064     2.908 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1/O
                         net (fo=1, routed)           0.000     2.908    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1_n_0
    SLICE_X78Y72         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.346     2.346    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.376 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.888     3.264    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X78Y72         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                         clock pessimism             -0.591     2.673    
    SLICE_X78Y72         FDCE (Hold_fdce_C_D)         0.087     2.760    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.333      31.733     BUFGCTRL_X0Y1  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X76Y78   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X76Y78   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X75Y73   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X76Y77   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X76Y77   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X77Y77   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X69Y75   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X69Y75   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X69Y75   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         16.666      15.886     SLICE_X70Y73   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         16.666      15.886     SLICE_X70Y73   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         16.666      15.886     SLICE_X70Y73   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         16.666      15.886     SLICE_X70Y73   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         16.667      15.886     SLICE_X78Y68   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         16.667      15.886     SLICE_X78Y68   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         16.667      15.886     SLICE_X78Y68   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         16.667      15.886     SLICE_X74Y70   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         16.667      15.886     SLICE_X74Y70   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         16.667      15.886     SLICE_X74Y70   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         16.666      15.886     SLICE_X74Y71   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         16.666      15.886     SLICE_X74Y71   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         16.666      15.886     SLICE_X74Y71   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         16.666      15.886     SLICE_X74Y71   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         16.666      15.886     SLICE_X70Y73   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         16.666      15.886     SLICE_X70Y73   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         16.666      15.886     SLICE_X70Y73   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         16.666      15.886     SLICE_X70Y73   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         16.666      15.886     SLICE_X78Y68   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         16.666      15.886     SLICE_X78Y68   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.436ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.038ns  (logic 0.431ns (14.188%)  route 2.607ns (85.812%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 34.714 - 33.333 ) 
    Source Clock Delay      (SCD):    1.348ns = ( 18.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.348    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDCE (Prop_fdce_C_Q)         0.197    18.211 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=16, routed)          0.780    18.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X74Y73         LUT3 (Prop_lut3_I2_O)        0.066    19.057 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.813    19.870    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X75Y70         LUT5 (Prop_lut5_I1_O)        0.168    20.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.014    21.052    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X73Y55         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.381    34.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X73Y55         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.112    34.826    
                         clock uncertainty           -0.035    34.790    
    SLICE_X73Y55         FDCE (Setup_fdce_C_CE)      -0.302    34.488    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.488    
                         arrival time                         -21.052    
  -------------------------------------------------------------------
                         slack                                 13.436    

Slack (MET) :             13.640ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.597ns  (logic 0.431ns (16.593%)  route 2.166ns (83.407%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 34.474 - 33.333 ) 
    Source Clock Delay      (SCD):    1.348ns = ( 18.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.348    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDCE (Prop_fdce_C_Q)         0.197    18.211 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=16, routed)          0.780    18.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X74Y73         LUT3 (Prop_lut3_I2_O)        0.066    19.057 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.813    19.870    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X75Y70         LUT5 (Prop_lut5_I1_O)        0.168    20.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.574    20.612    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X74Y67         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.141    34.474    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X74Y67         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.112    34.586    
                         clock uncertainty           -0.035    34.551    
    SLICE_X74Y67         FDCE (Setup_fdce_C_CE)      -0.299    34.252    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.252    
                         arrival time                         -20.612    
  -------------------------------------------------------------------
                         slack                                 13.640    

Slack (MET) :             13.680ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.714ns  (logic 0.431ns (15.879%)  route 2.283ns (84.121%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 34.634 - 33.333 ) 
    Source Clock Delay      (SCD):    1.348ns = ( 18.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.348    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDCE (Prop_fdce_C_Q)         0.197    18.211 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=16, routed)          0.780    18.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X74Y73         LUT3 (Prop_lut3_I2_O)        0.066    19.057 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.813    19.870    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X75Y70         LUT5 (Prop_lut5_I1_O)        0.168    20.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.691    20.729    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X75Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.301    34.634    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X75Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.112    34.746    
                         clock uncertainty           -0.035    34.710    
    SLICE_X75Y57         FDCE (Setup_fdce_C_CE)      -0.302    34.408    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.408    
                         arrival time                         -20.729    
  -------------------------------------------------------------------
                         slack                                 13.680    

Slack (MET) :             13.750ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.831ns  (logic 0.431ns (15.223%)  route 2.400ns (84.777%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 34.821 - 33.333 ) 
    Source Clock Delay      (SCD):    1.348ns = ( 18.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.348    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDCE (Prop_fdce_C_Q)         0.197    18.211 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=16, routed)          0.780    18.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X74Y73         LUT3 (Prop_lut3_I2_O)        0.066    19.057 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.813    19.870    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X75Y70         LUT5 (Prop_lut5_I1_O)        0.168    20.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.808    20.846    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X73Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.488    34.821    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X73Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.112    34.933    
                         clock uncertainty           -0.035    34.897    
    SLICE_X73Y57         FDCE (Setup_fdce_C_CE)      -0.302    34.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.595    
                         arrival time                         -20.846    
  -------------------------------------------------------------------
                         slack                                 13.750    

Slack (MET) :             13.750ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.831ns  (logic 0.431ns (15.223%)  route 2.400ns (84.777%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 34.821 - 33.333 ) 
    Source Clock Delay      (SCD):    1.348ns = ( 18.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.348    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDCE (Prop_fdce_C_Q)         0.197    18.211 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=16, routed)          0.780    18.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X74Y73         LUT3 (Prop_lut3_I2_O)        0.066    19.057 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.813    19.870    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X75Y70         LUT5 (Prop_lut5_I1_O)        0.168    20.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.808    20.846    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X73Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.488    34.821    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X73Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.112    34.933    
                         clock uncertainty           -0.035    34.897    
    SLICE_X73Y57         FDCE (Setup_fdce_C_CE)      -0.302    34.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.595    
                         arrival time                         -20.846    
  -------------------------------------------------------------------
                         slack                                 13.750    

Slack (MET) :             13.750ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.831ns  (logic 0.431ns (15.223%)  route 2.400ns (84.777%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 34.821 - 33.333 ) 
    Source Clock Delay      (SCD):    1.348ns = ( 18.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.348    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDCE (Prop_fdce_C_Q)         0.197    18.211 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=16, routed)          0.780    18.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X74Y73         LUT3 (Prop_lut3_I2_O)        0.066    19.057 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.813    19.870    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X75Y70         LUT5 (Prop_lut5_I1_O)        0.168    20.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.808    20.846    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X73Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.488    34.821    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X73Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.112    34.933    
                         clock uncertainty           -0.035    34.897    
    SLICE_X73Y57         FDCE (Setup_fdce_C_CE)      -0.302    34.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.595    
                         arrival time                         -20.846    
  -------------------------------------------------------------------
                         slack                                 13.750    

Slack (MET) :             13.750ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.831ns  (logic 0.431ns (15.223%)  route 2.400ns (84.777%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 34.821 - 33.333 ) 
    Source Clock Delay      (SCD):    1.348ns = ( 18.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.348    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDCE (Prop_fdce_C_Q)         0.197    18.211 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=16, routed)          0.780    18.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X74Y73         LUT3 (Prop_lut3_I2_O)        0.066    19.057 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.813    19.870    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X75Y70         LUT5 (Prop_lut5_I1_O)        0.168    20.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.808    20.846    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X73Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.488    34.821    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X73Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.112    34.933    
                         clock uncertainty           -0.035    34.897    
    SLICE_X73Y57         FDCE (Setup_fdce_C_CE)      -0.302    34.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.595    
                         arrival time                         -20.846    
  -------------------------------------------------------------------
                         slack                                 13.750    

Slack (MET) :             13.774ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.833ns  (logic 0.431ns (15.216%)  route 2.402ns (84.784%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 34.843 - 33.333 ) 
    Source Clock Delay      (SCD):    1.348ns = ( 18.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.348    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDCE (Prop_fdce_C_Q)         0.197    18.211 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=16, routed)          0.780    18.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X74Y73         LUT3 (Prop_lut3_I2_O)        0.066    19.057 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.813    19.870    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X75Y70         LUT5 (Prop_lut5_I1_O)        0.168    20.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.809    20.847    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X74Y56         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.510    34.843    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X74Y56         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.112    34.955    
                         clock uncertainty           -0.035    34.919    
    SLICE_X74Y56         FDCE (Setup_fdce_C_CE)      -0.299    34.620    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.620    
                         arrival time                         -20.847    
  -------------------------------------------------------------------
                         slack                                 13.774    

Slack (MET) :             13.887ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.780ns  (logic 0.431ns (15.504%)  route 2.349ns (84.496%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 34.904 - 33.333 ) 
    Source Clock Delay      (SCD):    1.348ns = ( 18.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.348    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDCE (Prop_fdce_C_Q)         0.197    18.211 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=16, routed)          0.780    18.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X74Y73         LUT3 (Prop_lut3_I2_O)        0.066    19.057 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.934    19.991    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X76Y70         LUT5 (Prop_lut5_I2_O)        0.168    20.159 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.635    20.794    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X78Y59         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.571    34.904    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X78Y59         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.112    35.016    
                         clock uncertainty           -0.035    34.980    
    SLICE_X78Y59         FDCE (Setup_fdce_C_CE)      -0.299    34.681    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.681    
                         arrival time                         -20.794    
  -------------------------------------------------------------------
                         slack                                 13.887    

Slack (MET) :             13.887ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.780ns  (logic 0.431ns (15.504%)  route 2.349ns (84.496%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 34.904 - 33.333 ) 
    Source Clock Delay      (SCD):    1.348ns = ( 18.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.348    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDCE (Prop_fdce_C_Q)         0.197    18.211 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=16, routed)          0.780    18.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X74Y73         LUT3 (Prop_lut3_I2_O)        0.066    19.057 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.934    19.991    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X76Y70         LUT5 (Prop_lut5_I2_O)        0.168    20.159 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.635    20.794    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X78Y59         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.571    34.904    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X78Y59         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.112    35.016    
                         clock uncertainty           -0.035    34.980    
    SLICE_X78Y59         FDCE (Setup_fdce_C_CE)      -0.299    34.681    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.681    
                         arrival time                         -20.794    
  -------------------------------------------------------------------
                         slack                                 13.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.107ns (43.248%)  route 0.140ns (56.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.369     0.369    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y73         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDCE (Prop_fdce_C_Q)         0.079     0.448 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.140     0.588    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X73Y73         LUT4 (Prop_lut4_I3_O)        0.028     0.616 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     0.616    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X73Y73         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.432     0.432    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y73         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.063     0.369    
    SLICE_X73Y73         FDCE (Hold_fdce_C_D)         0.034     0.403    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.525ns  (logic 0.107ns (20.388%)  route 0.418ns (79.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns = ( 17.467 - 16.667 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 17.167 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.500    17.167    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X79Y76         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDCE (Prop_fdce_C_Q)         0.079    17.246 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.127    17.373    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X77Y76         LUT5 (Prop_lut5_I4_O)        0.028    17.401 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.291    17.692    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.801    17.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.031    17.436    
    SLICE_X73Y75         FDCE (Hold_fdce_C_CE)       -0.016    17.420    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.420    
                         arrival time                          17.692    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.525ns  (logic 0.107ns (20.388%)  route 0.418ns (79.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns = ( 17.467 - 16.667 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 17.167 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.500    17.167    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X79Y76         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDCE (Prop_fdce_C_Q)         0.079    17.246 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.127    17.373    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X77Y76         LUT5 (Prop_lut5_I4_O)        0.028    17.401 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.291    17.692    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.801    17.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.031    17.436    
    SLICE_X73Y75         FDCE (Hold_fdce_C_CE)       -0.016    17.420    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.420    
                         arrival time                          17.692    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.525ns  (logic 0.107ns (20.388%)  route 0.418ns (79.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns = ( 17.467 - 16.667 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 17.167 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.500    17.167    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X79Y76         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDCE (Prop_fdce_C_Q)         0.079    17.246 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.127    17.373    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X77Y76         LUT5 (Prop_lut5_I4_O)        0.028    17.401 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.291    17.692    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.801    17.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.031    17.436    
    SLICE_X73Y75         FDCE (Hold_fdce_C_CE)       -0.016    17.420    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.420    
                         arrival time                          17.692    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.525ns  (logic 0.107ns (20.388%)  route 0.418ns (79.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns = ( 17.467 - 16.667 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 17.167 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.500    17.167    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X79Y76         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDCE (Prop_fdce_C_Q)         0.079    17.246 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.127    17.373    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X77Y76         LUT5 (Prop_lut5_I4_O)        0.028    17.401 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.291    17.692    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.801    17.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y75         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.031    17.436    
    SLICE_X73Y75         FDCE (Hold_fdce_C_CE)       -0.016    17.420    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.420    
                         arrival time                          17.692    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.107ns (27.456%)  route 0.283ns (72.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.845     0.845    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y76         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y76         FDCE (Prop_fdce_C_Q)         0.079     0.924 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.283     1.207    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X73Y76         LUT3 (Prop_lut3_I2_O)        0.028     1.235 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X73Y76         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.990     0.990    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y76         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.145     0.845    
    SLICE_X73Y76         FDCE (Hold_fdce_C_D)         0.034     0.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.456ns  (logic 0.107ns (23.458%)  route 0.349ns (76.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.445ns = ( 17.112 - 16.667 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 17.167 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.500    17.167    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X79Y76         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDCE (Prop_fdce_C_Q)         0.079    17.246 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.127    17.373    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X77Y76         LUT5 (Prop_lut5_I4_O)        0.028    17.401 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.222    17.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X75Y74         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.445    17.112    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X75Y74         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.031    17.081    
    SLICE_X75Y74         FDCE (Hold_fdce_C_CE)       -0.016    17.065    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.065    
                         arrival time                          17.623    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.456ns  (logic 0.107ns (23.458%)  route 0.349ns (76.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.445ns = ( 17.112 - 16.667 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 17.167 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.500    17.167    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X79Y76         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDCE (Prop_fdce_C_Q)         0.079    17.246 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.127    17.373    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X77Y76         LUT5 (Prop_lut5_I4_O)        0.028    17.401 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.222    17.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X75Y74         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.445    17.112    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X75Y74         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.031    17.081    
    SLICE_X75Y74         FDCE (Hold_fdce_C_CE)       -0.016    17.065    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.065    
                         arrival time                          17.623    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.456ns  (logic 0.107ns (23.458%)  route 0.349ns (76.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.445ns = ( 17.112 - 16.667 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 17.167 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.500    17.167    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X79Y76         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDCE (Prop_fdce_C_Q)         0.079    17.246 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.127    17.373    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X77Y76         LUT5 (Prop_lut5_I4_O)        0.028    17.401 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.222    17.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X75Y74         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.445    17.112    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X75Y74         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.031    17.081    
    SLICE_X75Y74         FDCE (Hold_fdce_C_CE)       -0.016    17.065    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.065    
                         arrival time                          17.623    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.456ns  (logic 0.107ns (23.458%)  route 0.349ns (76.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.445ns = ( 17.112 - 16.667 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 17.167 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.500    17.167    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X79Y76         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDCE (Prop_fdce_C_Q)         0.079    17.246 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.127    17.373    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X77Y76         LUT5 (Prop_lut5_I4_O)        0.028    17.401 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.222    17.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X75Y74         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.445    17.112    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X75Y74         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.031    17.081    
    SLICE_X75Y74         FDCE (Hold_fdce_C_CE)       -0.016    17.065    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.065    
                         arrival time                          17.623    
  -------------------------------------------------------------------
                         slack                                  0.558    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X75Y75  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X75Y75  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X75Y75  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X75Y75  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X74Y73  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X74Y73  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X74Y74  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X75Y74  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X75Y74  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X75Y74  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X75Y75  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X75Y75  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X75Y75  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X75Y75  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X75Y75  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X75Y75  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X75Y75  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X75Y75  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X74Y73  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X74Y73  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         16.666      16.266     SLICE_X77Y76  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X77Y76  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X74Y74  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X75Y74  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X75Y74  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X75Y74  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X73Y75  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X73Y75  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X75Y74  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X73Y75  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_rtl_0_clk_p
  To Clock:  diff_clock_rtl_0_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_rtl_0_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { diff_clock_rtl_0_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :          130  Failing Endpoints,  Worst Slack       -1.847ns,  Total Violation     -125.402ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.847ns  (required time - arrival time)
  Source:                 design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.735ns  (logic 5.476ns (46.663%)  route 6.259ns (53.337%))
  Logic Levels:           24  (CARRY4=15 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     1.077     1.077 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.307    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.398 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.002    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.882 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.844    -2.038    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y78         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.308    -1.730 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=6, routed)           0.701    -1.029    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_0[4]
    SLICE_X66Y79         LUT6 (Prop_lut6_I0_O)        0.053    -0.976 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9/O
                         net (fo=8, routed)           0.346    -0.630    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9_n_0
    SLICE_X66Y79         LUT3 (Prop_lut3_I1_O)        0.053    -0.577 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_1/O
                         net (fo=1, routed)           0.254    -0.323    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f3[7]
    SLICE_X64Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    -0.089 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.089    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     0.046 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1/O[0]
                         net (fo=2, routed)           0.548     0.594    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1_n_7
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.153     0.747 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.747    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     1.018 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1/O[1]
                         net (fo=4, routed)           0.543     1.561    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_n_6
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.152     1.713 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.713    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.037 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.037    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.216 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2/CO[0]
                         net (fo=1, routed)           0.634     2.849    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2_n_3
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.157     3.006 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1/O
                         net (fo=1, routed)           0.000     3.006    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     3.277 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2/O[1]
                         net (fo=19, routed)          0.505     3.782    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_n_6
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.388     4.170 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.170    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.383 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2/O[1]
                         net (fo=3, routed)           0.404     4.787    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2_n_6
    SLICE_X58Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.439     5.226 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.226    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.438 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__4/O[1]
                         net (fo=3, routed)           0.456     5.894    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__4_n_6
    SLICE_X60Y81         LUT2 (Prop_lut2_I1_O)        0.155     6.049 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4_i_3/O
                         net (fo=1, routed)           0.000     6.049    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4_i_3_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.359 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.359    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.494 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__5/O[0]
                         net (fo=3, routed)           0.464     6.958    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/C[24]
    SLICE_X61Y82         LUT2 (Prop_lut2_I0_O)        0.153     7.111 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5_i_3/O
                         net (fo=1, routed)           0.000     7.111    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.435 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.435    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.648 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__6/O[1]
                         net (fo=2, routed)           0.550     8.198    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2[29]
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.152     8.350 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     8.350    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.340     8.690 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6/O[2]
                         net (fo=1, routed)           0.337     9.027    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0[30]
    SLICE_X63Y85         LUT3 (Prop_lut3_I0_O)        0.152     9.179 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_2/O
                         net (fo=3, routed)           0.518     9.697    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/D[30]_alias
    SLICE_X63Y86         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.958    10.958 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.107    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     4.359 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     6.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.756 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.739     8.495    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/s00_axi_aclk
    SLICE_X63Y86         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_2_psdsp/C
                         clock pessimism             -0.545     7.950    
                         clock uncertainty           -0.074     7.875    
    SLICE_X63Y86         FDRE (Setup_fdre_C_D)       -0.025     7.850    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_2_psdsp
  -------------------------------------------------------------------
                         required time                          7.850    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 -1.847    

Slack (VIOLATED) :        -1.587ns  (required time - arrival time)
  Source:                 design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.476ns  (logic 5.500ns (47.926%)  route 5.976ns (52.074%))
  Logic Levels:           24  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     1.077     1.077 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.307    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.398 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.002    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.882 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.844    -2.038    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y78         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.308    -1.730 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=6, routed)           0.701    -1.029    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_0[4]
    SLICE_X66Y79         LUT6 (Prop_lut6_I0_O)        0.053    -0.976 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9/O
                         net (fo=8, routed)           0.346    -0.630    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9_n_0
    SLICE_X66Y79         LUT3 (Prop_lut3_I1_O)        0.053    -0.577 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_1/O
                         net (fo=1, routed)           0.254    -0.323    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f3[7]
    SLICE_X64Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    -0.089 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.089    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     0.046 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1/O[0]
                         net (fo=2, routed)           0.548     0.594    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1_n_7
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.153     0.747 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.747    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     1.018 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1/O[1]
                         net (fo=4, routed)           0.543     1.561    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_n_6
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.152     1.713 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.713    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.037 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.037    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.216 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2/CO[0]
                         net (fo=1, routed)           0.634     2.849    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2_n_3
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.157     3.006 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1/O
                         net (fo=1, routed)           0.000     3.006    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     3.277 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2/O[1]
                         net (fo=19, routed)          0.505     3.782    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_n_6
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.388     4.170 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.170    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.383 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2/O[1]
                         net (fo=3, routed)           0.404     4.787    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2_n_6
    SLICE_X58Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.439     5.226 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.226    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.438 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__4/O[1]
                         net (fo=3, routed)           0.456     5.894    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__4_n_6
    SLICE_X60Y81         LUT2 (Prop_lut2_I1_O)        0.155     6.049 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4_i_3/O
                         net (fo=1, routed)           0.000     6.049    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4_i_3_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.359 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.359    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.494 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__5/O[0]
                         net (fo=3, routed)           0.464     6.958    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/C[24]
    SLICE_X61Y82         LUT2 (Prop_lut2_I0_O)        0.153     7.111 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5_i_3/O
                         net (fo=1, routed)           0.000     7.111    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.435 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.435    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.648 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__6/O[1]
                         net (fo=2, routed)           0.550     8.198    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2[29]
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.152     8.350 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     8.350    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.374     8.724 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6/O[3]
                         net (fo=1, routed)           0.296     9.020    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0[31]
    SLICE_X63Y86         LUT2 (Prop_lut2_I0_O)        0.142     9.162 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_1/O
                         net (fo=3, routed)           0.276     9.438    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/D[31]
    SLICE_X61Y86         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.958    10.958 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.107    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     4.359 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     6.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.756 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.740     8.496    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/s00_axi_aclk
    SLICE_X61Y86         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[31]/C
                         clock pessimism             -0.552     7.944    
                         clock uncertainty           -0.074     7.869    
    SLICE_X61Y86         FDRE (Setup_fdre_C_D)       -0.018     7.851    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[31]
  -------------------------------------------------------------------
                         required time                          7.851    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 -1.587    

Slack (VIOLATED) :        -1.582ns  (required time - arrival time)
  Source:                 design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.472ns  (logic 5.500ns (47.942%)  route 5.972ns (52.058%))
  Logic Levels:           24  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     1.077     1.077 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.307    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.398 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.002    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.882 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.844    -2.038    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y78         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.308    -1.730 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=6, routed)           0.701    -1.029    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_0[4]
    SLICE_X66Y79         LUT6 (Prop_lut6_I0_O)        0.053    -0.976 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9/O
                         net (fo=8, routed)           0.346    -0.630    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9_n_0
    SLICE_X66Y79         LUT3 (Prop_lut3_I1_O)        0.053    -0.577 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_1/O
                         net (fo=1, routed)           0.254    -0.323    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f3[7]
    SLICE_X64Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    -0.089 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.089    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     0.046 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1/O[0]
                         net (fo=2, routed)           0.548     0.594    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1_n_7
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.153     0.747 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.747    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     1.018 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1/O[1]
                         net (fo=4, routed)           0.543     1.561    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_n_6
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.152     1.713 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.713    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.037 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.037    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.216 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2/CO[0]
                         net (fo=1, routed)           0.634     2.849    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2_n_3
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.157     3.006 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1/O
                         net (fo=1, routed)           0.000     3.006    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     3.277 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2/O[1]
                         net (fo=19, routed)          0.505     3.782    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_n_6
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.388     4.170 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.170    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.383 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2/O[1]
                         net (fo=3, routed)           0.404     4.787    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2_n_6
    SLICE_X58Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.439     5.226 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.226    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.438 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__4/O[1]
                         net (fo=3, routed)           0.456     5.894    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__4_n_6
    SLICE_X60Y81         LUT2 (Prop_lut2_I1_O)        0.155     6.049 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4_i_3/O
                         net (fo=1, routed)           0.000     6.049    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4_i_3_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.359 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.359    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.494 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__5/O[0]
                         net (fo=3, routed)           0.464     6.958    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/C[24]
    SLICE_X61Y82         LUT2 (Prop_lut2_I0_O)        0.153     7.111 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5_i_3/O
                         net (fo=1, routed)           0.000     7.111    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.435 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.435    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.648 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__6/O[1]
                         net (fo=2, routed)           0.550     8.198    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2[29]
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.152     8.350 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     8.350    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.374     8.724 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6/O[3]
                         net (fo=1, routed)           0.296     9.020    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0[31]
    SLICE_X63Y86         LUT2 (Prop_lut2_I0_O)        0.142     9.162 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_1/O
                         net (fo=3, routed)           0.272     9.434    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/D[31]_alias
    SLICE_X61Y86         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.958    10.958 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.107    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     4.359 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     6.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.756 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.740     8.496    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/s00_axi_aclk
    SLICE_X61Y86         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_1_psdsp/C
                         clock pessimism             -0.552     7.944    
                         clock uncertainty           -0.074     7.869    
    SLICE_X61Y86         FDRE (Setup_fdre_C_D)       -0.017     7.852    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_1_psdsp
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                 -1.582    

Slack (VIOLATED) :        -1.574ns  (required time - arrival time)
  Source:                 design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_2_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.469ns  (logic 5.476ns (47.746%)  route 5.993ns (52.254%))
  Logic Levels:           24  (CARRY4=15 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     1.077     1.077 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.307    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.398 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.002    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.882 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.844    -2.038    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y78         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.308    -1.730 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=6, routed)           0.701    -1.029    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_0[4]
    SLICE_X66Y79         LUT6 (Prop_lut6_I0_O)        0.053    -0.976 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9/O
                         net (fo=8, routed)           0.346    -0.630    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9_n_0
    SLICE_X66Y79         LUT3 (Prop_lut3_I1_O)        0.053    -0.577 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_1/O
                         net (fo=1, routed)           0.254    -0.323    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f3[7]
    SLICE_X64Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    -0.089 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.089    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     0.046 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1/O[0]
                         net (fo=2, routed)           0.548     0.594    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1_n_7
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.153     0.747 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.747    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     1.018 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1/O[1]
                         net (fo=4, routed)           0.543     1.561    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_n_6
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.152     1.713 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.713    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.037 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.037    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.216 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2/CO[0]
                         net (fo=1, routed)           0.634     2.849    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2_n_3
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.157     3.006 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1/O
                         net (fo=1, routed)           0.000     3.006    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     3.277 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2/O[1]
                         net (fo=19, routed)          0.505     3.782    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_n_6
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.388     4.170 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.170    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.383 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2/O[1]
                         net (fo=3, routed)           0.404     4.787    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2_n_6
    SLICE_X58Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.439     5.226 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.226    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.438 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__4/O[1]
                         net (fo=3, routed)           0.456     5.894    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__4_n_6
    SLICE_X60Y81         LUT2 (Prop_lut2_I1_O)        0.155     6.049 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4_i_3/O
                         net (fo=1, routed)           0.000     6.049    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4_i_3_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.359 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.359    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.494 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__5/O[0]
                         net (fo=3, routed)           0.464     6.958    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/C[24]
    SLICE_X61Y82         LUT2 (Prop_lut2_I0_O)        0.153     7.111 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5_i_3/O
                         net (fo=1, routed)           0.000     7.111    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.435 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.435    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.648 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__6/O[1]
                         net (fo=2, routed)           0.550     8.198    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2[29]
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.152     8.350 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     8.350    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.340     8.690 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6/O[2]
                         net (fo=1, routed)           0.337     9.027    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0[30]
    SLICE_X63Y85         LUT3 (Prop_lut3_I0_O)        0.152     9.179 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_2/O
                         net (fo=3, routed)           0.252     9.431    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/D[30]_alias
    SLICE_X65Y84         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_2_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.958    10.958 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.107    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     4.359 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     6.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.756 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.738     8.494    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/s00_axi_aclk
    SLICE_X65Y84         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_2_psdsp_1/C
                         clock pessimism             -0.545     7.949    
                         clock uncertainty           -0.074     7.874    
    SLICE_X65Y84         FDRE (Setup_fdre_C_D)       -0.018     7.856    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_2_psdsp_1
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                 -1.574    

Slack (VIOLATED) :        -1.569ns  (required time - arrival time)
  Source:                 design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.465ns  (logic 5.500ns (47.973%)  route 5.965ns (52.027%))
  Logic Levels:           24  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     1.077     1.077 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.307    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.398 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.002    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.882 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.844    -2.038    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y78         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.308    -1.730 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=6, routed)           0.701    -1.029    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_0[4]
    SLICE_X66Y79         LUT6 (Prop_lut6_I0_O)        0.053    -0.976 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9/O
                         net (fo=8, routed)           0.346    -0.630    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9_n_0
    SLICE_X66Y79         LUT3 (Prop_lut3_I1_O)        0.053    -0.577 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_1/O
                         net (fo=1, routed)           0.254    -0.323    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f3[7]
    SLICE_X64Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    -0.089 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.089    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     0.046 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1/O[0]
                         net (fo=2, routed)           0.548     0.594    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1_n_7
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.153     0.747 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.747    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     1.018 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1/O[1]
                         net (fo=4, routed)           0.543     1.561    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_n_6
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.152     1.713 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.713    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.037 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.037    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.216 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2/CO[0]
                         net (fo=1, routed)           0.634     2.849    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2_n_3
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.157     3.006 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1/O
                         net (fo=1, routed)           0.000     3.006    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     3.277 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2/O[1]
                         net (fo=19, routed)          0.505     3.782    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_n_6
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.388     4.170 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.170    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.383 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2/O[1]
                         net (fo=3, routed)           0.404     4.787    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2_n_6
    SLICE_X58Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.439     5.226 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.226    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.438 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__4/O[1]
                         net (fo=3, routed)           0.456     5.894    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__4_n_6
    SLICE_X60Y81         LUT2 (Prop_lut2_I1_O)        0.155     6.049 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4_i_3/O
                         net (fo=1, routed)           0.000     6.049    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4_i_3_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.359 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.359    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.494 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__5/O[0]
                         net (fo=3, routed)           0.464     6.958    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/C[24]
    SLICE_X61Y82         LUT2 (Prop_lut2_I0_O)        0.153     7.111 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5_i_3/O
                         net (fo=1, routed)           0.000     7.111    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.435 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.435    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.648 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__6/O[1]
                         net (fo=2, routed)           0.550     8.198    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2[29]
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.152     8.350 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     8.350    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6_i_3_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.374     8.724 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6/O[3]
                         net (fo=1, routed)           0.296     9.020    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0[31]
    SLICE_X63Y86         LUT2 (Prop_lut2_I0_O)        0.142     9.162 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_1/O
                         net (fo=3, routed)           0.264     9.427    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/D[31]_alias
    SLICE_X63Y85         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.958    10.958 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.107    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     4.359 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     6.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.756 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.739     8.495    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/s00_axi_aclk
    SLICE_X63Y85         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_1_psdsp_1/C
                         clock pessimism             -0.545     7.950    
                         clock uncertainty           -0.074     7.875    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)       -0.018     7.857    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                          7.857    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                 -1.569    

Slack (VIOLATED) :        -1.539ns  (required time - arrival time)
  Source:                 design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.435ns  (logic 5.534ns (48.396%)  route 5.901ns (51.604%))
  Logic Levels:           26  (CARRY4=16 LUT1=1 LUT2=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     1.077     1.077 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.307    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.398 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.002    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.882 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.844    -2.038    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y78         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.308    -1.730 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=6, routed)           0.701    -1.029    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_0[4]
    SLICE_X66Y79         LUT6 (Prop_lut6_I0_O)        0.053    -0.976 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9/O
                         net (fo=8, routed)           0.346    -0.630    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9_n_0
    SLICE_X66Y79         LUT3 (Prop_lut3_I1_O)        0.053    -0.577 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_1/O
                         net (fo=1, routed)           0.254    -0.323    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f3[7]
    SLICE_X64Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    -0.089 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.089    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     0.046 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1/O[0]
                         net (fo=2, routed)           0.548     0.594    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1_n_7
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.153     0.747 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.747    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     1.018 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1/O[1]
                         net (fo=4, routed)           0.543     1.561    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_n_6
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.152     1.713 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.713    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.037 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.037    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.216 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2/CO[0]
                         net (fo=1, routed)           0.634     2.849    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2_n_3
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.157     3.006 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1/O
                         net (fo=1, routed)           0.000     3.006    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     3.277 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2/O[1]
                         net (fo=19, routed)          0.505     3.782    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_n_6
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.388     4.170 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.170    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.383 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2/O[1]
                         net (fo=3, routed)           0.375     4.758    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2_n_6
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.152     4.910 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.910    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2_i_1_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     5.126 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.126    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.338 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3/O[1]
                         net (fo=3, routed)           0.456     5.794    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3_n_6
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.155     5.949 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3_i_3/O
                         net (fo=1, routed)           0.000     5.949    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3_i_3_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.259 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.259    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     6.440 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4/O[3]
                         net (fo=3, routed)           0.460     6.900    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/C[23]
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.142     7.042 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__4_i_1/O
                         net (fo=1, routed)           0.000     7.042    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__4_i_1_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.275 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.275    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__4_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.488 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5/O[1]
                         net (fo=2, routed)           0.475     7.962    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2[25]
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.152     8.114 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__5_i_3/O
                         net (fo=1, routed)           0.000     8.114    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__5_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.424 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.424    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__5_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     8.636 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6/O[1]
                         net (fo=1, routed)           0.329     8.965    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0[29]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.155     9.120 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_3/O
                         net (fo=3, routed)           0.276     9.397    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/D[29]
    SLICE_X63Y85         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.958    10.958 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.107    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     4.359 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     6.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.756 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.739     8.495    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/s00_axi_aclk
    SLICE_X63Y85         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[29]/C
                         clock pessimism             -0.545     7.950    
                         clock uncertainty           -0.074     7.875    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)       -0.018     7.857    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[29]
  -------------------------------------------------------------------
                         required time                          7.857    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                 -1.539    

Slack (VIOLATED) :        -1.539ns  (required time - arrival time)
  Source:                 design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.422ns  (logic 5.534ns (48.450%)  route 5.888ns (51.550%))
  Logic Levels:           26  (CARRY4=16 LUT1=1 LUT2=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     1.077     1.077 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.307    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.398 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.002    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.882 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.844    -2.038    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y78         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.308    -1.730 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=6, routed)           0.701    -1.029    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_0[4]
    SLICE_X66Y79         LUT6 (Prop_lut6_I0_O)        0.053    -0.976 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9/O
                         net (fo=8, routed)           0.346    -0.630    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9_n_0
    SLICE_X66Y79         LUT3 (Prop_lut3_I1_O)        0.053    -0.577 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_1/O
                         net (fo=1, routed)           0.254    -0.323    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f3[7]
    SLICE_X64Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    -0.089 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.089    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     0.046 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1/O[0]
                         net (fo=2, routed)           0.548     0.594    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1_n_7
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.153     0.747 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.747    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     1.018 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1/O[1]
                         net (fo=4, routed)           0.543     1.561    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_n_6
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.152     1.713 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.713    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.037 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.037    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.216 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2/CO[0]
                         net (fo=1, routed)           0.634     2.849    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2_n_3
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.157     3.006 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1/O
                         net (fo=1, routed)           0.000     3.006    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     3.277 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2/O[1]
                         net (fo=19, routed)          0.505     3.782    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_n_6
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.388     4.170 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.170    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.383 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2/O[1]
                         net (fo=3, routed)           0.375     4.758    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2_n_6
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.152     4.910 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.910    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2_i_1_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     5.126 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.126    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.338 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3/O[1]
                         net (fo=3, routed)           0.456     5.794    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3_n_6
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.155     5.949 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3_i_3/O
                         net (fo=1, routed)           0.000     5.949    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3_i_3_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.259 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.259    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     6.440 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4/O[3]
                         net (fo=3, routed)           0.460     6.900    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/C[23]
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.142     7.042 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__4_i_1/O
                         net (fo=1, routed)           0.000     7.042    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__4_i_1_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.275 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.275    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__4_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.488 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5/O[1]
                         net (fo=2, routed)           0.475     7.962    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2[25]
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.152     8.114 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__5_i_3/O
                         net (fo=1, routed)           0.000     8.114    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__5_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.424 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.424    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__5_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     8.636 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6/O[1]
                         net (fo=1, routed)           0.329     8.965    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0[29]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.155     9.120 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_3/O
                         net (fo=3, routed)           0.263     9.384    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/D[29]_alias
    SLICE_X65Y85         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.958    10.958 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.107    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     4.359 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     6.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.756 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.739     8.495    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/s00_axi_aclk
    SLICE_X65Y85         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_3_psdsp/C
                         clock pessimism             -0.545     7.950    
                         clock uncertainty           -0.074     7.875    
    SLICE_X65Y85         FDRE (Setup_fdre_C_D)       -0.030     7.845    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_3_psdsp
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                 -1.539    

Slack (VIOLATED) :        -1.526ns  (required time - arrival time)
  Source:                 design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.419ns  (logic 5.534ns (48.463%)  route 5.885ns (51.537%))
  Logic Levels:           26  (CARRY4=16 LUT1=1 LUT2=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     1.077     1.077 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.307    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.398 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.002    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.882 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.844    -2.038    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y78         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.308    -1.730 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=6, routed)           0.701    -1.029    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_0[4]
    SLICE_X66Y79         LUT6 (Prop_lut6_I0_O)        0.053    -0.976 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9/O
                         net (fo=8, routed)           0.346    -0.630    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9_n_0
    SLICE_X66Y79         LUT3 (Prop_lut3_I1_O)        0.053    -0.577 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_1/O
                         net (fo=1, routed)           0.254    -0.323    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f3[7]
    SLICE_X64Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    -0.089 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.089    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     0.046 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1/O[0]
                         net (fo=2, routed)           0.548     0.594    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1_n_7
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.153     0.747 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.747    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     1.018 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1/O[1]
                         net (fo=4, routed)           0.543     1.561    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_n_6
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.152     1.713 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.713    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.037 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.037    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.216 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2/CO[0]
                         net (fo=1, routed)           0.634     2.849    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2_n_3
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.157     3.006 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1/O
                         net (fo=1, routed)           0.000     3.006    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     3.277 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2/O[1]
                         net (fo=19, routed)          0.505     3.782    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_n_6
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.388     4.170 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.170    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.383 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2/O[1]
                         net (fo=3, routed)           0.375     4.758    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2_n_6
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.152     4.910 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.910    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2_i_1_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     5.126 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.126    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.338 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3/O[1]
                         net (fo=3, routed)           0.456     5.794    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3_n_6
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.155     5.949 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3_i_3/O
                         net (fo=1, routed)           0.000     5.949    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3_i_3_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.259 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.259    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     6.440 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__4/O[3]
                         net (fo=3, routed)           0.460     6.900    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/C[23]
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.142     7.042 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__4_i_1/O
                         net (fo=1, routed)           0.000     7.042    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__4_i_1_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.275 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.275    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__4_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.488 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__5/O[1]
                         net (fo=2, routed)           0.475     7.962    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2[25]
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.152     8.114 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__5_i_3/O
                         net (fo=1, routed)           0.000     8.114    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__5_i_3_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.424 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.424    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__5_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     8.636 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__6/O[1]
                         net (fo=1, routed)           0.329     8.965    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0[29]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.155     9.120 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_3/O
                         net (fo=3, routed)           0.260     9.381    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/D[29]_alias
    SLICE_X63Y86         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.958    10.958 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.107    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     4.359 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     6.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.756 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.739     8.495    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/s00_axi_aclk
    SLICE_X63Y86         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_3_psdsp_1/C
                         clock pessimism             -0.545     7.950    
                         clock uncertainty           -0.074     7.875    
    SLICE_X63Y86         FDRE (Setup_fdre_C_D)       -0.020     7.855    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                          7.855    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                 -1.526    

Slack (VIOLATED) :        -1.436ns  (required time - arrival time)
  Source:                 design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.343ns  (logic 5.232ns (46.126%)  route 6.111ns (53.874%))
  Logic Levels:           24  (CARRY4=14 LUT1=1 LUT2=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     1.077     1.077 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.307    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.398 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.002    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.882 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.844    -2.038    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y78         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.308    -1.730 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=6, routed)           0.701    -1.029    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_0[4]
    SLICE_X66Y79         LUT6 (Prop_lut6_I0_O)        0.053    -0.976 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9/O
                         net (fo=8, routed)           0.346    -0.630    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9_n_0
    SLICE_X66Y79         LUT3 (Prop_lut3_I1_O)        0.053    -0.577 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_1/O
                         net (fo=1, routed)           0.254    -0.323    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f3[7]
    SLICE_X64Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    -0.089 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.089    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     0.046 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1/O[0]
                         net (fo=2, routed)           0.548     0.594    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1_n_7
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.153     0.747 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.747    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     1.018 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1/O[1]
                         net (fo=4, routed)           0.543     1.561    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_n_6
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.152     1.713 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.713    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.037 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.037    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.216 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2/CO[0]
                         net (fo=1, routed)           0.634     2.849    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2_n_3
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.157     3.006 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1/O
                         net (fo=1, routed)           0.000     3.006    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     3.277 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2/O[1]
                         net (fo=19, routed)          0.505     3.782    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_n_6
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.388     4.170 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.170    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.383 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2/O[1]
                         net (fo=3, routed)           0.375     4.758    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2_n_6
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.152     4.910 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.910    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2_i_1_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     5.126 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.126    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.338 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3/O[1]
                         net (fo=3, routed)           0.456     5.794    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3_n_6
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.155     5.949 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3_i_3/O
                         net (fo=1, routed)           0.000     5.949    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3_i_3_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.374     6.323 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3/O[3]
                         net (fo=3, routed)           0.460     6.783    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/C[19]
    SLICE_X61Y80         LUT2 (Prop_lut2_I1_O)        0.142     6.925 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__3_i_1/O
                         net (fo=1, routed)           0.000     6.925    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__3_i_1_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.158 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.158    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__3_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.371 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__4/O[1]
                         net (fo=2, routed)           0.494     7.864    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2[21]
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.152     8.016 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__4_i_3/O
                         net (fo=1, routed)           0.000     8.016    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__4_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.340     8.356 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__4/O[2]
                         net (fo=1, routed)           0.539     8.895    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0[22]
    SLICE_X66Y81         LUT3 (Prop_lut3_I0_O)        0.152     9.047 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_10/O
                         net (fo=3, routed)           0.257     9.305    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/D[22]
    SLICE_X66Y82         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.958    10.958 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.107    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     4.359 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     6.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.756 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.737     8.493    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/s00_axi_aclk
    SLICE_X66Y82         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[22]/C
                         clock pessimism             -0.552     7.941    
                         clock uncertainty           -0.074     7.866    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.002     7.868    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[22]
  -------------------------------------------------------------------
                         required time                          7.868    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                 -1.436    

Slack (VIOLATED) :        -1.423ns  (required time - arrival time)
  Source:                 design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_9_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.307ns  (logic 5.256ns (46.483%)  route 6.051ns (53.517%))
  Logic Levels:           24  (CARRY4=14 LUT1=1 LUT2=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     1.077     1.077 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.307    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.398 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.002    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.882 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.844    -2.038    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y78         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.308    -1.730 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=6, routed)           0.701    -1.029    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_0[4]
    SLICE_X66Y79         LUT6 (Prop_lut6_I0_O)        0.053    -0.976 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9/O
                         net (fo=8, routed)           0.346    -0.630    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_9_n_0
    SLICE_X66Y79         LUT3 (Prop_lut3_I1_O)        0.053    -0.577 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_i_1/O
                         net (fo=1, routed)           0.254    -0.323    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f3[7]
    SLICE_X64Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    -0.089 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.089    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__0_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     0.046 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1/O[0]
                         net (fo=2, routed)           0.548     0.594    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2_carry__1_n_7
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.153     0.747 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.747    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_i_4_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     1.018 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1/O[1]
                         net (fo=4, routed)           0.543     1.561    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__29_carry__1_n_6
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.152     1.713 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.713    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_i_4_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.037 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.037    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__62_carry__1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.216 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2/CO[0]
                         net (fo=1, routed)           0.634     2.849    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_2_n_3
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.157     3.006 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1/O
                         net (fo=1, routed)           0.000     3.006    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     3.277 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2/O[1]
                         net (fo=19, routed)          0.505     3.782    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__98_carry__2_n_6
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.388     4.170 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.170    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.383 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2/O[1]
                         net (fo=3, routed)           0.375     4.758    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__137_carry__2_n_6
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.152     4.910 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.910    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2_i_1_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     5.126 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.126    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__2_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.338 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3/O[1]
                         net (fo=3, routed)           0.456     5.794    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__204_carry__3_n_6
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.155     5.949 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3_i_3/O
                         net (fo=1, routed)           0.000     5.949    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3_i_3_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.374     6.323 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__298_carry__3/O[3]
                         net (fo=3, routed)           0.460     6.783    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/C[19]
    SLICE_X61Y80         LUT2 (Prop_lut2_I1_O)        0.142     6.925 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__3_i_1/O
                         net (fo=1, routed)           0.000     6.925    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__3_i_1_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.158 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.158    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__3_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.371 f  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2__392_carry__4/O[1]
                         net (fo=2, routed)           0.494     7.864    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f2[21]
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.152     8.016 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__4_i_3/O
                         net (fo=1, routed)           0.000     8.016    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__4_i_3_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.374     8.390 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0_carry__4/O[3]
                         net (fo=1, routed)           0.470     8.861    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f0[23]
    SLICE_X64Y81         LUT3 (Prop_lut3_I0_O)        0.142     9.003 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_9/O
                         net (fo=3, routed)           0.266     9.269    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/D[23]_alias
    SLICE_X67Y81         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_9_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AL31                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.958    10.958 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.107    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     4.359 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     6.643    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.756 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.735     8.491    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/s00_axi_aclk
    SLICE_X67Y81         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_9_psdsp_1/C
                         clock pessimism             -0.552     7.939    
                         clock uncertainty           -0.074     7.864    
    SLICE_X67Y81         FDRE (Setup_fdre_C_D)       -0.018     7.846    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_9_psdsp_1
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                 -1.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/f1/f_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/reg1/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.565%)  route 0.153ns (60.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.110 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.166    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.140 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.693    -0.447    design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/f1/s00_axi_aclk
    SLICE_X59Y99         FDRE                                         r  design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/f1/f_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.347 r  design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/f1/f_reg[28]/Q
                         net (fo=1, routed)           0.153    -0.194    design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/reg1/D[28]
    SLICE_X58Y102        FDRE                                         r  design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/reg1/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.068    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.431 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.421    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.391 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.863    -0.528    design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/reg1/s00_axi_aclk
    SLICE_X58Y102        FDRE                                         r  design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/reg1/q_reg[28]/C
                         clock pessimism              0.223    -0.305    
    SLICE_X58Y102        FDRE (Hold_fdre_C_D)         0.042    -0.263    design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/reg1/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.854%)  route 0.109ns (52.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.110 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.166    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.140 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.658    -0.482    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X73Y87         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.100    -0.382 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=1, routed)           0.109    -0.273    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_0
    SLICE_X74Y88         SRL16E                                       r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.068    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.431 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.421    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.391 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.900    -0.491    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X74Y88         SRL16E                                       r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
                         clock pessimism              0.043    -0.448    
    SLICE_X74Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098    -0.350    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.107ns (47.043%)  route 0.120ns (52.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.110 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.166    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.140 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.685    -0.455    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X60Y68         FDSE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDSE (Prop_fdse_C_Q)         0.107    -0.348 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.227    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S117_in
    SLICE_X62Y67         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.068    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.431 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.421    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.391 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.924    -0.467    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X62Y67         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism              0.043    -0.424    
    SLICE_X62Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.306    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/f2/mm0_i_18_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier2/mm0__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.246%)  route 0.148ns (59.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.110 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.166    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.140 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.729    -0.411    design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/f2/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/f2/mm0_i_18_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.100    -0.311 r  design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/f2/mm0_i_18_psdsp_1/Q
                         net (fo=1, routed)           0.148    -0.162    design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier2/mm0_i_18_psdsp_n_1_alias
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier2/mm0__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.068    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.431 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.421    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.391 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.031    -0.360    design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier2/s00_axi_aclk
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier2/mm0__0/CLK
                         clock pessimism              0.043    -0.316    
    DSP48_X3Y37          DSP48E1 (Hold_dsp48e1_CLK_B[14])
                                                      0.070    -0.246    design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier2/mm0__0
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/f1/mm0_i_11__0_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.733%)  route 0.152ns (60.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.110 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.166    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.140 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.692    -0.448    design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/f1/s00_axi_aclk
    SLICE_X59Y96         FDRE                                         r  design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/f1/mm0_i_11__0_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.348 r  design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/f1/mm0_i_11__0_psdsp_1/Q
                         net (fo=1, routed)           0.152    -0.196    design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier1/mm0_i_11__0_psdsp_n_1_alias
    DSP48_X4Y38          DSP48E1                                      r  design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.068    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.431 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.421    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.391 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.997    -0.394    design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier1/s00_axi_aclk
    DSP48_X4Y38          DSP48E1                                      r  design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg/CLK
                         clock pessimism              0.043    -0.350    
    DSP48_X4Y38          DSP48E1 (Hold_dsp48e1_CLK_B[4])
                                                      0.070    -0.280    design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/f2/mm0_i_16_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier2/mm0__0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.092%)  route 0.149ns (59.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.110 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.166    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.140 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.729    -0.411    design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/f2/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/f2/mm0_i_16_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.100    -0.311 r  design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/f2/mm0_i_16_psdsp_1/Q
                         net (fo=1, routed)           0.149    -0.161    design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier2/mm0_i_16_psdsp_n_1_alias
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier2/mm0__0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.068    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.431 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.421    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.391 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.031    -0.360    design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier2/s00_axi_aclk
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier2/mm0__0/CLK
                         clock pessimism              0.043    -0.316    
    DSP48_X3Y37          DSP48E1 (Hold_dsp48e1_CLK_B[16])
                                                      0.070    -0.246    design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier2/mm0__0
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_13_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.276%)  route 0.155ns (60.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.401ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.110 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.166    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.140 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.684    -0.456    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/s00_axi_aclk
    SLICE_X57Y80         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_13_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.100    -0.356 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_13_psdsp_1/Q
                         net (fo=1, routed)           0.155    -0.201    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/multiplier1/mm0_i_13_psdsp_n_1_alias
    DSP48_X4Y33          DSP48E1                                      r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.068    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.431 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.421    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.391 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.990    -0.401    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/multiplier1/s00_axi_aclk
    DSP48_X4Y33          DSP48E1                                      r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg/CLK
                         clock pessimism              0.043    -0.357    
    DSP48_X4Y33          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.070    -0.287    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/edgeDetection_0/U0/edgeDetection_v1_0_S00_AXI_inst/filter/add/xy_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection_0/U0/edgeDetection_v1_0_S00_AXI_inst/filter/reg5/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (63.987%)  route 0.056ns (36.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    -0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.110 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.166    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.140 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.782    -0.358    design_1_i/edgeDetection_0/U0/edgeDetection_v1_0_S00_AXI_inst/filter/add/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/edgeDetection_0/U0/edgeDetection_v1_0_S00_AXI_inst/filter/add/xy_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.100    -0.258 r  design_1_i/edgeDetection_0/U0/edgeDetection_v1_0_S00_AXI_inst/filter/add/xy_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.202    design_1_i/edgeDetection_0/U0/edgeDetection_v1_0_S00_AXI_inst/filter/reg5/D[18]
    SLICE_X28Y93         FDRE                                         r  design_1_i/edgeDetection_0/U0/edgeDetection_v1_0_S00_AXI_inst/filter/reg5/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.068    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.431 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.421    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.391 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        1.025    -0.366    design_1_i/edgeDetection_0/U0/edgeDetection_v1_0_S00_AXI_inst/filter/reg5/s00_axi_aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/edgeDetection_0/U0/edgeDetection_v1_0_S00_AXI_inst/filter/reg5/q_reg[18]/C
                         clock pessimism              0.019    -0.347    
    SLICE_X28Y93         FDRE (Hold_fdre_C_D)         0.059    -0.288    design_1_i/edgeDetection_0/U0/edgeDetection_v1_0_S00_AXI_inst/filter/reg5/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.463ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.110 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.166    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.140 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.687    -0.453    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X69Y88         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDRE (Prop_fdre_C_Q)         0.100    -0.353 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[8]/Q
                         net (fo=1, routed)           0.099    -0.254    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_0
    SLICE_X70Y88         SRL16E                                       r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.068    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.431 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.421    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.391 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.928    -0.463    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X70Y88         SRL16E                                       r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]_srl1/CLK
                         clock pessimism              0.024    -0.439    
    SLICE_X70Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098    -0.341    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]_srl1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.936    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.110 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.166    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.140 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.686    -0.454    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X69Y87         FDRE                                         r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.100    -0.354 r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=1, routed)           0.099    -0.255    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_0
    SLICE_X70Y87         SRL16E                                       r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.068    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.431 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.421    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.391 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3803, routed)        0.926    -0.465    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X70Y87         SRL16E                                       r  design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl2/CLK
                         clock pessimism              0.024    -0.441    
    SLICE_X70Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098    -0.343    design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/square/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl2
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.292         10.000      6.708      DSP48_X4Y38      design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.292         10.000      6.708      DSP48_X1Y32      design_1_i/edgeDetection3_0/U0/edgeDetection3_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.292         10.000      6.708      DSP48_X4Y33      design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.292         10.000      6.708      DSP48_X1Y38      design_1_i/edgeDetection_0/U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier1/mm_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.292         10.000      6.708      DSP48_X3Y38      design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.292         10.000      6.708      DSP48_X1Y36      design_1_i/edgeDetection_0/U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.292         10.000      6.708      DSP48_X3Y40      design_1_i/edgeDetection2_0/U0/edgeDetection2_v1_0_S00_AXI_inst/filter/multiplier2/mm0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.292         10.000      6.708      DSP48_X0Y32      design_1_i/edgeDetection3_0/U0/edgeDetection3_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.292         10.000      6.708      DSP48_X5Y36      design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/multiplier2/mm_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.292         10.000      6.708      DSP48_X1Y34      design_1_i/edgeDetection_0/U0/edgeDetection_v1_0_S00_AXI_inst/filter/multiplier2/mm0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X62Y56     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X62Y56     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X62Y56     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X62Y56     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X62Y56     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X62Y56     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X62Y56     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X62Y56     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X64Y56     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X64Y56     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X66Y67     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X66Y67     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X66Y67     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X66Y67     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X66Y67     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X66Y67     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X66Y67     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X66Y67     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X62Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X62Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         10.000      8.400      BUFGCTRL_X0Y2    design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       15.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.378ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.119ns  (logic 0.262ns (23.412%)  route 0.857ns (76.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.880ns = ( 34.213 - 33.333 ) 
    Source Clock Delay      (SCD):    0.793ns = ( 17.460 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.793    17.460    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X74Y74         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.209    17.669 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.450    18.118    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X73Y74         LUT2 (Prop_lut2_I0_O)        0.053    18.171 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.407    18.579    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X73Y74         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.880    34.213    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y74         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.093    34.306    
                         clock uncertainty           -0.035    34.270    
    SLICE_X73Y74         FDCE (Recov_fdce_C_CLR)     -0.313    33.957    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         33.957    
                         arrival time                         -18.579    
  -------------------------------------------------------------------
                         slack                                 15.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.045ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.462ns  (logic 0.111ns (24.021%)  route 0.351ns (75.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    0.379ns = ( 17.046 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.379    17.046    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X74Y74         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.083    17.129 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.202    17.330    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X73Y74         LUT2 (Prop_lut2_I0_O)        0.028    17.358 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.149    17.508    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X73Y74         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.578     0.578    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X73Y74         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.055     0.523    
                         clock uncertainty            0.035     0.558    
    SLICE_X73Y74         FDCE (Remov_fdce_C_CLR)     -0.095     0.463    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -0.463    
                         arrival time                          17.508    
  -------------------------------------------------------------------
                         slack                                 17.045    





