Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Sun Nov  5 15:24:01 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file I2C_EXTERNAL_ACCESS_timing_summary_routed.rpt -pb I2C_EXTERNAL_ACCESS_timing_summary_routed.pb -rpx I2C_EXTERNAL_ACCESS_timing_summary_routed.rpx -warn_on_violation
| Design       : I2CDEMO
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1515)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3043)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1515)
---------------------------
 There are 1515 register/latch pins with no clock driven by root clock pin: MCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3043)
---------------------------------------------------
 There are 3043 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3049          inf        0.000                      0                 3049           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3049 Endpoints
Min Delay          3049 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUFFER_8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUFFER_32_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.534ns  (logic 0.974ns (8.444%)  route 10.560ns (91.556%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE                         0.000     0.000 r  BUFFER_8_reg[1]/C
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  BUFFER_8_reg[1]/Q
                         net (fo=452, routed)         6.664     7.120    I_I2CITF/ram_reg[24][7]_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.244 r  I_I2CITF/BUFFER_32[28]_i_8/O
                         net (fo=1, routed)           0.987     8.231    I_I2CITF/BUFFER_32[28]_i_8_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.355 f  I_I2CITF/BUFFER_32[28]_i_3/O
                         net (fo=1, routed)           1.099     9.454    I_I2CITF/BUFFER_32[28]_i_3_n_0
    SLICE_X56Y18         LUT5 (Prop_lut5_I0_O)        0.124     9.578 r  I_I2CITF/BUFFER_32[28]_i_2/O
                         net (fo=2, routed)           1.170    10.749    I_I2CITF/BUFFER_8_reg[4]_2
    SLICE_X52Y24         LUT4 (Prop_lut4_I0_O)        0.146    10.895 r  I_I2CITF/BUFFER_32[28]_i_1/O
                         net (fo=1, routed)           0.640    11.534    p_1_in[28]
    SLICE_X54Y24         FDRE                                         r  BUFFER_32_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUFFER_8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_IN_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.116ns  (logic 0.952ns (8.564%)  route 10.164ns (91.436%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE                         0.000     0.000 r  BUFFER_8_reg[1]/C
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  BUFFER_8_reg[1]/Q
                         net (fo=452, routed)         6.664     7.120    I_I2CITF/ram_reg[24][7]_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.244 r  I_I2CITF/BUFFER_32[28]_i_8/O
                         net (fo=1, routed)           0.987     8.231    I_I2CITF/BUFFER_32[28]_i_8_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.355 f  I_I2CITF/BUFFER_32[28]_i_3/O
                         net (fo=1, routed)           1.099     9.454    I_I2CITF/BUFFER_32[28]_i_3_n_0
    SLICE_X56Y18         LUT5 (Prop_lut5_I0_O)        0.124     9.578 r  I_I2CITF/BUFFER_32[28]_i_2/O
                         net (fo=2, routed)           1.414    10.992    I_I2CITF_n_35
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.116 r  DATA_IN[4]_i_1/O
                         net (fo=1, routed)           0.000    11.116    DATA_IN0_in[4]
    SLICE_X52Y27         FDRE                                         r  DATA_IN_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUFFER_8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUFFER_32_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.979ns  (logic 0.978ns (8.908%)  route 10.001ns (91.092%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE                         0.000     0.000 r  BUFFER_8_reg[1]/C
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  BUFFER_8_reg[1]/Q
                         net (fo=452, routed)         6.662     7.118    I_I2CITF/ram_reg[24][7]_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.242 r  I_I2CITF/BUFFER_32[25]_i_15/O
                         net (fo=1, routed)           1.083     8.325    I_I2CITF/BUFFER_32[25]_i_15_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.449 f  I_I2CITF/BUFFER_32[25]_i_5/O
                         net (fo=1, routed)           0.461     8.910    I_I2CITF/BUFFER_32[25]_i_5_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     9.034 r  I_I2CITF/BUFFER_32[25]_i_2/O
                         net (fo=2, routed)           1.144    10.178    I_I2CITF/BUFFER_8_reg[4]_5
    SLICE_X55Y24         LUT4 (Prop_lut4_I0_O)        0.150    10.328 r  I_I2CITF/BUFFER_32[25]_i_1/O
                         net (fo=1, routed)           0.651    10.979    p_1_in[25]
    SLICE_X56Y23         FDRE                                         r  BUFFER_32_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUFFER_8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUFFER_32_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.484ns  (logic 0.976ns (9.310%)  route 9.508ns (90.690%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE                         0.000     0.000 r  BUFFER_8_reg[1]/C
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  BUFFER_8_reg[1]/Q
                         net (fo=452, routed)         6.302     6.758    I_I2CITF/ram_reg[24][7]_0
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.882 r  I_I2CITF/BUFFER_32[26]_i_7/O
                         net (fo=1, routed)           0.601     7.483    I_I2CITF/BUFFER_32[26]_i_7_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.607 f  I_I2CITF/BUFFER_32[26]_i_3/O
                         net (fo=1, routed)           0.428     8.035    I_I2CITF/BUFFER_32[26]_i_3_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.159 r  I_I2CITF/BUFFER_32[26]_i_2/O
                         net (fo=2, routed)           1.612     9.771    I_I2CITF/BUFFER_8_reg[4]_4
    SLICE_X50Y27         LUT4 (Prop_lut4_I0_O)        0.148     9.919 r  I_I2CITF/BUFFER_32[26]_i_1/O
                         net (fo=1, routed)           0.564    10.484    p_1_in[26]
    SLICE_X54Y24         FDRE                                         r  BUFFER_32_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUFFER_8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUFFER_32_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.432ns  (logic 0.946ns (9.068%)  route 9.486ns (90.932%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE                         0.000     0.000 r  BUFFER_8_reg[1]/C
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  BUFFER_8_reg[1]/Q
                         net (fo=452, routed)         6.315     6.771    I_I2CITF/ram_reg[24][7]_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.895 r  I_I2CITF/BUFFER_32[27]_i_12/O
                         net (fo=1, routed)           0.893     7.787    I_I2CITF/BUFFER_32[27]_i_12_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.911 r  I_I2CITF/BUFFER_32[27]_i_4/O
                         net (fo=1, routed)           0.593     8.504    I_I2CITF/BUFFER_32[27]_i_4_n_0
    SLICE_X52Y23         LUT5 (Prop_lut5_I1_O)        0.124     8.628 r  I_I2CITF/BUFFER_32[27]_i_2/O
                         net (fo=2, routed)           0.899     9.527    I_I2CITF/BUFFER_8_reg[4]_3
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.118     9.645 r  I_I2CITF/BUFFER_32[27]_i_1/O
                         net (fo=1, routed)           0.787    10.432    p_1_in[27]
    SLICE_X59Y23         FDRE                                         r  BUFFER_32_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUFFER_8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUFFER_32_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.415ns  (logic 0.978ns (9.390%)  route 9.437ns (90.610%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE                         0.000     0.000 r  BUFFER_8_reg[1]/C
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  BUFFER_8_reg[1]/Q
                         net (fo=452, routed)         6.962     7.418    I_I2CITF/ram_reg[24][7]_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.542 r  I_I2CITF/BUFFER_32[29]_i_13/O
                         net (fo=1, routed)           0.661     8.204    I_I2CITF/BUFFER_32[29]_i_13_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.328 f  I_I2CITF/BUFFER_32[29]_i_5/O
                         net (fo=1, routed)           0.466     8.794    I_I2CITF/BUFFER_32[29]_i_5_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.124     8.918 r  I_I2CITF/BUFFER_32[29]_i_2/O
                         net (fo=2, routed)           0.804     9.722    I_I2CITF/BUFFER_8_reg[4]_1
    SLICE_X52Y24         LUT4 (Prop_lut4_I0_O)        0.150     9.872 r  I_I2CITF/BUFFER_32[29]_i_1/O
                         net (fo=1, routed)           0.543    10.415    p_1_in[29]
    SLICE_X54Y24         FDRE                                         r  BUFFER_32_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUFFER_8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUFFER_32_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.274ns  (logic 0.952ns (9.266%)  route 9.322ns (90.734%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE                         0.000     0.000 r  BUFFER_8_reg[1]/C
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  BUFFER_8_reg[1]/Q
                         net (fo=452, routed)         6.465     6.921    I_I2CITF/ram_reg[24][7]_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.045 r  I_I2CITF/BUFFER_32[22]_i_16/O
                         net (fo=1, routed)           0.824     7.869    I_I2CITF/BUFFER_32[22]_i_16_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.993 r  I_I2CITF/BUFFER_32[22]_i_5/O
                         net (fo=1, routed)           0.952     8.945    I_I2CITF/BUFFER_32[22]_i_5_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.069 r  I_I2CITF/BUFFER_32[22]_i_2/O
                         net (fo=1, routed)           1.081    10.150    I_I2CITF/BUFFER_32[22]_i_2_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I0_O)        0.124    10.274 r  I_I2CITF/BUFFER_32[22]_i_1/O
                         net (fo=1, routed)           0.000    10.274    p_1_in[22]
    SLICE_X55Y24         FDRE                                         r  BUFFER_32_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUFFER_8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUFFER_32_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.218ns  (logic 0.980ns (9.591%)  route 9.238ns (90.409%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE                         0.000     0.000 r  BUFFER_8_reg[1]/C
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  BUFFER_8_reg[1]/Q
                         net (fo=452, routed)         6.286     6.742    I_I2CITF/ram_reg[24][7]_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.866 r  I_I2CITF/BUFFER_32[30]_i_7/O
                         net (fo=1, routed)           0.821     7.687    I_I2CITF/BUFFER_32[30]_i_7_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.124     7.811 f  I_I2CITF/BUFFER_32[30]_i_3/O
                         net (fo=1, routed)           0.974     8.785    I_I2CITF/BUFFER_32[30]_i_3_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.124     8.909 r  I_I2CITF/BUFFER_32[30]_i_2/O
                         net (fo=2, routed)           0.964     9.872    I_I2CITF/BUFFER_8_reg[4]_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I0_O)        0.152    10.024 r  I_I2CITF/BUFFER_32[30]_i_1/O
                         net (fo=1, routed)           0.193    10.218    p_1_in[30]
    SLICE_X54Y24         FDRE                                         r  BUFFER_32_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUFFER_8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUFFER_32_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.211ns  (logic 0.948ns (9.284%)  route 9.263ns (90.716%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE                         0.000     0.000 r  BUFFER_8_reg[1]/C
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  BUFFER_8_reg[1]/Q
                         net (fo=452, routed)         6.148     6.604    I_I2CITF/ram_reg[24][7]_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  I_I2CITF/BUFFER_32[8]_i_8/O
                         net (fo=1, routed)           1.180     7.908    I_I2CITF/BUFFER_32[8]_i_8_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.032 f  I_I2CITF/BUFFER_32[8]_i_3/O
                         net (fo=1, routed)           0.756     8.787    I_I2CITF/BUFFER_32[8]_i_3_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.911 r  I_I2CITF/BUFFER_32[8]_i_2/O
                         net (fo=1, routed)           0.798     9.709    I_I2CITF/BUFFER_32[8]_i_2_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I0_O)        0.120     9.829 r  I_I2CITF/BUFFER_32[8]_i_1/O
                         net (fo=1, routed)           0.382    10.211    p_1_in[8]
    SLICE_X58Y23         FDRE                                         r  BUFFER_32_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUFFER_8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_IN_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.194ns  (logic 0.952ns (9.339%)  route 9.242ns (90.661%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE                         0.000     0.000 r  BUFFER_8_reg[1]/C
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  BUFFER_8_reg[1]/Q
                         net (fo=452, routed)         6.286     6.742    I_I2CITF/ram_reg[24][7]_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.866 r  I_I2CITF/BUFFER_32[30]_i_7/O
                         net (fo=1, routed)           0.821     7.687    I_I2CITF/BUFFER_32[30]_i_7_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.124     7.811 f  I_I2CITF/BUFFER_32[30]_i_3/O
                         net (fo=1, routed)           0.974     8.785    I_I2CITF/BUFFER_32[30]_i_3_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.124     8.909 r  I_I2CITF/BUFFER_32[30]_i_2/O
                         net (fo=2, routed)           1.161    10.070    I_I2CITF_n_33
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  DATA_IN[6]_i_1/O
                         net (fo=1, routed)           0.000    10.194    DATA_IN0_in[6]
    SLICE_X56Y25         FDRE                                         r  DATA_IN_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I_I2CITF/rd_d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            I_I2CITF/RD_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE                         0.000     0.000 r  I_I2CITF/rd_d_reg/C
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I_I2CITF/rd_d_reg/Q
                         net (fo=3, routed)           0.089     0.230    I_I2CITF/rd_d_reg_n_0
    SLICE_X62Y36         FDRE                                         r  I_I2CITF/RD_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_I2CITF/address_i_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUFFER_8_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE                         0.000     0.000 r  I_I2CITF/address_i_reg[5]/C
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I_I2CITF/address_i_reg[5]/Q
                         net (fo=3, routed)           0.121     0.262    ADDRESS[5]
    SLICE_X58Y32         FDRE                                         r  BUFFER_8_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_I2CITF/shiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I_I2CITF/DATA_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE                         0.000     0.000 r  I_I2CITF/shiftreg_reg[2]/C
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I_I2CITF/shiftreg_reg[2]/Q
                         net (fo=6, routed)           0.124     0.265    I_I2CITF/data2[3]
    SLICE_X60Y33         FDRE                                         r  I_I2CITF/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUFFER_32_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_reg[2][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.344%)  route 0.128ns (47.656%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  BUFFER_32_reg[16]/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  BUFFER_32_reg[16]/Q
                         net (fo=45, routed)          0.128     0.269    BUFFER_32_reg_n_0_[16]
    SLICE_X59Y22         FDRE                                         r  ram_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_I2CITF/sda_qqq_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            I_I2CITF/start_cond_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  I_I2CITF/sda_qqq_reg/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I_I2CITF/sda_qqq_reg/Q
                         net (fo=2, routed)           0.087     0.228    I_I2CITF/sda_qqq
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.045     0.273 r  I_I2CITF/start_cond_i_1/O
                         net (fo=1, routed)           0.000     0.273    I_I2CITF/start_cond0
    SLICE_X64Y35         FDRE                                         r  I_I2CITF/start_cond_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_I2CITF/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I_I2CITF/DATA_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.268%)  route 0.134ns (48.732%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE                         0.000     0.000 r  I_I2CITF/shiftreg_reg[3]/C
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I_I2CITF/shiftreg_reg[3]/Q
                         net (fo=4, routed)           0.134     0.275    I_I2CITF/data2[4]
    SLICE_X60Y33         FDRE                                         r  I_I2CITF/DATA_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_I2CITF/shiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I_I2CITF/DATA_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.106%)  route 0.135ns (48.894%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE                         0.000     0.000 r  I_I2CITF/shiftreg_reg[5]/C
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I_I2CITF/shiftreg_reg[5]/Q
                         net (fo=4, routed)           0.135     0.276    I_I2CITF/data2[6]
    SLICE_X60Y33         FDRE                                         r  I_I2CITF/DATA_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_I2CITF/sda_qqq_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            I_I2CITF/stop_cond_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  I_I2CITF/sda_qqq_reg/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  I_I2CITF/sda_qqq_reg/Q
                         net (fo=2, routed)           0.087     0.228    I_I2CITF/sda_qqq
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.048     0.276 r  I_I2CITF/stop_cond_i_1/O
                         net (fo=1, routed)           0.000     0.276    I_I2CITF/stop_cond0
    SLICE_X64Y35         FDRE                                         r  I_I2CITF/stop_cond_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUFFER_32_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_reg[41][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.495%)  route 0.138ns (49.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE                         0.000     0.000 r  BUFFER_32_reg[15]/C
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  BUFFER_32_reg[15]/Q
                         net (fo=45, routed)          0.138     0.279    BUFFER_32_reg_n_0_[15]
    SLICE_X48Y28         FDRE                                         r  ram_reg[41][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUFFER_32_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_reg[2][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.799%)  route 0.142ns (50.201%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  BUFFER_32_reg[14]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  BUFFER_32_reg[14]/Q
                         net (fo=45, routed)          0.142     0.283    BUFFER_32_reg_n_0_[14]
    SLICE_X59Y22         FDRE                                         r  ram_reg[2][14]/D
  -------------------------------------------------------------------    -------------------





