This folder is for Verilog cores from the internet that we did not write and will be using 
