###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       133868   # Number of WRITE/WRITEP commands
num_reads_done                 =      2002503   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1553723   # Number of read row buffer hits
num_read_cmds                  =      2002492   # Number of READ/READP commands
num_writes_done                =       133891   # Number of read requests issued
num_write_row_hits             =        87195   # Number of write row buffer hits
num_act_cmds                   =       499509   # Number of ACT commands
num_pre_cmds                   =       499480   # Number of PRE commands
num_ondemand_pres              =       471743   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9641307   # Cyles of rank active rank.0
rank_active_cycles.1           =      9611123   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       358693   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       388877   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1985460   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        68111   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        22868   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14726   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12270   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8173   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5407   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3745   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2702   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2134   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        10817   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            9   # Write cmd latency (cycles)
write_latency[40-59]           =           13   # Write cmd latency (cycles)
write_latency[60-79]           =           29   # Write cmd latency (cycles)
write_latency[80-99]           =           86   # Write cmd latency (cycles)
write_latency[100-119]         =          167   # Write cmd latency (cycles)
write_latency[120-139]         =          243   # Write cmd latency (cycles)
write_latency[140-159]         =          306   # Write cmd latency (cycles)
write_latency[160-179]         =          415   # Write cmd latency (cycles)
write_latency[180-199]         =          445   # Write cmd latency (cycles)
write_latency[200-]            =       132155   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       369789   # Read request latency (cycles)
read_latency[40-59]            =       163792   # Read request latency (cycles)
read_latency[60-79]            =       189032   # Read request latency (cycles)
read_latency[80-99]            =       124655   # Read request latency (cycles)
read_latency[100-119]          =       105011   # Read request latency (cycles)
read_latency[120-139]          =        96745   # Read request latency (cycles)
read_latency[140-159]          =        78584   # Read request latency (cycles)
read_latency[160-179]          =        67200   # Read request latency (cycles)
read_latency[180-199]          =        58335   # Read request latency (cycles)
read_latency[200-]             =       749345   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.68269e+08   # Write energy
read_energy                    =  8.07405e+09   # Read energy
act_energy                     =  1.36666e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72173e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.86661e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01618e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99734e+09   # Active standby energy rank.1
average_read_latency           =      289.161   # Average read request latency (cycles)
average_interarrival           =      4.68073   # Average request interarrival latency (cycles)
total_energy                   =   2.3186e+10   # Total energy (pJ)
average_power                  =       2318.6   # Average power (mW)
average_bandwidth              =      18.2306   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       130826   # Number of WRITE/WRITEP commands
num_reads_done                 =      2017804   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1566447   # Number of read row buffer hits
num_read_cmds                  =      2017797   # Number of READ/READP commands
num_writes_done                =       130852   # Number of read requests issued
num_write_row_hits             =        84772   # Number of write row buffer hits
num_act_cmds                   =       501170   # Number of ACT commands
num_pre_cmds                   =       501142   # Number of PRE commands
num_ondemand_pres              =       473118   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9642928   # Cyles of rank active rank.0
rank_active_cycles.1           =      9630933   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       357072   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       369067   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1999021   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        66823   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        21966   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14623   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12338   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8309   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5662   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4067   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2768   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2135   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        11008   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           13   # Write cmd latency (cycles)
write_latency[40-59]           =           18   # Write cmd latency (cycles)
write_latency[60-79]           =           49   # Write cmd latency (cycles)
write_latency[80-99]           =           80   # Write cmd latency (cycles)
write_latency[100-119]         =          106   # Write cmd latency (cycles)
write_latency[120-139]         =          214   # Write cmd latency (cycles)
write_latency[140-159]         =          309   # Write cmd latency (cycles)
write_latency[160-179]         =          435   # Write cmd latency (cycles)
write_latency[180-199]         =          508   # Write cmd latency (cycles)
write_latency[200-]            =       129093   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       363406   # Read request latency (cycles)
read_latency[40-59]            =       165713   # Read request latency (cycles)
read_latency[60-79]            =       196503   # Read request latency (cycles)
read_latency[80-99]            =       130124   # Read request latency (cycles)
read_latency[100-119]          =       109837   # Read request latency (cycles)
read_latency[120-139]          =       100825   # Read request latency (cycles)
read_latency[140-159]          =        81496   # Read request latency (cycles)
read_latency[160-179]          =        69948   # Read request latency (cycles)
read_latency[180-199]          =        60108   # Read request latency (cycles)
read_latency[200-]             =       739831   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.53083e+08   # Write energy
read_energy                    =  8.13576e+09   # Read energy
act_energy                     =   1.3712e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71395e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.77152e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01719e+09   # Active standby energy rank.0
act_stb_energy.1               =   6.0097e+09   # Active standby energy rank.1
average_read_latency           =       278.88   # Average read request latency (cycles)
average_interarrival           =      4.65393   # Average request interarrival latency (cycles)
total_energy                   =  2.32401e+10   # Total energy (pJ)
average_power                  =      2324.01   # Average power (mW)
average_bandwidth              =      18.3352   # Average bandwidth
