

================================================================
== Vitis HLS Report for 'cpu'
================================================================
* Date:           Wed Feb 18 13:34:11 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        loop_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.988 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_52  |cpu_Pipeline_VITIS_LOOP_22_1  |       34|       34|  0.340 us|  0.340 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_cpu_Pipeline_PROGRAM_LOOP_fu_58     |cpu_Pipeline_PROGRAM_LOOP     |        ?|        ?|         ?|         ?|    ?|    ?|                                              no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    1194|   2157|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|     96|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   12|    1201|   2255|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    5|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |grp_cpu_Pipeline_PROGRAM_LOOP_fu_58     |cpu_Pipeline_PROGRAM_LOOP     |        0|  12|  1186|  2102|    0|
    |grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_52  |cpu_Pipeline_VITIS_LOOP_22_1  |        0|   0|     8|    55|    0|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |Total                                   |                              |        0|  12|  1194|  2157|    0|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |reg_file_U  |reg_file_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                             |        2|  0|   0|    0|    32|   32|     1|         1024|
    +------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |reg_file_we0  |        or|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  31|          6|    1|          6|
    |reg_file_address0  |  14|          3|    5|         15|
    |reg_file_ce0       |  14|          3|    1|          3|
    |reg_file_ce1       |   9|          2|    1|          2|
    |reg_file_d0        |  14|          3|   32|         96|
    |reg_file_we0       |  14|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  96|         20|   41|        125|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  5|   0|    5|          0|
    |grp_cpu_Pipeline_PROGRAM_LOOP_fu_58_ap_start_reg     |  1|   0|    1|          0|
    |grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_52_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                |  7|   0|    7|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|           cpu|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|           cpu|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|           cpu|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|           cpu|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|           cpu|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|           cpu|  return value|
|mem_address0  |  out|   13|   ap_memory|           mem|         array|
|mem_ce0       |  out|    1|   ap_memory|           mem|         array|
|mem_we0       |  out|    1|   ap_memory|           mem|         array|
|mem_d0        |  out|   32|   ap_memory|           mem|         array|
|mem_q0        |   in|   32|   ap_memory|           mem|         array|
|pstrb         |   in|    4|     ap_none|         pstrb|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

