library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity counter is
    port (
        clk: in std_logic;
        count: out std_logic_vector(3 downto 0)
    );
end counter;

architecture behv of counter is
    signal cnt: std_logic_vector(3 downto 0);
begin
    process (clk)
    begin
        if (clk'EVENT AND clk = '1') then
            cnt <= cnt + 1;
        end if;
    end process;

    count <= cnt
end behv;
