
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.425055                       # Number of seconds simulated
sim_ticks                                425055264500                       # Number of ticks simulated
final_tick                               925058969000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 340450                       # Simulator instruction rate (inst/s)
host_op_rate                                   340450                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48236643                       # Simulator tick rate (ticks/s)
host_mem_usage                                2211736                       # Number of bytes of host memory used
host_seconds                                  8811.88                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        17920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        34304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              52224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        19072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           19072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data          536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           298                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                298                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        42159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data        80705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                122864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        42159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           44869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                44869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           44869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        42159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data        80705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               167733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         816                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                        298                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                       816                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                      298                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                      52224                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   19072                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd                52224                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                19072                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                  20                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                  47                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  20                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                  27                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                  12                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                 261                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                  97                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                  29                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                  98                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                  26                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                 42                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                  9                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                 17                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                 31                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                 58                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 22                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                  17                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                  33                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  13                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                  24                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                  12                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                  15                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                  16                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                  29                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                  33                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  24                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 38                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                  8                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                  2                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                  7                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                  7                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 20                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  423967543500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                   816                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                  298                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                     737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    142.636771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.592077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.826666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64             318     71.30%     71.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128             72     16.14%     87.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192             14      3.14%     90.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             11      2.47%     93.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320              3      0.67%     93.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384              4      0.90%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448              6      1.35%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              1      0.22%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              3      0.67%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              2      0.45%     97.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              1      0.22%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              1      0.22%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              2      0.45%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              1      0.22%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             1      0.22%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088             1      0.22%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280             1      0.22%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112             1      0.22%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136             1      0.22%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200             1      0.22%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264             1      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          446                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      8374000                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                29132750                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                    4080000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                  16678750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     10262.25                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  20439.64                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                35701.90                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.12                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.04                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.12                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.04                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      13.45                       # Average write queue length over time
system.mem_ctrls.readRowHits                      593                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      53                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                17.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  380581277.83                       # Average gap between requests
system.membus.throughput                       167733                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 362                       # Transaction distribution
system.membus.trans_dist::ReadResp                362                       # Transaction distribution
system.membus.trans_dist::Writeback               298                       # Transaction distribution
system.membus.trans_dist::ReadExReq               454                       # Transaction distribution
system.membus.trans_dist::ReadExResp              454                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1930                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port        71296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               71296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  71296                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             1749000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3868250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       307773097                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    175828888                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      8064174                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    198789677                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       155858803                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     78.403872                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        54112847                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        39749                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            621249140                       # DTB read hits
system.switch_cpus.dtb.read_misses             874128                       # DTB read misses
system.switch_cpus.dtb.read_acv                  9042                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        622123268                       # DTB read accesses
system.switch_cpus.dtb.write_hits           320206504                       # DTB write hits
system.switch_cpus.dtb.write_misses              2552                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       320209056                       # DTB write accesses
system.switch_cpus.dtb.data_hits            941455644                       # DTB hits
system.switch_cpus.dtb.data_misses             876680                       # DTB misses
system.switch_cpus.dtb.data_acv                  9042                       # DTB access violations
system.switch_cpus.dtb.data_accesses        942332324                       # DTB accesses
system.switch_cpus.itb.fetch_hits           326317747                       # ITB hits
system.switch_cpus.itb.fetch_misses              7460                       # ITB misses
system.switch_cpus.itb.fetch_acv                    3                       # ITB acv
system.switch_cpus.itb.fetch_accesses       326325207                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  215                       # Number of system calls
system.switch_cpus.numCycles                850110535                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    331428079                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2388097609                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           307773097                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    209971650                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             419824334                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        35406868                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       70881875                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles         8122                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        36076                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          226                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         326317747                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3203052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    849420321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.811444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.305818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        429595987     50.58%     50.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         20807859      2.45%     53.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         45113252      5.31%     58.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         37378210      4.40%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         37553772      4.42%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         26214008      3.09%     70.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         51357101      6.05%     76.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         35700174      4.20%     80.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        165699958     19.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    849420321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.362039                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.809161                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        351019120                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      56185227                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         395631628                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      19520666                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       27063679                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     60597148                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        178082                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2358107306                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        437160                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       27063679                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        360690863                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        11109310                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2796424                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         405158948                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      42601096                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2332748077                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         49695                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         687739                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      37213346                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1645483387                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3065602436                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2068835830                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    996766606                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1476162968                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        169320379                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       120528                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        87123                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         114220689                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    637674894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    325560893                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     15410465                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10440148                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2180558897                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       173652                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2137983629                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5119086                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    170349742                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     90590649                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          877                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    849420321                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.516991                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.955738                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    156692407     18.45%     18.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    147270986     17.34%     35.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    150886926     17.76%     53.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    136681792     16.09%     69.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    116578747     13.72%     83.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     69015197      8.12%     91.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     47295591      5.57%     97.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     16260504      1.91%     98.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      8738171      1.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    849420321                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           87941      0.12%      0.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        137200      0.18%      0.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp        110333      0.15%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     12780691     17.09%     17.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv        576228      0.77%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       38659320     51.71%     70.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      22411571     29.98%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     870492334     40.72%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       589240      0.03%     40.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    154960087      7.25%     47.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     40465582      1.89%     49.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      7241097      0.34%     50.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    108830598      5.09%     55.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3870457      0.18%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt       226446      0.01%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    629880441     29.46%     84.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    321427347     15.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2137983629                       # Type of FU issued
system.switch_cpus.iq.rate                   2.514948                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            74763284                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034969                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3949082441                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1655890364                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1512621554                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1256187502                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    695287522                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    594239551                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1570487445                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       642259468                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads    102823443                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     57052074                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses      2238383                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       100830                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     29911789                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1851                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       124850                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       27063679                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1898298                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        111192                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2286199247                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      3707255                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     637674894                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    325560893                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        87048                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          24600                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          1677                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       100830                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      5249897                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2855639                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8105536                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2119534213                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     622134310                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     18449410                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             105466698                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            942343405                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        288560116                       # Number of branches executed
system.switch_cpus.iew.exec_stores          320209095                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.493245                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2111049827                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2106861105                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1047542076                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1478505117                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.478338                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.708514                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    186774092                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       172775                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7886244                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    822356642                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.552898                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.991873                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    309261722     37.61%     37.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    149634798     18.20%     55.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     72631495      8.83%     64.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     41962318      5.10%     69.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     35223714      4.28%     74.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     29617347      3.60%     77.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     29940577      3.64%     81.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     22694289      2.76%     84.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    131390382     15.98%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    822356642                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2099392874                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2099392874                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              876271910                       # Number of memory references committed
system.switch_cpus.commit.loads             580622806                       # Number of loads committed
system.switch_cpus.commit.membars               86280                       # Number of memory barriers committed
system.switch_cpus.commit.branches          276693286                       # Number of branches committed
system.switch_cpus.commit.fp_insts          572042826                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1679453942                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     49233830                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     131390382                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2977111230                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4599432419                       # The number of ROB writes
system.switch_cpus.timesIdled                    1689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  690214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.425055                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.425055                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.352635                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.352635                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2282669696                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1048270926                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         629066285                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        505822708                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1947039                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         172560                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               522                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 6                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.015930                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.000183                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  815520843                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                   52557029                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         961194.391071                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         65413.807800                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          1026608.198871                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                  39                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                  40                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 20910790.846154                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 1313925.725000                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.939456                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.060544                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg             295.266592                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1          234                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2          240                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1         20124                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2          20640                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      1257594                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      1289840                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                       325                       # number of replacements
system.l2.tags.tagsinuse                 31968.521689                       # Cycle average of tags in use
system.l2.tags.total_refs                     8714240                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32329                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    269.548702                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    22635.647196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   232.890423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    37.932395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1936.852582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7125.199094                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.690785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.007107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.001158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.059108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.217444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975602                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst        37504                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      3918482                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3955986                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2549561                       # number of Writeback hits
system.l2.Writeback_hits::total               2549561                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       427903                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                427903                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         37504                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       4346385                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4383889                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        37504                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      4346385                       # number of overall hits
system.l2.overall_hits::total                 4383889                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          280                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data           82                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   362                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data          454                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 454                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          280                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          536                       # number of demand (read+write) misses
system.l2.demand_misses::total                    816                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          280                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          536                       # number of overall misses
system.l2.overall_misses::total                   816                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     26223750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      6411750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        32635500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     26275250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26275250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     26223750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     32687000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         58910750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     26223750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     32687000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        58910750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        37784                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      3918564                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3956348                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2549561                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2549561                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       428357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            428357                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        37784                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      4346921                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4384705                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        37784                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      4346921                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4384705                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.007411                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000021                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000091                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.001060                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001060                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.007411                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000123                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000186                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.007411                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000123                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000186                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 93656.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 78192.073171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 90153.314917                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data        57875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        57875                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 93656.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 60983.208955                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72194.546569                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 93656.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 60983.208955                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72194.546569                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  298                       # number of writebacks
system.l2.writebacks::total                       298                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          280                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data           82                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              362                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            454                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               816                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              816                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     23010250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      5469250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     28479500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     21062750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     21062750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     23010250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     26532000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     49542250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     23010250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     26532000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     49542250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.007411                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000021                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000091                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.001060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.001060                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.007411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000186                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.007411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000186                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 82179.464286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 66698.170732                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78672.651934                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 46393.722467                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 46393.722467                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 82179.464286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data        49500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60713.541667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 82179.464286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data        49500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60713.541667                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1044083114                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            3956348                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3956348                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2549561                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           428357                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          428357                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        75568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11243403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11318971                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2418176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    441374848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          443793024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             443793024                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         6016694000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          56745739                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6520510500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1850117937                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 8223207.133375                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  8223207.133375                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg      53.224000                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements             37784                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           807696151                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             38808                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20812.619846                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   609.066144                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   414.933856                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.594791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.405209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    326279650                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       326279650                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    326279650                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        326279650                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    326279650                       # number of overall hits
system.cpu.icache.overall_hits::total       326279650                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        38093                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         38093                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        38093                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          38093                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        38093                       # number of overall misses
system.cpu.icache.overall_misses::total         38093                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    336812236                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    336812236                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    336812236                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    336812236                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    336812236                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    336812236                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    326317743                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    326317743                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    326317743                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    326317743                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    326317743                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    326317743                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000117                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000117                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000117                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000117                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000117                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000117                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  8841.840653                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8841.840653                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  8841.840653                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8841.840653                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  8841.840653                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8841.840653                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2806                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                49                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.265306                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          309                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          309                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          309                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          309                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          309                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          309                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        37784                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        37784                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        37784                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        37784                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        37784                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        37784                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    254928258                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    254928258                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    254928258                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    254928258                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    254928258                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    254928258                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  6746.989678                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6746.989678                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  6746.989678                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6746.989678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  6746.989678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6746.989678                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           34                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.033203                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1          806186721                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           44170524                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 15366046.844534                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 877799.999283                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  16243846.843817                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          412                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          412                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 1956763.885922                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 107210.009709                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.948057                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.051943                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg       9.619427                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1          600                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        13408                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        14008                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       407880                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       407880                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1     1.456311                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           4344606                       # number of replacements
system.cpu.dcache.tags.tagsinuse           990.313403                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           846562337                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4345596                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            194.809259                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   879.989069                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   110.324334                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.859364                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.107739                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967103                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    510620531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       510620531                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    294100282                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      294100282                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        86276                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        86276                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        86280                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        86280                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    804720813                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        804720813                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    804720813                       # number of overall hits
system.cpu.dcache.overall_hits::total       804720813                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      7607234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7607234                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1462542                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1462542                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           20                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      9069776                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9069776                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      9069776                       # number of overall misses
system.cpu.dcache.overall_misses::total       9069776                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  58488385500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58488385500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  10707385438                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10707385438                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       167500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       167500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  69195770938                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  69195770938                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  69195770938                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  69195770938                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    518227765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    518227765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    295562824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    295562824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        86296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        86296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    813790589                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    813790589                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    813790589                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    813790589                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.014679                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014679                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.004948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004948                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000232                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000232                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.011145                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011145                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.011145                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011145                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  7688.521938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7688.521938                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  7321.078942                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  7321.078942                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         8375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         8375                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  7629.270110                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7629.270110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  7629.270110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7629.270110                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       285307                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             42525                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.709159                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2549561                       # number of writebacks
system.cpu.dcache.writebacks::total           2549561                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3688675                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3688675                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1034185                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1034185                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data           15                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4722860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4722860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4722860                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4722860                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3918559                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3918559                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       428357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       428357                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      4346916                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4346916                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      4346916                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4346916                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  23825522750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23825522750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   2845173750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2845173750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  26670696500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26670696500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  26670696500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26670696500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005342                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005342                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005342                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005342                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  6080.174562                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  6080.174562                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  6642.061995                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6642.061995                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         6000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  6135.544487                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  6135.544487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  6135.544487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  6135.544487                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
