// Seed: 3607847872
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6
);
  assign id_2 = id_3;
  logic id_7, id_8 = !id_7;
  assign id_7 = 1;
  always id_0 <= 1 < (id_3);
endmodule
