|Pooyan_MiST
LED <= <VCC>
VGA_R[0] <= video_mixer:video_mixer.VGA_R
VGA_R[1] <= video_mixer:video_mixer.VGA_R
VGA_R[2] <= video_mixer:video_mixer.VGA_R
VGA_R[3] <= video_mixer:video_mixer.VGA_R
VGA_R[4] <= video_mixer:video_mixer.VGA_R
VGA_R[5] <= video_mixer:video_mixer.VGA_R
VGA_G[0] <= video_mixer:video_mixer.VGA_G
VGA_G[1] <= video_mixer:video_mixer.VGA_G
VGA_G[2] <= video_mixer:video_mixer.VGA_G
VGA_G[3] <= video_mixer:video_mixer.VGA_G
VGA_G[4] <= video_mixer:video_mixer.VGA_G
VGA_G[5] <= video_mixer:video_mixer.VGA_G
VGA_B[0] <= video_mixer:video_mixer.VGA_B
VGA_B[1] <= video_mixer:video_mixer.VGA_B
VGA_B[2] <= video_mixer:video_mixer.VGA_B
VGA_B[3] <= video_mixer:video_mixer.VGA_B
VGA_B[4] <= video_mixer:video_mixer.VGA_B
VGA_B[5] <= video_mixer:video_mixer.VGA_B
VGA_HS <= video_mixer:video_mixer.VGA_HS
VGA_VS <= video_mixer:video_mixer.VGA_VS
AUDIO_L <= dac:dac.dac_o
AUDIO_R <= dac:dac.dac_o
SPI_SCK => SPI_SCK.IN2
SPI_DO <= mist_io:mist_io.SPI_DO
SPI_DI => SPI_DI.IN2
SPI_SS2 => SPI_SS2.IN1
SPI_SS3 => SPI_SS3.IN1
CONF_DATA0 => CONF_DATA0.IN1
CLOCK_27 => CLOCK_27.IN1
SDRAM_A[0] <= dpSDRAM256Mb:mram.mem_addr_o
SDRAM_A[1] <= dpSDRAM256Mb:mram.mem_addr_o
SDRAM_A[2] <= dpSDRAM256Mb:mram.mem_addr_o
SDRAM_A[3] <= dpSDRAM256Mb:mram.mem_addr_o
SDRAM_A[4] <= dpSDRAM256Mb:mram.mem_addr_o
SDRAM_A[5] <= dpSDRAM256Mb:mram.mem_addr_o
SDRAM_A[6] <= dpSDRAM256Mb:mram.mem_addr_o
SDRAM_A[7] <= dpSDRAM256Mb:mram.mem_addr_o
SDRAM_A[8] <= dpSDRAM256Mb:mram.mem_addr_o
SDRAM_A[9] <= dpSDRAM256Mb:mram.mem_addr_o
SDRAM_A[10] <= dpSDRAM256Mb:mram.mem_addr_o
SDRAM_A[11] <= dpSDRAM256Mb:mram.mem_addr_o
SDRAM_A[12] <= dpSDRAM256Mb:mram.mem_addr_o
SDRAM_DQ[0] <> dpSDRAM256Mb:mram.mem_data_io
SDRAM_DQ[1] <> dpSDRAM256Mb:mram.mem_data_io
SDRAM_DQ[2] <> dpSDRAM256Mb:mram.mem_data_io
SDRAM_DQ[3] <> dpSDRAM256Mb:mram.mem_data_io
SDRAM_DQ[4] <> dpSDRAM256Mb:mram.mem_data_io
SDRAM_DQ[5] <> dpSDRAM256Mb:mram.mem_data_io
SDRAM_DQ[6] <> dpSDRAM256Mb:mram.mem_data_io
SDRAM_DQ[7] <> dpSDRAM256Mb:mram.mem_data_io
SDRAM_DQ[8] <> dpSDRAM256Mb:mram.mem_data_io
SDRAM_DQ[9] <> dpSDRAM256Mb:mram.mem_data_io
SDRAM_DQ[10] <> dpSDRAM256Mb:mram.mem_data_io
SDRAM_DQ[11] <> dpSDRAM256Mb:mram.mem_data_io
SDRAM_DQ[12] <> dpSDRAM256Mb:mram.mem_data_io
SDRAM_DQ[13] <> dpSDRAM256Mb:mram.mem_data_io
SDRAM_DQ[14] <> dpSDRAM256Mb:mram.mem_data_io
SDRAM_DQ[15] <> dpSDRAM256Mb:mram.mem_data_io
SDRAM_DQML <= dpSDRAM256Mb:mram.mem_ldq_o
SDRAM_DQMH <= dpSDRAM256Mb:mram.mem_udq_o
SDRAM_nWE <= dpSDRAM256Mb:mram.mem_we_n_o
SDRAM_nCAS <= dpSDRAM256Mb:mram.mem_cas_n_o
SDRAM_nRAS <= dpSDRAM256Mb:mram.mem_ras_n_o
SDRAM_nCS <= dpSDRAM256Mb:mram.mem_cs_n_o
SDRAM_BA[0] <= dpSDRAM256Mb:mram.mem_ba_o
SDRAM_BA[1] <= dpSDRAM256Mb:mram.mem_ba_o
SDRAM_CLK <= pll:pll.c3
SDRAM_CKE <= dpSDRAM256Mb:mram.mem_cke_o


|Pooyan_MiST|pll:pll
areset => areset.IN1
inclk0 => sub_wire8[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Pooyan_MiST|pll:pll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Pooyan_MiST|pll:pll|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|video_mixer:video_mixer
clk_sys => scandoubler:scandoubler.clk_sys
clk_sys => osd:osd.clk_sys
clk_sys => scanline.CLK
clk_sys => old_vs.CLK
clk_sys => old_hs.CLK
ce_pix => scandoubler:scandoubler.ce_pix
ce_pix_actual => scandoubler:scandoubler.ce_pix_actual
SPI_SCK => osd:osd.SPI_SCK
SPI_SS3 => osd:osd.SPI_SS3
SPI_DI => osd:osd.SPI_DI
scanlines[0] => always1.IN1
scanlines[1] => always1.IN1
scandoubler_disable => rt[5].OUTPUTSELECT
scandoubler_disable => rt[4].OUTPUTSELECT
scandoubler_disable => rt[3].OUTPUTSELECT
scandoubler_disable => rt[2].OUTPUTSELECT
scandoubler_disable => rt[1].OUTPUTSELECT
scandoubler_disable => rt[0].OUTPUTSELECT
scandoubler_disable => gt[5].OUTPUTSELECT
scandoubler_disable => gt[4].OUTPUTSELECT
scandoubler_disable => gt[3].OUTPUTSELECT
scandoubler_disable => gt[2].OUTPUTSELECT
scandoubler_disable => gt[1].OUTPUTSELECT
scandoubler_disable => gt[0].OUTPUTSELECT
scandoubler_disable => bt[5].OUTPUTSELECT
scandoubler_disable => bt[4].OUTPUTSELECT
scandoubler_disable => bt[3].OUTPUTSELECT
scandoubler_disable => bt[2].OUTPUTSELECT
scandoubler_disable => bt[1].OUTPUTSELECT
scandoubler_disable => bt[0].OUTPUTSELECT
scandoubler_disable => hs.OUTPUTSELECT
scandoubler_disable => vs.OUTPUTSELECT
scandoubler_disable => VGA_VS.IN0
scandoubler_disable => VGA_HS.OUTPUTSELECT
hq2x => scandoubler:scandoubler.hq2x
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_VS.IN1
ypbpr => VGA_HS.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
R[0] => scandoubler:scandoubler.r_in[0]
R[0] => rt[0].DATAB
R[1] => scandoubler:scandoubler.r_in[1]
R[1] => rt[1].DATAB
R[2] => scandoubler:scandoubler.r_in[2]
R[2] => rt[2].DATAB
R[3] => scandoubler:scandoubler.r_in[3]
R[3] => rt[3].DATAB
R[4] => scandoubler:scandoubler.r_in[4]
R[4] => rt[4].DATAB
R[5] => scandoubler:scandoubler.r_in[5]
R[5] => rt[5].DATAB
G[0] => scandoubler:scandoubler.g_in[0]
G[0] => gt[0].DATAB
G[1] => scandoubler:scandoubler.g_in[1]
G[1] => gt[1].DATAB
G[2] => scandoubler:scandoubler.g_in[2]
G[2] => gt[2].DATAB
G[3] => scandoubler:scandoubler.g_in[3]
G[3] => gt[3].DATAB
G[4] => scandoubler:scandoubler.g_in[4]
G[4] => gt[4].DATAB
G[5] => scandoubler:scandoubler.g_in[5]
G[5] => gt[5].DATAB
B[0] => scandoubler:scandoubler.b_in[0]
B[0] => bt[0].DATAB
B[1] => scandoubler:scandoubler.b_in[1]
B[1] => bt[1].DATAB
B[2] => scandoubler:scandoubler.b_in[2]
B[2] => bt[2].DATAB
B[3] => scandoubler:scandoubler.b_in[3]
B[3] => bt[3].DATAB
B[4] => scandoubler:scandoubler.b_in[4]
B[4] => bt[4].DATAB
B[5] => scandoubler:scandoubler.b_in[5]
B[5] => bt[5].DATAB
mono => scandoubler:scandoubler.mono
HSync => scandoubler:scandoubler.hs_in
HSync => hs.DATAB
HSync => VGA_HS.IN0
VSync => scandoubler:scandoubler.vs_in
VSync => vs.DATAB
VSync => VGA_HS.IN1
line_start => scandoubler:scandoubler.line_start
VGA_R[0] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler
clk_sys => clk_sys.IN1
ce_pix => always0.IN1
ce_pix => old_ce.DATAIN
ce_pix_actual => phase.OUTPUTSELECT
ce_pix_actual => phase.OUTPUTSELECT
ce_pix_actual => phase.OUTPUTSELECT
ce_pix_actual => ce_div.OUTPUTSELECT
ce_pix_actual => ce_div.OUTPUTSELECT
ce_pix_actual => ce_div.OUTPUTSELECT
ce_pix_actual => ce_cnt.OUTPUTSELECT
ce_pix_actual => ce_cnt.OUTPUTSELECT
ce_pix_actual => ce_cnt.OUTPUTSELECT
ce_pix_actual => req_line_reset.OUTPUTSELECT
hq2x => _.IN1
hs_in => ls_in.IN0
hs_in => always3.IN1
hs_in => always3.IN1
hs_in => always3.IN1
hs_in => hs2.DATAIN
hs_in => hs.DATAIN
vs_in => vs_in.IN1
line_start => ls_in.IN1
r_in[0] => r_in[0].IN1
r_in[1] => r_in[1].IN1
r_in[2] => r_in[2].IN1
r_in[3] => r_in[3].IN1
r_in[4] => r_in[4].IN1
r_in[5] => r_in[5].IN1
g_in[0] => g_in[0].IN1
g_in[1] => g_in[1].IN1
g_in[2] => g_in[2].IN1
g_in[3] => g_in[3].IN1
g_in[4] => g_in[4].IN1
g_in[5] => g_in[5].IN1
b_in[0] => b_in[0].IN1
b_in[1] => b_in[1].IN1
b_in[2] => b_in[2].IN1
b_in[3] => b_in[3].IN1
b_in[4] => b_in[4].IN1
b_in[5] => b_in[5].IN1
mono => mono.IN1
hs_out <= hs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_in.DB_MAX_OUTPUT_PORT_TYPE
r_out[0] <= Hq2x:Hq2x.outpixel
r_out[1] <= Hq2x:Hq2x.outpixel
r_out[2] <= Hq2x:Hq2x.outpixel
r_out[3] <= Hq2x:Hq2x.outpixel
r_out[4] <= Hq2x:Hq2x.outpixel
r_out[5] <= Hq2x:Hq2x.outpixel
g_out[0] <= Hq2x:Hq2x.outpixel
g_out[1] <= Hq2x:Hq2x.outpixel
g_out[2] <= Hq2x:Hq2x.outpixel
g_out[3] <= Hq2x:Hq2x.outpixel
g_out[4] <= Hq2x:Hq2x.outpixel
g_out[5] <= Hq2x:Hq2x.outpixel
b_out[0] <= Hq2x:Hq2x.outpixel
b_out[1] <= Hq2x:Hq2x.outpixel
b_out[2] <= Hq2x:Hq2x.outpixel
b_out[3] <= Hq2x:Hq2x.outpixel
b_out[4] <= Hq2x:Hq2x.outpixel
b_out[5] <= Hq2x:Hq2x.outpixel


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x
clk => clk.IN2
ce_x4 => Curr2_addr1.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_en.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrout_addr1.OUTPUTSELECT
ce_x4 => wrout_addr1.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_en.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => y[1].ENA
ce_x4 => y[0].ENA
ce_x4 => prevbuf.ENA
ce_x4 => old_reset_line.ENA
ce_x4 => y[2].ENA
ce_x4 => y[3].ENA
ce_x4 => y[4].ENA
ce_x4 => y[5].ENA
ce_x4 => y[6].ENA
ce_x4 => y[7].ENA
ce_x4 => old_reset_frame.ENA
ce_x4 => i[0].ENA
ce_x4 => i[1].ENA
ce_x4 => Next1[0].ENA
ce_x4 => Next1[1].ENA
ce_x4 => Next1[2].ENA
ce_x4 => Next1[3].ENA
ce_x4 => Next1[4].ENA
ce_x4 => Next1[5].ENA
ce_x4 => Next1[6].ENA
ce_x4 => Next1[7].ENA
ce_x4 => Next1[8].ENA
ce_x4 => Next1[9].ENA
ce_x4 => Next1[10].ENA
ce_x4 => Next1[11].ENA
ce_x4 => Next1[12].ENA
ce_x4 => Next1[13].ENA
ce_x4 => Next1[14].ENA
ce_x4 => Next1[15].ENA
ce_x4 => Next1[16].ENA
ce_x4 => Next1[17].ENA
ce_x4 => Next0[0].ENA
ce_x4 => Next0[1].ENA
ce_x4 => Next0[2].ENA
ce_x4 => Next0[3].ENA
ce_x4 => Next0[4].ENA
ce_x4 => Next0[5].ENA
ce_x4 => Next0[6].ENA
ce_x4 => Next0[7].ENA
ce_x4 => Next0[8].ENA
ce_x4 => Next0[9].ENA
ce_x4 => Next0[10].ENA
ce_x4 => Next0[11].ENA
ce_x4 => Next0[12].ENA
ce_x4 => Next0[13].ENA
ce_x4 => Next0[14].ENA
ce_x4 => Next0[15].ENA
ce_x4 => Next0[16].ENA
ce_x4 => Next0[17].ENA
ce_x4 => Prev1[0].ENA
ce_x4 => Prev1[1].ENA
ce_x4 => Prev1[2].ENA
ce_x4 => Prev1[3].ENA
ce_x4 => Prev1[4].ENA
ce_x4 => Prev1[5].ENA
ce_x4 => Prev1[6].ENA
ce_x4 => Prev1[7].ENA
ce_x4 => Prev1[8].ENA
ce_x4 => Prev1[9].ENA
ce_x4 => Prev1[10].ENA
ce_x4 => Prev1[11].ENA
ce_x4 => Prev1[12].ENA
ce_x4 => Prev1[13].ENA
ce_x4 => Prev1[14].ENA
ce_x4 => Prev1[15].ENA
ce_x4 => Prev1[16].ENA
ce_x4 => Prev1[17].ENA
ce_x4 => Prev0[0].ENA
ce_x4 => Prev0[1].ENA
ce_x4 => Prev0[2].ENA
ce_x4 => Prev0[3].ENA
ce_x4 => Prev0[4].ENA
ce_x4 => Prev0[5].ENA
ce_x4 => Prev0[6].ENA
ce_x4 => Prev0[7].ENA
ce_x4 => Prev0[8].ENA
ce_x4 => Prev0[9].ENA
ce_x4 => Prev0[10].ENA
ce_x4 => Prev0[11].ENA
ce_x4 => Prev0[12].ENA
ce_x4 => Prev0[13].ENA
ce_x4 => Prev0[14].ENA
ce_x4 => Prev0[15].ENA
ce_x4 => Prev0[16].ENA
ce_x4 => Prev0[17].ENA
ce_x4 => G[0].ENA
ce_x4 => G[1].ENA
ce_x4 => G[2].ENA
ce_x4 => G[3].ENA
ce_x4 => G[4].ENA
ce_x4 => G[5].ENA
ce_x4 => G[6].ENA
ce_x4 => G[7].ENA
ce_x4 => G[8].ENA
ce_x4 => G[9].ENA
ce_x4 => G[10].ENA
ce_x4 => G[11].ENA
ce_x4 => G[12].ENA
ce_x4 => G[13].ENA
ce_x4 => G[14].ENA
ce_x4 => G[15].ENA
ce_x4 => G[16].ENA
ce_x4 => G[17].ENA
ce_x4 => A[0].ENA
ce_x4 => A[1].ENA
ce_x4 => A[2].ENA
ce_x4 => A[3].ENA
ce_x4 => A[4].ENA
ce_x4 => A[5].ENA
ce_x4 => A[6].ENA
ce_x4 => A[7].ENA
ce_x4 => A[8].ENA
ce_x4 => A[9].ENA
ce_x4 => A[10].ENA
ce_x4 => A[11].ENA
ce_x4 => A[12].ENA
ce_x4 => A[13].ENA
ce_x4 => A[14].ENA
ce_x4 => A[15].ENA
ce_x4 => A[16].ENA
ce_x4 => A[17].ENA
ce_x4 => nextpatt[0].ENA
ce_x4 => nextpatt[1].ENA
ce_x4 => nextpatt[2].ENA
ce_x4 => nextpatt[3].ENA
ce_x4 => nextpatt[4].ENA
ce_x4 => nextpatt[5].ENA
ce_x4 => nextpatt[6].ENA
ce_x4 => nextpatt[7].ENA
ce_x4 => offs[0].ENA
ce_x4 => offs[1].ENA
ce_x4 => offs[2].ENA
ce_x4 => offs[3].ENA
ce_x4 => offs[4].ENA
ce_x4 => offs[5].ENA
ce_x4 => offs[6].ENA
ce_x4 => offs[7].ENA
ce_x4 => offs[8].ENA
ce_x4 => Next2[0].ENA
ce_x4 => Next2[1].ENA
ce_x4 => Next2[2].ENA
ce_x4 => Next2[3].ENA
ce_x4 => Next2[4].ENA
ce_x4 => Next2[5].ENA
ce_x4 => Next2[6].ENA
ce_x4 => Next2[7].ENA
ce_x4 => Next2[8].ENA
ce_x4 => Next2[9].ENA
ce_x4 => Next2[10].ENA
ce_x4 => Next2[11].ENA
ce_x4 => Next2[12].ENA
ce_x4 => Next2[13].ENA
ce_x4 => Next2[14].ENA
ce_x4 => Next2[15].ENA
ce_x4 => Next2[16].ENA
ce_x4 => Next2[17].ENA
ce_x4 => Prev2[0].ENA
ce_x4 => Prev2[1].ENA
ce_x4 => Prev2[2].ENA
ce_x4 => Prev2[3].ENA
ce_x4 => Prev2[4].ENA
ce_x4 => Prev2[5].ENA
ce_x4 => Prev2[6].ENA
ce_x4 => Prev2[7].ENA
ce_x4 => Prev2[8].ENA
ce_x4 => Prev2[9].ENA
ce_x4 => Prev2[10].ENA
ce_x4 => Prev2[11].ENA
ce_x4 => Prev2[12].ENA
ce_x4 => Prev2[13].ENA
ce_x4 => Prev2[14].ENA
ce_x4 => Prev2[15].ENA
ce_x4 => Prev2[16].ENA
ce_x4 => Prev2[17].ENA
ce_x4 => pattern[2].ENA
ce_x4 => pattern[3].ENA
ce_x4 => pattern[4].ENA
ce_x4 => pattern[5].ENA
ce_x4 => pattern[6].ENA
ce_x4 => pattern[7].ENA
inputpixel[0] => Next2.DATAB
inputpixel[0] => wrpix.DATAB
inputpixel[1] => Next2.DATAB
inputpixel[1] => wrpix.DATAB
inputpixel[2] => Next2.DATAB
inputpixel[2] => wrpix.DATAB
inputpixel[3] => Next2.DATAB
inputpixel[3] => wrpix.DATAB
inputpixel[4] => Next2.DATAB
inputpixel[4] => wrpix.DATAB
inputpixel[5] => Next2.DATAB
inputpixel[5] => wrpix.DATAB
inputpixel[6] => Next2.DATAB
inputpixel[6] => wrpix.DATAB
inputpixel[7] => Next2.DATAB
inputpixel[7] => wrpix.DATAB
inputpixel[8] => Next2.DATAB
inputpixel[8] => wrpix.DATAB
inputpixel[9] => Next2.DATAB
inputpixel[9] => wrpix.DATAB
inputpixel[10] => Next2.DATAB
inputpixel[10] => wrpix.DATAB
inputpixel[11] => Next2.DATAB
inputpixel[11] => wrpix.DATAB
inputpixel[12] => Next2.DATAB
inputpixel[12] => wrpix.DATAB
inputpixel[13] => Next2.DATAB
inputpixel[13] => wrpix.DATAB
inputpixel[14] => Next2.DATAB
inputpixel[14] => wrpix.DATAB
inputpixel[15] => Next2.DATAB
inputpixel[15] => wrpix.DATAB
inputpixel[16] => Next2.DATAB
inputpixel[16] => wrpix.DATAB
inputpixel[17] => Next2.DATAB
inputpixel[17] => wrpix.DATAB
mono => ~NO_FANOUT~
disable_hq2x => disable_hq2x.IN1
reset_frame => old_reset_frame.DATAB
reset_frame => always0.IN1
reset_line => always0.IN1
reset_line => old_reset_line.DATAIN
read_y[0] => read_y[0].IN1
read_y[1] => read_y[1].IN1
read_x[0] => read_x[0].IN1
read_x[1] => read_x[1].IN1
read_x[2] => read_x[2].IN1
read_x[3] => read_x[3].IN1
read_x[4] => read_x[4].IN1
read_x[5] => read_x[5].IN1
read_x[6] => read_x[6].IN1
read_x[7] => read_x[7].IN1
read_x[8] => read_x[8].IN1
read_x[9] => read_x[9].IN1
outpixel[0] <= hq2x_out:hq2x_out.q
outpixel[1] <= hq2x_out:hq2x_out.q
outpixel[2] <= hq2x_out:hq2x_out.q
outpixel[3] <= hq2x_out:hq2x_out.q
outpixel[4] <= hq2x_out:hq2x_out.q
outpixel[5] <= hq2x_out:hq2x_out.q
outpixel[6] <= hq2x_out:hq2x_out.q
outpixel[7] <= hq2x_out:hq2x_out.q
outpixel[8] <= hq2x_out:hq2x_out.q
outpixel[9] <= hq2x_out:hq2x_out.q
outpixel[10] <= hq2x_out:hq2x_out.q
outpixel[11] <= hq2x_out:hq2x_out.q
outpixel[12] <= hq2x_out:hq2x_out.q
outpixel[13] <= hq2x_out:hq2x_out.q
outpixel[14] <= hq2x_out:hq2x_out.q
outpixel[15] <= hq2x_out:hq2x_out.q
outpixel[16] <= hq2x_out:hq2x_out.q
outpixel[17] <= hq2x_out:hq2x_out.q


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|DiffCheck:diffcheck0
rgb1[0] => ~NO_FANOUT~
rgb1[1] => Add0.IN10
rgb1[2] => Add0.IN9
rgb1[3] => Add0.IN8
rgb1[4] => Add0.IN7
rgb1[5] => Add0.IN6
rgb1[6] => ~NO_FANOUT~
rgb1[7] => Add1.IN10
rgb1[8] => Add1.IN9
rgb1[9] => Add1.IN8
rgb1[10] => Add1.IN7
rgb1[11] => Add1.IN6
rgb1[12] => ~NO_FANOUT~
rgb1[13] => Add2.IN10
rgb1[14] => Add2.IN9
rgb1[15] => Add2.IN8
rgb1[16] => Add2.IN7
rgb1[17] => Add2.IN6
rgb2[0] => ~NO_FANOUT~
rgb2[1] => Add0.IN5
rgb2[2] => Add0.IN4
rgb2[3] => Add0.IN3
rgb2[4] => Add0.IN2
rgb2[5] => Add0.IN1
rgb2[6] => ~NO_FANOUT~
rgb2[7] => Add1.IN5
rgb2[8] => Add1.IN4
rgb2[9] => Add1.IN3
rgb2[10] => Add1.IN2
rgb2[11] => Add1.IN1
rgb2[12] => ~NO_FANOUT~
rgb2[13] => Add2.IN5
rgb2[14] => Add2.IN4
rgb2[15] => Add2.IN3
rgb2[16] => Add2.IN2
rgb2[17] => Add2.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|DiffCheck:diffcheck1
rgb1[0] => ~NO_FANOUT~
rgb1[1] => Add0.IN10
rgb1[2] => Add0.IN9
rgb1[3] => Add0.IN8
rgb1[4] => Add0.IN7
rgb1[5] => Add0.IN6
rgb1[6] => ~NO_FANOUT~
rgb1[7] => Add1.IN10
rgb1[8] => Add1.IN9
rgb1[9] => Add1.IN8
rgb1[10] => Add1.IN7
rgb1[11] => Add1.IN6
rgb1[12] => ~NO_FANOUT~
rgb1[13] => Add2.IN10
rgb1[14] => Add2.IN9
rgb1[15] => Add2.IN8
rgb1[16] => Add2.IN7
rgb1[17] => Add2.IN6
rgb2[0] => ~NO_FANOUT~
rgb2[1] => Add0.IN5
rgb2[2] => Add0.IN4
rgb2[3] => Add0.IN3
rgb2[4] => Add0.IN2
rgb2[5] => Add0.IN1
rgb2[6] => ~NO_FANOUT~
rgb2[7] => Add1.IN5
rgb2[8] => Add1.IN4
rgb2[9] => Add1.IN3
rgb2[10] => Add1.IN2
rgb2[11] => Add1.IN1
rgb2[12] => ~NO_FANOUT~
rgb2[13] => Add2.IN5
rgb2[14] => Add2.IN4
rgb2[15] => Add2.IN3
rgb2[16] => Add2.IN2
rgb2[17] => Add2.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[2] => Mux0.IN36
rule[2] => Decoder0.IN3
rule[2] => Mux1.IN36
rule[2] => Mux2.IN36
rule[2] => Mux3.IN19
rule[2] => Mux4.IN36
rule[2] => Mux5.IN36
rule[2] => Mux6.IN36
rule[2] => Mux7.IN36
rule[2] => Decoder1.IN4
rule[3] => Mux0.IN35
rule[3] => Decoder0.IN2
rule[3] => Mux1.IN35
rule[3] => Mux2.IN35
rule[3] => Mux3.IN18
rule[3] => Mux4.IN35
rule[3] => Mux5.IN35
rule[3] => Mux6.IN35
rule[3] => Mux7.IN35
rule[3] => Decoder1.IN3
rule[4] => Mux0.IN34
rule[4] => Mux1.IN34
rule[4] => Mux2.IN34
rule[4] => Mux3.IN17
rule[4] => Mux4.IN34
rule[4] => Mux5.IN34
rule[4] => Mux6.IN34
rule[4] => Mux7.IN34
rule[4] => Decoder1.IN2
rule[5] => Mux0.IN33
rule[5] => Decoder0.IN1
rule[5] => Mux1.IN33
rule[5] => Mux2.IN33
rule[5] => Mux3.IN16
rule[5] => Mux4.IN33
rule[5] => Mux5.IN33
rule[5] => Mux6.IN33
rule[5] => Mux7.IN33
rule[5] => Decoder1.IN1
disable_hq2x => op.OUTPUTSELECT
E[0] => Input1[0].IN1
E[1] => Input1[1].IN1
E[2] => Input1[2].IN1
E[3] => Input1[3].IN1
E[4] => Input1[4].IN1
E[5] => Input1[5].IN1
E[6] => Input1[6].IN1
E[7] => Input1[7].IN1
E[8] => Input1[8].IN1
E[9] => Input1[9].IN1
E[10] => Input1[10].IN1
E[11] => Input1[11].IN1
E[12] => Input1[12].IN1
E[13] => Input1[13].IN1
E[14] => Input1[14].IN1
E[15] => Input1[15].IN1
E[16] => Input1[16].IN1
E[17] => Input1[17].IN1
A[0] => comb.DATAB
A[1] => comb.DATAB
A[2] => comb.DATAB
A[3] => comb.DATAB
A[4] => comb.DATAB
A[5] => comb.DATAB
A[6] => comb.DATAB
A[7] => comb.DATAB
A[8] => comb.DATAB
A[9] => comb.DATAB
A[10] => comb.DATAB
A[11] => comb.DATAB
A[12] => comb.DATAB
A[13] => comb.DATAB
A[14] => comb.DATAB
A[15] => comb.DATAB
A[16] => comb.DATAB
A[17] => comb.DATAB
B[0] => comb.DATAB
B[0] => comb.DATAA
B[0] => comb.DATAB
B[1] => comb.DATAB
B[1] => comb.DATAA
B[1] => comb.DATAB
B[2] => comb.DATAB
B[2] => comb.DATAA
B[2] => comb.DATAB
B[3] => comb.DATAB
B[3] => comb.DATAA
B[3] => comb.DATAB
B[4] => comb.DATAB
B[4] => comb.DATAA
B[4] => comb.DATAB
B[5] => comb.DATAB
B[5] => comb.DATAA
B[5] => comb.DATAB
B[6] => comb.DATAB
B[6] => comb.DATAA
B[6] => comb.DATAB
B[7] => comb.DATAB
B[7] => comb.DATAA
B[7] => comb.DATAB
B[8] => comb.DATAB
B[8] => comb.DATAA
B[8] => comb.DATAB
B[9] => comb.DATAB
B[9] => comb.DATAA
B[9] => comb.DATAB
B[10] => comb.DATAB
B[10] => comb.DATAA
B[10] => comb.DATAB
B[11] => comb.DATAB
B[11] => comb.DATAA
B[11] => comb.DATAB
B[12] => comb.DATAB
B[12] => comb.DATAA
B[12] => comb.DATAB
B[13] => comb.DATAB
B[13] => comb.DATAA
B[13] => comb.DATAB
B[14] => comb.DATAB
B[14] => comb.DATAA
B[14] => comb.DATAB
B[15] => comb.DATAB
B[15] => comb.DATAA
B[15] => comb.DATAB
B[16] => comb.DATAB
B[16] => comb.DATAA
B[16] => comb.DATAB
B[17] => comb.DATAB
B[17] => comb.DATAA
B[17] => comb.DATAB
D[0] => comb.DATAB
D[0] => comb.DATAB
D[0] => comb.DATAA
D[1] => comb.DATAB
D[1] => comb.DATAB
D[1] => comb.DATAA
D[2] => comb.DATAB
D[2] => comb.DATAB
D[2] => comb.DATAA
D[3] => comb.DATAB
D[3] => comb.DATAB
D[3] => comb.DATAA
D[4] => comb.DATAB
D[4] => comb.DATAB
D[4] => comb.DATAA
D[5] => comb.DATAB
D[5] => comb.DATAB
D[5] => comb.DATAA
D[6] => comb.DATAB
D[6] => comb.DATAB
D[6] => comb.DATAA
D[7] => comb.DATAB
D[7] => comb.DATAB
D[7] => comb.DATAA
D[8] => comb.DATAB
D[8] => comb.DATAB
D[8] => comb.DATAA
D[9] => comb.DATAB
D[9] => comb.DATAB
D[9] => comb.DATAA
D[10] => comb.DATAB
D[10] => comb.DATAB
D[10] => comb.DATAA
D[11] => comb.DATAB
D[11] => comb.DATAB
D[11] => comb.DATAA
D[12] => comb.DATAB
D[12] => comb.DATAB
D[12] => comb.DATAA
D[13] => comb.DATAB
D[13] => comb.DATAB
D[13] => comb.DATAA
D[14] => comb.DATAB
D[14] => comb.DATAB
D[14] => comb.DATAA
D[15] => comb.DATAB
D[15] => comb.DATAB
D[15] => comb.DATAA
D[16] => comb.DATAB
D[16] => comb.DATAB
D[16] => comb.DATAA
D[17] => comb.DATAB
D[17] => comb.DATAB
D[17] => comb.DATAA
F[0] => comb.DATAA
F[1] => comb.DATAA
F[2] => comb.DATAA
F[3] => comb.DATAA
F[4] => comb.DATAA
F[5] => comb.DATAA
F[6] => comb.DATAA
F[7] => comb.DATAA
F[8] => comb.DATAA
F[9] => comb.DATAA
F[10] => comb.DATAA
F[11] => comb.DATAA
F[12] => comb.DATAA
F[13] => comb.DATAA
F[14] => comb.DATAA
F[15] => comb.DATAA
F[16] => comb.DATAA
F[17] => comb.DATAA
H[0] => comb.DATAA
H[1] => comb.DATAA
H[2] => comb.DATAA
H[3] => comb.DATAA
H[4] => comb.DATAA
H[5] => comb.DATAA
H[6] => comb.DATAA
H[7] => comb.DATAA
H[8] => comb.DATAA
H[9] => comb.DATAA
H[10] => comb.DATAA
H[11] => comb.DATAA
H[12] => comb.DATAA
H[13] => comb.DATAA
H[14] => comb.DATAA
H[15] => comb.DATAA
H[16] => comb.DATAA
H[17] => comb.DATAA
Result[0] <= InnerBlend:inner_blend1.port4
Result[1] <= InnerBlend:inner_blend1.port4
Result[2] <= InnerBlend:inner_blend1.port4
Result[3] <= InnerBlend:inner_blend1.port4
Result[4] <= InnerBlend:inner_blend1.port4
Result[5] <= InnerBlend:inner_blend1.port4
Result[6] <= InnerBlend:inner_blend2.port4
Result[7] <= InnerBlend:inner_blend2.port4
Result[8] <= InnerBlend:inner_blend2.port4
Result[9] <= InnerBlend:inner_blend2.port4
Result[10] <= InnerBlend:inner_blend2.port4
Result[11] <= InnerBlend:inner_blend2.port4
Result[12] <= InnerBlend:inner_blend3.port4
Result[13] <= InnerBlend:inner_blend3.port4
Result[14] <= InnerBlend:inner_blend3.port4
Result[15] <= InnerBlend:inner_blend3.port4
Result[16] <= InnerBlend:inner_blend3.port4
Result[17] <= InnerBlend:inner_blend3.port4


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker
rgb1[0] => ~NO_FANOUT~
rgb1[1] => Add0.IN10
rgb1[2] => Add0.IN9
rgb1[3] => Add0.IN8
rgb1[4] => Add0.IN7
rgb1[5] => Add0.IN6
rgb1[6] => ~NO_FANOUT~
rgb1[7] => Add1.IN10
rgb1[8] => Add1.IN9
rgb1[9] => Add1.IN8
rgb1[10] => Add1.IN7
rgb1[11] => Add1.IN6
rgb1[12] => ~NO_FANOUT~
rgb1[13] => Add2.IN10
rgb1[14] => Add2.IN9
rgb1[15] => Add2.IN8
rgb1[16] => Add2.IN7
rgb1[17] => Add2.IN6
rgb2[0] => ~NO_FANOUT~
rgb2[1] => Add0.IN5
rgb2[2] => Add0.IN4
rgb2[3] => Add0.IN3
rgb2[4] => Add0.IN2
rgb2[5] => Add0.IN1
rgb2[6] => ~NO_FANOUT~
rgb2[7] => Add1.IN5
rgb2[8] => Add1.IN4
rgb2[9] => Add1.IN3
rgb2[10] => Add1.IN2
rgb2[11] => Add1.IN1
rgb2[12] => ~NO_FANOUT~
rgb2[13] => Add2.IN5
rgb2[14] => Add2.IN4
rgb2[15] => Add2.IN3
rgb2[16] => Add2.IN2
rgb2[17] => Add2.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender|InnerBlend:inner_blend1
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => Cmul[1].OUTPUTSELECT
Op[1] => Cmul[8].OUTPUTSELECT
Op[1] => Cmul[7].OUTPUTSELECT
Op[1] => Cmul[6].OUTPUTSELECT
Op[1] => Cmul[5].OUTPUTSELECT
Op[1] => Cmul[4].OUTPUTSELECT
Op[1] => Cmul[3].OUTPUTSELECT
Op[1] => Cmul[2].OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => Bmul[1].OUTPUTSELECT
Op[3] => Bmul[8].OUTPUTSELECT
Op[3] => Bmul[7].OUTPUTSELECT
Op[3] => Bmul[6].OUTPUTSELECT
Op[3] => Bmul[5].OUTPUTSELECT
Op[3] => Bmul[4].OUTPUTSELECT
Op[3] => Bmul[3].OUTPUTSELECT
Op[3] => Bmul[2].OUTPUTSELECT
Op[4] => Bt[8].OUTPUTSELECT
Op[4] => Bt[7].OUTPUTSELECT
Op[4] => Bt[6].OUTPUTSELECT
Op[4] => Bt[5].OUTPUTSELECT
Op[4] => Bt[4].OUTPUTSELECT
Op[4] => Bt[3].OUTPUTSELECT
Op[4] => Bt[2].OUTPUTSELECT
Op[4] => Bt[1].OUTPUTSELECT
Op[4] => Bt[0].OUTPUTSELECT
Op[4] => Ct[8].OUTPUTSELECT
Op[4] => Ct[7].OUTPUTSELECT
Op[4] => Ct[6].OUTPUTSELECT
Op[4] => Ct[5].OUTPUTSELECT
Op[4] => Ct[4].OUTPUTSELECT
Op[4] => Ct[3].OUTPUTSELECT
Op[4] => Ct[2].OUTPUTSELECT
Op[4] => Ct[1].OUTPUTSELECT
Op[4] => Ct[0].OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => Amul[0].OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => Amul[1].OUTPUTSELECT
Op[7] => Amul[8].OUTPUTSELECT
Op[7] => Amul[7].OUTPUTSELECT
Op[7] => Amul[6].OUTPUTSELECT
Op[7] => Amul[5].OUTPUTSELECT
Op[7] => Amul[4].OUTPUTSELECT
Op[7] => Amul[3].OUTPUTSELECT
Op[7] => Amul[2].OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
A[0] => Amul[0].DATAB
A[0] => Add0.IN12
A[0] => Add1.IN12
A[0] => O.DATAB
A[1] => mul6x3.DATAB
A[1] => Add0.IN11
A[1] => Add1.IN11
A[1] => O.DATAB
A[2] => mul6x3.DATAB
A[2] => Add0.IN10
A[2] => Add1.IN10
A[2] => O.DATAB
A[3] => mul6x3.DATAB
A[3] => Add0.IN9
A[3] => Add1.IN9
A[3] => O.DATAB
A[4] => mul6x3.DATAB
A[4] => Add0.IN8
A[4] => Add1.IN8
A[4] => O.DATAB
A[5] => mul6x3.DATAB
A[5] => Add0.IN7
A[5] => Add1.IN7
A[5] => O.DATAB
B[0] => Bmul[1].DATAB
B[0] => Add2.IN12
B[0] => Bt[0].DATAA
B[1] => mul6x3.DATAB
B[1] => Add2.IN11
B[1] => Bt[1].DATAA
B[2] => mul6x3.DATAB
B[2] => Add2.IN10
B[2] => Bt[2].DATAA
B[3] => mul6x3.DATAB
B[3] => Add2.IN9
B[3] => Bt[3].DATAA
B[4] => mul6x3.DATAB
B[4] => Add2.IN8
B[4] => Bt[4].DATAA
B[5] => mul6x3.DATAB
B[5] => Add2.IN7
B[5] => Bt[5].DATAA
C[0] => Cmul[1].DATAB
C[0] => Add3.IN12
C[0] => Ct[0].DATAA
C[1] => mul6x3.DATAB
C[1] => Add3.IN11
C[1] => Ct[1].DATAA
C[2] => mul6x3.DATAB
C[2] => Add3.IN10
C[2] => Ct[2].DATAA
C[3] => mul6x3.DATAB
C[3] => Add3.IN9
C[3] => Ct[3].DATAA
C[4] => mul6x3.DATAB
C[4] => Add3.IN8
C[4] => Ct[4].DATAA
C[5] => mul6x3.DATAB
C[5] => Add3.IN7
C[5] => Ct[5].DATAA
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender|InnerBlend:inner_blend2
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => Cmul[1].OUTPUTSELECT
Op[1] => Cmul[8].OUTPUTSELECT
Op[1] => Cmul[7].OUTPUTSELECT
Op[1] => Cmul[6].OUTPUTSELECT
Op[1] => Cmul[5].OUTPUTSELECT
Op[1] => Cmul[4].OUTPUTSELECT
Op[1] => Cmul[3].OUTPUTSELECT
Op[1] => Cmul[2].OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => Bmul[1].OUTPUTSELECT
Op[3] => Bmul[8].OUTPUTSELECT
Op[3] => Bmul[7].OUTPUTSELECT
Op[3] => Bmul[6].OUTPUTSELECT
Op[3] => Bmul[5].OUTPUTSELECT
Op[3] => Bmul[4].OUTPUTSELECT
Op[3] => Bmul[3].OUTPUTSELECT
Op[3] => Bmul[2].OUTPUTSELECT
Op[4] => Bt[8].OUTPUTSELECT
Op[4] => Bt[7].OUTPUTSELECT
Op[4] => Bt[6].OUTPUTSELECT
Op[4] => Bt[5].OUTPUTSELECT
Op[4] => Bt[4].OUTPUTSELECT
Op[4] => Bt[3].OUTPUTSELECT
Op[4] => Bt[2].OUTPUTSELECT
Op[4] => Bt[1].OUTPUTSELECT
Op[4] => Bt[0].OUTPUTSELECT
Op[4] => Ct[8].OUTPUTSELECT
Op[4] => Ct[7].OUTPUTSELECT
Op[4] => Ct[6].OUTPUTSELECT
Op[4] => Ct[5].OUTPUTSELECT
Op[4] => Ct[4].OUTPUTSELECT
Op[4] => Ct[3].OUTPUTSELECT
Op[4] => Ct[2].OUTPUTSELECT
Op[4] => Ct[1].OUTPUTSELECT
Op[4] => Ct[0].OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => Amul[0].OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => Amul[1].OUTPUTSELECT
Op[7] => Amul[8].OUTPUTSELECT
Op[7] => Amul[7].OUTPUTSELECT
Op[7] => Amul[6].OUTPUTSELECT
Op[7] => Amul[5].OUTPUTSELECT
Op[7] => Amul[4].OUTPUTSELECT
Op[7] => Amul[3].OUTPUTSELECT
Op[7] => Amul[2].OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
A[0] => Amul[0].DATAB
A[0] => Add0.IN12
A[0] => Add1.IN12
A[0] => O.DATAB
A[1] => mul6x3.DATAB
A[1] => Add0.IN11
A[1] => Add1.IN11
A[1] => O.DATAB
A[2] => mul6x3.DATAB
A[2] => Add0.IN10
A[2] => Add1.IN10
A[2] => O.DATAB
A[3] => mul6x3.DATAB
A[3] => Add0.IN9
A[3] => Add1.IN9
A[3] => O.DATAB
A[4] => mul6x3.DATAB
A[4] => Add0.IN8
A[4] => Add1.IN8
A[4] => O.DATAB
A[5] => mul6x3.DATAB
A[5] => Add0.IN7
A[5] => Add1.IN7
A[5] => O.DATAB
B[0] => Bmul[1].DATAB
B[0] => Add2.IN12
B[0] => Bt[0].DATAA
B[1] => mul6x3.DATAB
B[1] => Add2.IN11
B[1] => Bt[1].DATAA
B[2] => mul6x3.DATAB
B[2] => Add2.IN10
B[2] => Bt[2].DATAA
B[3] => mul6x3.DATAB
B[3] => Add2.IN9
B[3] => Bt[3].DATAA
B[4] => mul6x3.DATAB
B[4] => Add2.IN8
B[4] => Bt[4].DATAA
B[5] => mul6x3.DATAB
B[5] => Add2.IN7
B[5] => Bt[5].DATAA
C[0] => Cmul[1].DATAB
C[0] => Add3.IN12
C[0] => Ct[0].DATAA
C[1] => mul6x3.DATAB
C[1] => Add3.IN11
C[1] => Ct[1].DATAA
C[2] => mul6x3.DATAB
C[2] => Add3.IN10
C[2] => Ct[2].DATAA
C[3] => mul6x3.DATAB
C[3] => Add3.IN9
C[3] => Ct[3].DATAA
C[4] => mul6x3.DATAB
C[4] => Add3.IN8
C[4] => Ct[4].DATAA
C[5] => mul6x3.DATAB
C[5] => Add3.IN7
C[5] => Ct[5].DATAA
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender|InnerBlend:inner_blend3
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => Cmul[1].OUTPUTSELECT
Op[1] => Cmul[8].OUTPUTSELECT
Op[1] => Cmul[7].OUTPUTSELECT
Op[1] => Cmul[6].OUTPUTSELECT
Op[1] => Cmul[5].OUTPUTSELECT
Op[1] => Cmul[4].OUTPUTSELECT
Op[1] => Cmul[3].OUTPUTSELECT
Op[1] => Cmul[2].OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => Bmul[1].OUTPUTSELECT
Op[3] => Bmul[8].OUTPUTSELECT
Op[3] => Bmul[7].OUTPUTSELECT
Op[3] => Bmul[6].OUTPUTSELECT
Op[3] => Bmul[5].OUTPUTSELECT
Op[3] => Bmul[4].OUTPUTSELECT
Op[3] => Bmul[3].OUTPUTSELECT
Op[3] => Bmul[2].OUTPUTSELECT
Op[4] => Bt[8].OUTPUTSELECT
Op[4] => Bt[7].OUTPUTSELECT
Op[4] => Bt[6].OUTPUTSELECT
Op[4] => Bt[5].OUTPUTSELECT
Op[4] => Bt[4].OUTPUTSELECT
Op[4] => Bt[3].OUTPUTSELECT
Op[4] => Bt[2].OUTPUTSELECT
Op[4] => Bt[1].OUTPUTSELECT
Op[4] => Bt[0].OUTPUTSELECT
Op[4] => Ct[8].OUTPUTSELECT
Op[4] => Ct[7].OUTPUTSELECT
Op[4] => Ct[6].OUTPUTSELECT
Op[4] => Ct[5].OUTPUTSELECT
Op[4] => Ct[4].OUTPUTSELECT
Op[4] => Ct[3].OUTPUTSELECT
Op[4] => Ct[2].OUTPUTSELECT
Op[4] => Ct[1].OUTPUTSELECT
Op[4] => Ct[0].OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => Amul[0].OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => Amul[1].OUTPUTSELECT
Op[7] => Amul[8].OUTPUTSELECT
Op[7] => Amul[7].OUTPUTSELECT
Op[7] => Amul[6].OUTPUTSELECT
Op[7] => Amul[5].OUTPUTSELECT
Op[7] => Amul[4].OUTPUTSELECT
Op[7] => Amul[3].OUTPUTSELECT
Op[7] => Amul[2].OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
A[0] => Amul[0].DATAB
A[0] => Add0.IN12
A[0] => Add1.IN12
A[0] => O.DATAB
A[1] => mul6x3.DATAB
A[1] => Add0.IN11
A[1] => Add1.IN11
A[1] => O.DATAB
A[2] => mul6x3.DATAB
A[2] => Add0.IN10
A[2] => Add1.IN10
A[2] => O.DATAB
A[3] => mul6x3.DATAB
A[3] => Add0.IN9
A[3] => Add1.IN9
A[3] => O.DATAB
A[4] => mul6x3.DATAB
A[4] => Add0.IN8
A[4] => Add1.IN8
A[4] => O.DATAB
A[5] => mul6x3.DATAB
A[5] => Add0.IN7
A[5] => Add1.IN7
A[5] => O.DATAB
B[0] => Bmul[1].DATAB
B[0] => Add2.IN12
B[0] => Bt[0].DATAA
B[1] => mul6x3.DATAB
B[1] => Add2.IN11
B[1] => Bt[1].DATAA
B[2] => mul6x3.DATAB
B[2] => Add2.IN10
B[2] => Bt[2].DATAA
B[3] => mul6x3.DATAB
B[3] => Add2.IN9
B[3] => Bt[3].DATAA
B[4] => mul6x3.DATAB
B[4] => Add2.IN8
B[4] => Bt[4].DATAA
B[5] => mul6x3.DATAB
B[5] => Add2.IN7
B[5] => Bt[5].DATAA
C[0] => Cmul[1].DATAB
C[0] => Add3.IN12
C[0] => Ct[0].DATAA
C[1] => mul6x3.DATAB
C[1] => Add3.IN11
C[1] => Ct[1].DATAA
C[2] => mul6x3.DATAB
C[2] => Add3.IN10
C[2] => Ct[2].DATAA
C[3] => mul6x3.DATAB
C[3] => Add3.IN9
C[3] => Ct[3].DATAA
C[4] => mul6x3.DATAB
C[4] => Add3.IN8
C[4] => Ct[4].DATAA
C[5] => mul6x3.DATAB
C[5] => Add3.IN7
C[5] => Ct[5].DATAA
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in
clk => clk.IN2
rdaddr[0] => rdaddr[0].IN2
rdaddr[1] => rdaddr[1].IN2
rdaddr[2] => rdaddr[2].IN2
rdaddr[3] => rdaddr[3].IN2
rdaddr[4] => rdaddr[4].IN2
rdaddr[5] => rdaddr[5].IN2
rdaddr[6] => rdaddr[6].IN2
rdaddr[7] => rdaddr[7].IN2
rdaddr[8] => rdaddr[8].IN2
rdbuf => Decoder0.IN0
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
wraddr[0] => wraddr[0].IN2
wraddr[1] => wraddr[1].IN2
wraddr[2] => wraddr[2].IN2
wraddr[3] => wraddr[3].IN2
wraddr[4] => wraddr[4].IN2
wraddr[5] => wraddr[5].IN2
wraddr[6] => wraddr[6].IN2
wraddr[7] => wraddr[7].IN2
wraddr[8] => wraddr[8].IN2
wrbuf => comb.IN0
wrbuf => comb.IN0
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
wren => comb.IN1
wren => comb.IN1


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component
wren_a => altsyncram_i8o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i8o1:auto_generated.data_a[0]
data_a[1] => altsyncram_i8o1:auto_generated.data_a[1]
data_a[2] => altsyncram_i8o1:auto_generated.data_a[2]
data_a[3] => altsyncram_i8o1:auto_generated.data_a[3]
data_a[4] => altsyncram_i8o1:auto_generated.data_a[4]
data_a[5] => altsyncram_i8o1:auto_generated.data_a[5]
data_a[6] => altsyncram_i8o1:auto_generated.data_a[6]
data_a[7] => altsyncram_i8o1:auto_generated.data_a[7]
data_a[8] => altsyncram_i8o1:auto_generated.data_a[8]
data_a[9] => altsyncram_i8o1:auto_generated.data_a[9]
data_a[10] => altsyncram_i8o1:auto_generated.data_a[10]
data_a[11] => altsyncram_i8o1:auto_generated.data_a[11]
data_a[12] => altsyncram_i8o1:auto_generated.data_a[12]
data_a[13] => altsyncram_i8o1:auto_generated.data_a[13]
data_a[14] => altsyncram_i8o1:auto_generated.data_a[14]
data_a[15] => altsyncram_i8o1:auto_generated.data_a[15]
data_a[16] => altsyncram_i8o1:auto_generated.data_a[16]
data_a[17] => altsyncram_i8o1:auto_generated.data_a[17]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
address_a[0] => altsyncram_i8o1:auto_generated.address_a[0]
address_a[1] => altsyncram_i8o1:auto_generated.address_a[1]
address_a[2] => altsyncram_i8o1:auto_generated.address_a[2]
address_a[3] => altsyncram_i8o1:auto_generated.address_a[3]
address_a[4] => altsyncram_i8o1:auto_generated.address_a[4]
address_a[5] => altsyncram_i8o1:auto_generated.address_a[5]
address_a[6] => altsyncram_i8o1:auto_generated.address_a[6]
address_a[7] => altsyncram_i8o1:auto_generated.address_a[7]
address_a[8] => altsyncram_i8o1:auto_generated.address_a[8]
address_b[0] => altsyncram_i8o1:auto_generated.address_b[0]
address_b[1] => altsyncram_i8o1:auto_generated.address_b[1]
address_b[2] => altsyncram_i8o1:auto_generated.address_b[2]
address_b[3] => altsyncram_i8o1:auto_generated.address_b[3]
address_b[4] => altsyncram_i8o1:auto_generated.address_b[4]
address_b[5] => altsyncram_i8o1:auto_generated.address_b[5]
address_b[6] => altsyncram_i8o1:auto_generated.address_b[6]
address_b[7] => altsyncram_i8o1:auto_generated.address_b[7]
address_b[8] => altsyncram_i8o1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i8o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_b[0] <= altsyncram_i8o1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i8o1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i8o1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i8o1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i8o1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i8o1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i8o1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i8o1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i8o1:auto_generated.q_b[8]
q_b[9] <= altsyncram_i8o1:auto_generated.q_b[9]
q_b[10] <= altsyncram_i8o1:auto_generated.q_b[10]
q_b[11] <= altsyncram_i8o1:auto_generated.q_b[11]
q_b[12] <= altsyncram_i8o1:auto_generated.q_b[12]
q_b[13] <= altsyncram_i8o1:auto_generated.q_b[13]
q_b[14] <= altsyncram_i8o1:auto_generated.q_b[14]
q_b[15] <= altsyncram_i8o1:auto_generated.q_b[15]
q_b[16] <= altsyncram_i8o1:auto_generated.q_b[16]
q_b[17] <= altsyncram_i8o1:auto_generated.q_b[17]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component
wren_a => altsyncram_i8o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i8o1:auto_generated.data_a[0]
data_a[1] => altsyncram_i8o1:auto_generated.data_a[1]
data_a[2] => altsyncram_i8o1:auto_generated.data_a[2]
data_a[3] => altsyncram_i8o1:auto_generated.data_a[3]
data_a[4] => altsyncram_i8o1:auto_generated.data_a[4]
data_a[5] => altsyncram_i8o1:auto_generated.data_a[5]
data_a[6] => altsyncram_i8o1:auto_generated.data_a[6]
data_a[7] => altsyncram_i8o1:auto_generated.data_a[7]
data_a[8] => altsyncram_i8o1:auto_generated.data_a[8]
data_a[9] => altsyncram_i8o1:auto_generated.data_a[9]
data_a[10] => altsyncram_i8o1:auto_generated.data_a[10]
data_a[11] => altsyncram_i8o1:auto_generated.data_a[11]
data_a[12] => altsyncram_i8o1:auto_generated.data_a[12]
data_a[13] => altsyncram_i8o1:auto_generated.data_a[13]
data_a[14] => altsyncram_i8o1:auto_generated.data_a[14]
data_a[15] => altsyncram_i8o1:auto_generated.data_a[15]
data_a[16] => altsyncram_i8o1:auto_generated.data_a[16]
data_a[17] => altsyncram_i8o1:auto_generated.data_a[17]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
address_a[0] => altsyncram_i8o1:auto_generated.address_a[0]
address_a[1] => altsyncram_i8o1:auto_generated.address_a[1]
address_a[2] => altsyncram_i8o1:auto_generated.address_a[2]
address_a[3] => altsyncram_i8o1:auto_generated.address_a[3]
address_a[4] => altsyncram_i8o1:auto_generated.address_a[4]
address_a[5] => altsyncram_i8o1:auto_generated.address_a[5]
address_a[6] => altsyncram_i8o1:auto_generated.address_a[6]
address_a[7] => altsyncram_i8o1:auto_generated.address_a[7]
address_a[8] => altsyncram_i8o1:auto_generated.address_a[8]
address_b[0] => altsyncram_i8o1:auto_generated.address_b[0]
address_b[1] => altsyncram_i8o1:auto_generated.address_b[1]
address_b[2] => altsyncram_i8o1:auto_generated.address_b[2]
address_b[3] => altsyncram_i8o1:auto_generated.address_b[3]
address_b[4] => altsyncram_i8o1:auto_generated.address_b[4]
address_b[5] => altsyncram_i8o1:auto_generated.address_b[5]
address_b[6] => altsyncram_i8o1:auto_generated.address_b[6]
address_b[7] => altsyncram_i8o1:auto_generated.address_b[7]
address_b[8] => altsyncram_i8o1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i8o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_b[0] <= altsyncram_i8o1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i8o1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i8o1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i8o1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i8o1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i8o1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i8o1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i8o1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i8o1:auto_generated.q_b[8]
q_b[9] <= altsyncram_i8o1:auto_generated.q_b[9]
q_b[10] <= altsyncram_i8o1:auto_generated.q_b[10]
q_b[11] <= altsyncram_i8o1:auto_generated.q_b[11]
q_b[12] <= altsyncram_i8o1:auto_generated.q_b[12]
q_b[13] <= altsyncram_i8o1:auto_generated.q_b[13]
q_b[14] <= altsyncram_i8o1:auto_generated.q_b[14]
q_b[15] <= altsyncram_i8o1:auto_generated.q_b[15]
q_b[16] <= altsyncram_i8o1:auto_generated.q_b[16]
q_b[17] <= altsyncram_i8o1:auto_generated.q_b[17]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out
clk => clk.IN4
rdaddr[0] => rdaddr[0].IN4
rdaddr[1] => rdaddr[1].IN4
rdaddr[2] => rdaddr[2].IN4
rdaddr[3] => rdaddr[3].IN4
rdaddr[4] => rdaddr[4].IN4
rdaddr[5] => rdaddr[5].IN4
rdaddr[6] => rdaddr[6].IN4
rdaddr[7] => rdaddr[7].IN4
rdaddr[8] => rdaddr[8].IN4
rdaddr[9] => rdaddr[9].IN4
rdbuf[0] => Mux0.IN1
rdbuf[0] => Mux1.IN1
rdbuf[0] => Mux2.IN1
rdbuf[0] => Mux3.IN1
rdbuf[0] => Mux4.IN1
rdbuf[0] => Mux5.IN1
rdbuf[0] => Mux6.IN1
rdbuf[0] => Mux7.IN1
rdbuf[0] => Mux8.IN1
rdbuf[0] => Mux9.IN1
rdbuf[0] => Mux10.IN1
rdbuf[0] => Mux11.IN1
rdbuf[0] => Mux12.IN1
rdbuf[0] => Mux13.IN1
rdbuf[0] => Mux14.IN1
rdbuf[0] => Mux15.IN1
rdbuf[0] => Mux16.IN1
rdbuf[0] => Mux17.IN1
rdbuf[1] => Mux0.IN0
rdbuf[1] => Mux1.IN0
rdbuf[1] => Mux2.IN0
rdbuf[1] => Mux3.IN0
rdbuf[1] => Mux4.IN0
rdbuf[1] => Mux5.IN0
rdbuf[1] => Mux6.IN0
rdbuf[1] => Mux7.IN0
rdbuf[1] => Mux8.IN0
rdbuf[1] => Mux9.IN0
rdbuf[1] => Mux10.IN0
rdbuf[1] => Mux11.IN0
rdbuf[1] => Mux12.IN0
rdbuf[1] => Mux13.IN0
rdbuf[1] => Mux14.IN0
rdbuf[1] => Mux15.IN0
rdbuf[1] => Mux16.IN0
rdbuf[1] => Mux17.IN0
q[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
wraddr[0] => wraddr[0].IN4
wraddr[1] => wraddr[1].IN4
wraddr[2] => wraddr[2].IN4
wraddr[3] => wraddr[3].IN4
wraddr[4] => wraddr[4].IN4
wraddr[5] => wraddr[5].IN4
wraddr[6] => wraddr[6].IN4
wraddr[7] => wraddr[7].IN4
wraddr[8] => wraddr[8].IN4
wraddr[9] => wraddr[9].IN4
wrbuf[0] => Equal0.IN31
wrbuf[0] => Equal1.IN0
wrbuf[0] => Equal2.IN31
wrbuf[0] => Equal3.IN1
wrbuf[1] => Equal0.IN30
wrbuf[1] => Equal1.IN31
wrbuf[1] => Equal2.IN0
wrbuf[1] => Equal3.IN0
data[0] => data[0].IN4
data[1] => data[1].IN4
data[2] => data[2].IN4
data[3] => data[3].IN4
data[4] => data[4].IN4
data[5] => data[5].IN4
data[6] => data[6].IN4
data[7] => data[7].IN4
data[8] => data[8].IN4
data[9] => data[9].IN4
data[10] => data[10].IN4
data[11] => data[11].IN4
data[12] => data[12].IN4
data[13] => data[13].IN4
data[14] => data[14].IN4
data[15] => data[15].IN4
data[16] => data[16].IN4
data[17] => data[17].IN4
wren => comb.IN1
wren => comb.IN1
wren => comb.IN1
wren => comb.IN1


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component
wren_a => altsyncram_ebo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ebo1:auto_generated.data_a[0]
data_a[1] => altsyncram_ebo1:auto_generated.data_a[1]
data_a[2] => altsyncram_ebo1:auto_generated.data_a[2]
data_a[3] => altsyncram_ebo1:auto_generated.data_a[3]
data_a[4] => altsyncram_ebo1:auto_generated.data_a[4]
data_a[5] => altsyncram_ebo1:auto_generated.data_a[5]
data_a[6] => altsyncram_ebo1:auto_generated.data_a[6]
data_a[7] => altsyncram_ebo1:auto_generated.data_a[7]
data_a[8] => altsyncram_ebo1:auto_generated.data_a[8]
data_a[9] => altsyncram_ebo1:auto_generated.data_a[9]
data_a[10] => altsyncram_ebo1:auto_generated.data_a[10]
data_a[11] => altsyncram_ebo1:auto_generated.data_a[11]
data_a[12] => altsyncram_ebo1:auto_generated.data_a[12]
data_a[13] => altsyncram_ebo1:auto_generated.data_a[13]
data_a[14] => altsyncram_ebo1:auto_generated.data_a[14]
data_a[15] => altsyncram_ebo1:auto_generated.data_a[15]
data_a[16] => altsyncram_ebo1:auto_generated.data_a[16]
data_a[17] => altsyncram_ebo1:auto_generated.data_a[17]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
address_a[0] => altsyncram_ebo1:auto_generated.address_a[0]
address_a[1] => altsyncram_ebo1:auto_generated.address_a[1]
address_a[2] => altsyncram_ebo1:auto_generated.address_a[2]
address_a[3] => altsyncram_ebo1:auto_generated.address_a[3]
address_a[4] => altsyncram_ebo1:auto_generated.address_a[4]
address_a[5] => altsyncram_ebo1:auto_generated.address_a[5]
address_a[6] => altsyncram_ebo1:auto_generated.address_a[6]
address_a[7] => altsyncram_ebo1:auto_generated.address_a[7]
address_a[8] => altsyncram_ebo1:auto_generated.address_a[8]
address_a[9] => altsyncram_ebo1:auto_generated.address_a[9]
address_b[0] => altsyncram_ebo1:auto_generated.address_b[0]
address_b[1] => altsyncram_ebo1:auto_generated.address_b[1]
address_b[2] => altsyncram_ebo1:auto_generated.address_b[2]
address_b[3] => altsyncram_ebo1:auto_generated.address_b[3]
address_b[4] => altsyncram_ebo1:auto_generated.address_b[4]
address_b[5] => altsyncram_ebo1:auto_generated.address_b[5]
address_b[6] => altsyncram_ebo1:auto_generated.address_b[6]
address_b[7] => altsyncram_ebo1:auto_generated.address_b[7]
address_b[8] => altsyncram_ebo1:auto_generated.address_b[8]
address_b[9] => altsyncram_ebo1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ebo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_b[0] <= altsyncram_ebo1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ebo1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ebo1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ebo1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ebo1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ebo1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ebo1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ebo1:auto_generated.q_b[7]
q_b[8] <= altsyncram_ebo1:auto_generated.q_b[8]
q_b[9] <= altsyncram_ebo1:auto_generated.q_b[9]
q_b[10] <= altsyncram_ebo1:auto_generated.q_b[10]
q_b[11] <= altsyncram_ebo1:auto_generated.q_b[11]
q_b[12] <= altsyncram_ebo1:auto_generated.q_b[12]
q_b[13] <= altsyncram_ebo1:auto_generated.q_b[13]
q_b[14] <= altsyncram_ebo1:auto_generated.q_b[14]
q_b[15] <= altsyncram_ebo1:auto_generated.q_b[15]
q_b[16] <= altsyncram_ebo1:auto_generated.q_b[16]
q_b[17] <= altsyncram_ebo1:auto_generated.q_b[17]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component
wren_a => altsyncram_ebo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ebo1:auto_generated.data_a[0]
data_a[1] => altsyncram_ebo1:auto_generated.data_a[1]
data_a[2] => altsyncram_ebo1:auto_generated.data_a[2]
data_a[3] => altsyncram_ebo1:auto_generated.data_a[3]
data_a[4] => altsyncram_ebo1:auto_generated.data_a[4]
data_a[5] => altsyncram_ebo1:auto_generated.data_a[5]
data_a[6] => altsyncram_ebo1:auto_generated.data_a[6]
data_a[7] => altsyncram_ebo1:auto_generated.data_a[7]
data_a[8] => altsyncram_ebo1:auto_generated.data_a[8]
data_a[9] => altsyncram_ebo1:auto_generated.data_a[9]
data_a[10] => altsyncram_ebo1:auto_generated.data_a[10]
data_a[11] => altsyncram_ebo1:auto_generated.data_a[11]
data_a[12] => altsyncram_ebo1:auto_generated.data_a[12]
data_a[13] => altsyncram_ebo1:auto_generated.data_a[13]
data_a[14] => altsyncram_ebo1:auto_generated.data_a[14]
data_a[15] => altsyncram_ebo1:auto_generated.data_a[15]
data_a[16] => altsyncram_ebo1:auto_generated.data_a[16]
data_a[17] => altsyncram_ebo1:auto_generated.data_a[17]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
address_a[0] => altsyncram_ebo1:auto_generated.address_a[0]
address_a[1] => altsyncram_ebo1:auto_generated.address_a[1]
address_a[2] => altsyncram_ebo1:auto_generated.address_a[2]
address_a[3] => altsyncram_ebo1:auto_generated.address_a[3]
address_a[4] => altsyncram_ebo1:auto_generated.address_a[4]
address_a[5] => altsyncram_ebo1:auto_generated.address_a[5]
address_a[6] => altsyncram_ebo1:auto_generated.address_a[6]
address_a[7] => altsyncram_ebo1:auto_generated.address_a[7]
address_a[8] => altsyncram_ebo1:auto_generated.address_a[8]
address_a[9] => altsyncram_ebo1:auto_generated.address_a[9]
address_b[0] => altsyncram_ebo1:auto_generated.address_b[0]
address_b[1] => altsyncram_ebo1:auto_generated.address_b[1]
address_b[2] => altsyncram_ebo1:auto_generated.address_b[2]
address_b[3] => altsyncram_ebo1:auto_generated.address_b[3]
address_b[4] => altsyncram_ebo1:auto_generated.address_b[4]
address_b[5] => altsyncram_ebo1:auto_generated.address_b[5]
address_b[6] => altsyncram_ebo1:auto_generated.address_b[6]
address_b[7] => altsyncram_ebo1:auto_generated.address_b[7]
address_b[8] => altsyncram_ebo1:auto_generated.address_b[8]
address_b[9] => altsyncram_ebo1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ebo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_b[0] <= altsyncram_ebo1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ebo1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ebo1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ebo1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ebo1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ebo1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ebo1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ebo1:auto_generated.q_b[7]
q_b[8] <= altsyncram_ebo1:auto_generated.q_b[8]
q_b[9] <= altsyncram_ebo1:auto_generated.q_b[9]
q_b[10] <= altsyncram_ebo1:auto_generated.q_b[10]
q_b[11] <= altsyncram_ebo1:auto_generated.q_b[11]
q_b[12] <= altsyncram_ebo1:auto_generated.q_b[12]
q_b[13] <= altsyncram_ebo1:auto_generated.q_b[13]
q_b[14] <= altsyncram_ebo1:auto_generated.q_b[14]
q_b[15] <= altsyncram_ebo1:auto_generated.q_b[15]
q_b[16] <= altsyncram_ebo1:auto_generated.q_b[16]
q_b[17] <= altsyncram_ebo1:auto_generated.q_b[17]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component
wren_a => altsyncram_ebo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ebo1:auto_generated.data_a[0]
data_a[1] => altsyncram_ebo1:auto_generated.data_a[1]
data_a[2] => altsyncram_ebo1:auto_generated.data_a[2]
data_a[3] => altsyncram_ebo1:auto_generated.data_a[3]
data_a[4] => altsyncram_ebo1:auto_generated.data_a[4]
data_a[5] => altsyncram_ebo1:auto_generated.data_a[5]
data_a[6] => altsyncram_ebo1:auto_generated.data_a[6]
data_a[7] => altsyncram_ebo1:auto_generated.data_a[7]
data_a[8] => altsyncram_ebo1:auto_generated.data_a[8]
data_a[9] => altsyncram_ebo1:auto_generated.data_a[9]
data_a[10] => altsyncram_ebo1:auto_generated.data_a[10]
data_a[11] => altsyncram_ebo1:auto_generated.data_a[11]
data_a[12] => altsyncram_ebo1:auto_generated.data_a[12]
data_a[13] => altsyncram_ebo1:auto_generated.data_a[13]
data_a[14] => altsyncram_ebo1:auto_generated.data_a[14]
data_a[15] => altsyncram_ebo1:auto_generated.data_a[15]
data_a[16] => altsyncram_ebo1:auto_generated.data_a[16]
data_a[17] => altsyncram_ebo1:auto_generated.data_a[17]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
address_a[0] => altsyncram_ebo1:auto_generated.address_a[0]
address_a[1] => altsyncram_ebo1:auto_generated.address_a[1]
address_a[2] => altsyncram_ebo1:auto_generated.address_a[2]
address_a[3] => altsyncram_ebo1:auto_generated.address_a[3]
address_a[4] => altsyncram_ebo1:auto_generated.address_a[4]
address_a[5] => altsyncram_ebo1:auto_generated.address_a[5]
address_a[6] => altsyncram_ebo1:auto_generated.address_a[6]
address_a[7] => altsyncram_ebo1:auto_generated.address_a[7]
address_a[8] => altsyncram_ebo1:auto_generated.address_a[8]
address_a[9] => altsyncram_ebo1:auto_generated.address_a[9]
address_b[0] => altsyncram_ebo1:auto_generated.address_b[0]
address_b[1] => altsyncram_ebo1:auto_generated.address_b[1]
address_b[2] => altsyncram_ebo1:auto_generated.address_b[2]
address_b[3] => altsyncram_ebo1:auto_generated.address_b[3]
address_b[4] => altsyncram_ebo1:auto_generated.address_b[4]
address_b[5] => altsyncram_ebo1:auto_generated.address_b[5]
address_b[6] => altsyncram_ebo1:auto_generated.address_b[6]
address_b[7] => altsyncram_ebo1:auto_generated.address_b[7]
address_b[8] => altsyncram_ebo1:auto_generated.address_b[8]
address_b[9] => altsyncram_ebo1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ebo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_b[0] <= altsyncram_ebo1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ebo1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ebo1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ebo1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ebo1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ebo1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ebo1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ebo1:auto_generated.q_b[7]
q_b[8] <= altsyncram_ebo1:auto_generated.q_b[8]
q_b[9] <= altsyncram_ebo1:auto_generated.q_b[9]
q_b[10] <= altsyncram_ebo1:auto_generated.q_b[10]
q_b[11] <= altsyncram_ebo1:auto_generated.q_b[11]
q_b[12] <= altsyncram_ebo1:auto_generated.q_b[12]
q_b[13] <= altsyncram_ebo1:auto_generated.q_b[13]
q_b[14] <= altsyncram_ebo1:auto_generated.q_b[14]
q_b[15] <= altsyncram_ebo1:auto_generated.q_b[15]
q_b[16] <= altsyncram_ebo1:auto_generated.q_b[16]
q_b[17] <= altsyncram_ebo1:auto_generated.q_b[17]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component
wren_a => altsyncram_ebo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ebo1:auto_generated.data_a[0]
data_a[1] => altsyncram_ebo1:auto_generated.data_a[1]
data_a[2] => altsyncram_ebo1:auto_generated.data_a[2]
data_a[3] => altsyncram_ebo1:auto_generated.data_a[3]
data_a[4] => altsyncram_ebo1:auto_generated.data_a[4]
data_a[5] => altsyncram_ebo1:auto_generated.data_a[5]
data_a[6] => altsyncram_ebo1:auto_generated.data_a[6]
data_a[7] => altsyncram_ebo1:auto_generated.data_a[7]
data_a[8] => altsyncram_ebo1:auto_generated.data_a[8]
data_a[9] => altsyncram_ebo1:auto_generated.data_a[9]
data_a[10] => altsyncram_ebo1:auto_generated.data_a[10]
data_a[11] => altsyncram_ebo1:auto_generated.data_a[11]
data_a[12] => altsyncram_ebo1:auto_generated.data_a[12]
data_a[13] => altsyncram_ebo1:auto_generated.data_a[13]
data_a[14] => altsyncram_ebo1:auto_generated.data_a[14]
data_a[15] => altsyncram_ebo1:auto_generated.data_a[15]
data_a[16] => altsyncram_ebo1:auto_generated.data_a[16]
data_a[17] => altsyncram_ebo1:auto_generated.data_a[17]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
address_a[0] => altsyncram_ebo1:auto_generated.address_a[0]
address_a[1] => altsyncram_ebo1:auto_generated.address_a[1]
address_a[2] => altsyncram_ebo1:auto_generated.address_a[2]
address_a[3] => altsyncram_ebo1:auto_generated.address_a[3]
address_a[4] => altsyncram_ebo1:auto_generated.address_a[4]
address_a[5] => altsyncram_ebo1:auto_generated.address_a[5]
address_a[6] => altsyncram_ebo1:auto_generated.address_a[6]
address_a[7] => altsyncram_ebo1:auto_generated.address_a[7]
address_a[8] => altsyncram_ebo1:auto_generated.address_a[8]
address_a[9] => altsyncram_ebo1:auto_generated.address_a[9]
address_b[0] => altsyncram_ebo1:auto_generated.address_b[0]
address_b[1] => altsyncram_ebo1:auto_generated.address_b[1]
address_b[2] => altsyncram_ebo1:auto_generated.address_b[2]
address_b[3] => altsyncram_ebo1:auto_generated.address_b[3]
address_b[4] => altsyncram_ebo1:auto_generated.address_b[4]
address_b[5] => altsyncram_ebo1:auto_generated.address_b[5]
address_b[6] => altsyncram_ebo1:auto_generated.address_b[6]
address_b[7] => altsyncram_ebo1:auto_generated.address_b[7]
address_b[8] => altsyncram_ebo1:auto_generated.address_b[8]
address_b[9] => altsyncram_ebo1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ebo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_b[0] <= altsyncram_ebo1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ebo1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ebo1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ebo1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ebo1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ebo1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ebo1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ebo1:auto_generated.q_b[7]
q_b[8] <= altsyncram_ebo1:auto_generated.q_b[8]
q_b[9] <= altsyncram_ebo1:auto_generated.q_b[9]
q_b[10] <= altsyncram_ebo1:auto_generated.q_b[10]
q_b[11] <= altsyncram_ebo1:auto_generated.q_b[11]
q_b[12] <= altsyncram_ebo1:auto_generated.q_b[12]
q_b[13] <= altsyncram_ebo1:auto_generated.q_b[13]
q_b[14] <= altsyncram_ebo1:auto_generated.q_b[14]
q_b[15] <= altsyncram_ebo1:auto_generated.q_b[15]
q_b[16] <= altsyncram_ebo1:auto_generated.q_b[16]
q_b[17] <= altsyncram_ebo1:auto_generated.q_b[17]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pooyan_MiST|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0


|Pooyan_MiST|video_mixer:video_mixer|osd:osd
clk_sys => osd_byte[0].CLK
clk_sys => osd_byte[1].CLK
clk_sys => osd_byte[2].CLK
clk_sys => osd_byte[3].CLK
clk_sys => osd_byte[4].CLK
clk_sys => osd_byte[5].CLK
clk_sys => osd_byte[6].CLK
clk_sys => osd_byte[7].CLK
clk_sys => vs_low[0].CLK
clk_sys => vs_low[1].CLK
clk_sys => vs_low[2].CLK
clk_sys => vs_low[3].CLK
clk_sys => vs_low[4].CLK
clk_sys => vs_low[5].CLK
clk_sys => vs_low[6].CLK
clk_sys => vs_low[7].CLK
clk_sys => vs_low[8].CLK
clk_sys => vs_low[9].CLK
clk_sys => vs_high[0].CLK
clk_sys => vs_high[1].CLK
clk_sys => vs_high[2].CLK
clk_sys => vs_high[3].CLK
clk_sys => vs_high[4].CLK
clk_sys => vs_high[5].CLK
clk_sys => vs_high[6].CLK
clk_sys => vs_high[7].CLK
clk_sys => vs_high[8].CLK
clk_sys => vs_high[9].CLK
clk_sys => vsD2.CLK
clk_sys => vsD.CLK
clk_sys => v_cnt[0].CLK
clk_sys => v_cnt[1].CLK
clk_sys => v_cnt[2].CLK
clk_sys => v_cnt[3].CLK
clk_sys => v_cnt[4].CLK
clk_sys => v_cnt[5].CLK
clk_sys => v_cnt[6].CLK
clk_sys => v_cnt[7].CLK
clk_sys => v_cnt[8].CLK
clk_sys => v_cnt[9].CLK
clk_sys => hs_low[0].CLK
clk_sys => hs_low[1].CLK
clk_sys => hs_low[2].CLK
clk_sys => hs_low[3].CLK
clk_sys => hs_low[4].CLK
clk_sys => hs_low[5].CLK
clk_sys => hs_low[6].CLK
clk_sys => hs_low[7].CLK
clk_sys => hs_low[8].CLK
clk_sys => hs_low[9].CLK
clk_sys => hs_high[0].CLK
clk_sys => hs_high[1].CLK
clk_sys => hs_high[2].CLK
clk_sys => hs_high[3].CLK
clk_sys => hs_high[4].CLK
clk_sys => hs_high[5].CLK
clk_sys => hs_high[6].CLK
clk_sys => hs_high[7].CLK
clk_sys => hs_high[8].CLK
clk_sys => hs_high[9].CLK
clk_sys => h_cnt[0].CLK
clk_sys => h_cnt[1].CLK
clk_sys => h_cnt[2].CLK
clk_sys => h_cnt[3].CLK
clk_sys => h_cnt[4].CLK
clk_sys => h_cnt[5].CLK
clk_sys => h_cnt[6].CLK
clk_sys => h_cnt[7].CLK
clk_sys => h_cnt[8].CLK
clk_sys => h_cnt[9].CLK
clk_sys => hsD2.CLK
clk_sys => hsD.CLK
clk_sys => pixsz[0].CLK
clk_sys => pixsz[1].CLK
clk_sys => pixsz[2].CLK
clk_sys => pixsz[3].CLK
clk_sys => pixsz[4].CLK
clk_sys => pixsz[5].CLK
clk_sys => pixsz[6].CLK
clk_sys => pixsz[7].CLK
clk_sys => pixsz[8].CLK
clk_sys => pixsz[9].CLK
clk_sys => pixsz[10].CLK
clk_sys => pixsz[11].CLK
clk_sys => pixsz[12].CLK
clk_sys => pixsz[13].CLK
clk_sys => pixsz[14].CLK
clk_sys => pixsz[15].CLK
clk_sys => pixsz[16].CLK
clk_sys => pixsz[17].CLK
clk_sys => pixsz[18].CLK
clk_sys => pixsz[19].CLK
clk_sys => pixsz[20].CLK
clk_sys => pixsz[21].CLK
clk_sys => pixsz[22].CLK
clk_sys => pixsz[23].CLK
clk_sys => pixsz[24].CLK
clk_sys => pixsz[25].CLK
clk_sys => pixsz[26].CLK
clk_sys => pixsz[27].CLK
clk_sys => pixsz[28].CLK
clk_sys => pixsz[29].CLK
clk_sys => pixsz[30].CLK
clk_sys => pixsz[31].CLK
clk_sys => ce_pix.CLK
clk_sys => pixcnt[0].CLK
clk_sys => pixcnt[1].CLK
clk_sys => pixcnt[2].CLK
clk_sys => pixcnt[3].CLK
clk_sys => pixcnt[4].CLK
clk_sys => pixcnt[5].CLK
clk_sys => pixcnt[6].CLK
clk_sys => pixcnt[7].CLK
clk_sys => pixcnt[8].CLK
clk_sys => pixcnt[9].CLK
clk_sys => pixcnt[10].CLK
clk_sys => pixcnt[11].CLK
clk_sys => pixcnt[12].CLK
clk_sys => pixcnt[13].CLK
clk_sys => pixcnt[14].CLK
clk_sys => pixcnt[15].CLK
clk_sys => pixcnt[16].CLK
clk_sys => pixcnt[17].CLK
clk_sys => pixcnt[18].CLK
clk_sys => pixcnt[19].CLK
clk_sys => pixcnt[20].CLK
clk_sys => pixcnt[21].CLK
clk_sys => pixcnt[22].CLK
clk_sys => pixcnt[23].CLK
clk_sys => pixcnt[24].CLK
clk_sys => pixcnt[25].CLK
clk_sys => pixcnt[26].CLK
clk_sys => pixcnt[27].CLK
clk_sys => pixcnt[28].CLK
clk_sys => pixcnt[29].CLK
clk_sys => pixcnt[30].CLK
clk_sys => pixcnt[31].CLK
clk_sys => hs.CLK
clk_sys => cnt[0]~reg1.CLK
clk_sys => cnt[1]~reg1.CLK
clk_sys => cnt[2]~reg1.CLK
clk_sys => cnt[3]~reg1.CLK
clk_sys => cnt[4]~reg1.CLK
clk_sys => cnt[5].CLK
clk_sys => cnt[6].CLK
clk_sys => cnt[7].CLK
clk_sys => cnt[8].CLK
clk_sys => cnt[9].CLK
clk_sys => cnt[10].CLK
clk_sys => cnt[11].CLK
clk_sys => cnt[12].CLK
clk_sys => cnt[13].CLK
clk_sys => cnt[14].CLK
clk_sys => cnt[15].CLK
clk_sys => cnt[16].CLK
clk_sys => cnt[17].CLK
clk_sys => cnt[18].CLK
clk_sys => cnt[19].CLK
clk_sys => cnt[20].CLK
clk_sys => cnt[21].CLK
clk_sys => cnt[22].CLK
clk_sys => cnt[23].CLK
clk_sys => cnt[24].CLK
clk_sys => cnt[25].CLK
clk_sys => cnt[26].CLK
clk_sys => cnt[27].CLK
clk_sys => cnt[28].CLK
clk_sys => cnt[29].CLK
clk_sys => cnt[30].CLK
clk_sys => cnt[31].CLK
SPI_SCK => osd_buffer.we_a.CLK
SPI_SCK => osd_buffer.waddr_a[10].CLK
SPI_SCK => osd_buffer.waddr_a[9].CLK
SPI_SCK => osd_buffer.waddr_a[8].CLK
SPI_SCK => osd_buffer.waddr_a[7].CLK
SPI_SCK => osd_buffer.waddr_a[6].CLK
SPI_SCK => osd_buffer.waddr_a[5].CLK
SPI_SCK => osd_buffer.waddr_a[4].CLK
SPI_SCK => osd_buffer.waddr_a[3].CLK
SPI_SCK => osd_buffer.waddr_a[2].CLK
SPI_SCK => osd_buffer.waddr_a[1].CLK
SPI_SCK => osd_buffer.waddr_a[0].CLK
SPI_SCK => osd_buffer.data_a[7].CLK
SPI_SCK => osd_buffer.data_a[6].CLK
SPI_SCK => osd_buffer.data_a[5].CLK
SPI_SCK => osd_buffer.data_a[4].CLK
SPI_SCK => osd_buffer.data_a[3].CLK
SPI_SCK => osd_buffer.data_a[2].CLK
SPI_SCK => osd_buffer.data_a[1].CLK
SPI_SCK => osd_buffer.data_a[0].CLK
SPI_SCK => osd_enable.CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => bcnt[0].CLK
SPI_SCK => bcnt[1].CLK
SPI_SCK => bcnt[2].CLK
SPI_SCK => bcnt[3].CLK
SPI_SCK => bcnt[4].CLK
SPI_SCK => bcnt[5].CLK
SPI_SCK => bcnt[6].CLK
SPI_SCK => bcnt[7].CLK
SPI_SCK => bcnt[8].CLK
SPI_SCK => bcnt[9].CLK
SPI_SCK => bcnt[10].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => cnt[4].CLK
SPI_SCK => osd_buffer.CLK0
SPI_SS3 => bcnt[0].ACLR
SPI_SS3 => bcnt[1].ACLR
SPI_SS3 => bcnt[2].ACLR
SPI_SS3 => bcnt[3].ACLR
SPI_SS3 => bcnt[4].ACLR
SPI_SS3 => bcnt[5].ACLR
SPI_SS3 => bcnt[6].ACLR
SPI_SS3 => bcnt[7].ACLR
SPI_SS3 => bcnt[8].ACLR
SPI_SS3 => bcnt[9].ACLR
SPI_SS3 => bcnt[10].ACLR
SPI_SS3 => cnt[0].ACLR
SPI_SS3 => cnt[1].ACLR
SPI_SS3 => cnt[2].ACLR
SPI_SS3 => cnt[3].ACLR
SPI_SS3 => cnt[4].ACLR
SPI_SS3 => comb.IN1
SPI_SS3 => sbuf[6].ENA
SPI_SS3 => sbuf[5].ENA
SPI_SS3 => sbuf[4].ENA
SPI_SS3 => sbuf[3].ENA
SPI_SS3 => sbuf[2].ENA
SPI_SS3 => sbuf[1].ENA
SPI_SS3 => sbuf[0].ENA
SPI_SS3 => cmd[7].ENA
SPI_SS3 => cmd[6].ENA
SPI_SS3 => cmd[5].ENA
SPI_SS3 => cmd[4].ENA
SPI_SS3 => cmd[3].ENA
SPI_SS3 => osd_enable.ENA
SPI_DI => osd_enable.DATAB
SPI_DI => bcnt.DATAB
SPI_DI => osd_buffer.data_a[0].DATAIN
SPI_DI => sbuf[0].DATAIN
SPI_DI => osd_buffer.DATAIN
R_in[0] => R_out.DATAB
R_in[1] => R_out.DATAB
R_in[2] => R_out.DATAB
R_in[3] => R_out.DATAB
R_in[3] => R_out.DATAA
R_in[4] => R_out.DATAB
R_in[4] => R_out.DATAA
R_in[5] => R_out.DATAB
R_in[5] => R_out.DATAA
G_in[0] => G_out.DATAB
G_in[1] => G_out.DATAB
G_in[2] => G_out.DATAB
G_in[3] => G_out.DATAB
G_in[3] => G_out.DATAA
G_in[4] => G_out.DATAB
G_in[4] => G_out.DATAA
G_in[5] => G_out.DATAB
G_in[5] => G_out.DATAA
B_in[0] => B_out.DATAB
B_in[1] => B_out.DATAB
B_in[2] => B_out.DATAB
B_in[3] => B_out.DATAB
B_in[3] => B_out.DATAA
B_in[4] => B_out.DATAB
B_in[4] => B_out.DATAA
B_in[5] => B_out.DATAB
B_in[5] => B_out.DATAA
HSync => comb.IN1
HSync => hs.DATAIN
HSync => always1.IN1
HSync => hsD.DATAIN
VSync => comb.IN1
VSync => vsD.DATAIN
R_out[0] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[1] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[2] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[3] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[4] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[5] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[0] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[1] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[2] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[3] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[4] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[5] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[4] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[5] <= B_out.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|mist_io:mist_io
conf_str[0] => Mux1.IN906
conf_str[1] => Mux1.IN907
conf_str[2] => Mux1.IN908
conf_str[3] => Mux1.IN909
conf_str[4] => Mux1.IN910
conf_str[5] => Mux1.IN911
conf_str[6] => Mux1.IN912
conf_str[7] => Mux1.IN913
conf_str[8] => Mux1.IN914
conf_str[9] => Mux1.IN915
conf_str[10] => Mux1.IN916
conf_str[11] => Mux1.IN917
conf_str[12] => Mux1.IN918
conf_str[13] => Mux1.IN919
conf_str[14] => Mux1.IN920
conf_str[15] => Mux1.IN921
conf_str[16] => Mux1.IN922
conf_str[17] => Mux1.IN923
conf_str[18] => Mux1.IN924
conf_str[19] => Mux1.IN925
conf_str[20] => Mux1.IN926
conf_str[21] => Mux1.IN927
conf_str[22] => Mux1.IN928
conf_str[23] => Mux1.IN929
conf_str[24] => Mux1.IN930
conf_str[25] => Mux1.IN931
conf_str[26] => Mux1.IN932
conf_str[27] => Mux1.IN933
conf_str[28] => Mux1.IN934
conf_str[29] => Mux1.IN935
conf_str[30] => Mux1.IN936
conf_str[31] => Mux1.IN937
conf_str[32] => Mux1.IN938
conf_str[33] => Mux1.IN939
conf_str[34] => Mux1.IN940
conf_str[35] => Mux1.IN941
conf_str[36] => Mux1.IN942
conf_str[37] => Mux1.IN943
conf_str[38] => Mux1.IN944
conf_str[39] => Mux1.IN945
conf_str[40] => Mux1.IN946
conf_str[41] => Mux1.IN947
conf_str[42] => Mux1.IN948
conf_str[43] => Mux1.IN949
conf_str[44] => Mux1.IN950
conf_str[45] => Mux1.IN951
conf_str[46] => Mux1.IN952
conf_str[47] => Mux1.IN953
conf_str[48] => Mux1.IN954
conf_str[49] => Mux1.IN955
conf_str[50] => Mux1.IN956
conf_str[51] => Mux1.IN957
conf_str[52] => Mux1.IN958
conf_str[53] => Mux1.IN959
conf_str[54] => Mux1.IN960
conf_str[55] => Mux1.IN961
conf_str[56] => Mux1.IN962
conf_str[57] => Mux1.IN963
conf_str[58] => Mux1.IN964
conf_str[59] => Mux1.IN965
conf_str[60] => Mux1.IN966
conf_str[61] => Mux1.IN967
conf_str[62] => Mux1.IN968
conf_str[63] => Mux1.IN969
conf_str[64] => Mux1.IN970
conf_str[65] => Mux1.IN971
conf_str[66] => Mux1.IN972
conf_str[67] => Mux1.IN973
conf_str[68] => Mux1.IN974
conf_str[69] => Mux1.IN975
conf_str[70] => Mux1.IN976
conf_str[71] => Mux1.IN977
conf_str[72] => Mux1.IN978
conf_str[73] => Mux1.IN979
conf_str[74] => Mux1.IN980
conf_str[75] => Mux1.IN981
conf_str[76] => Mux1.IN982
conf_str[77] => Mux1.IN983
conf_str[78] => Mux1.IN984
conf_str[79] => Mux1.IN985
conf_str[80] => Mux1.IN986
conf_str[81] => Mux1.IN987
conf_str[82] => Mux1.IN988
conf_str[83] => Mux1.IN989
conf_str[84] => Mux1.IN990
conf_str[85] => Mux1.IN991
conf_str[86] => Mux1.IN992
conf_str[87] => Mux1.IN993
conf_str[88] => Mux1.IN994
conf_str[89] => Mux1.IN995
conf_str[90] => Mux1.IN996
conf_str[91] => Mux1.IN997
conf_str[92] => Mux1.IN998
conf_str[93] => Mux1.IN999
conf_str[94] => Mux1.IN1000
conf_str[95] => Mux1.IN1001
conf_str[96] => Mux1.IN1002
conf_str[97] => Mux1.IN1003
conf_str[98] => Mux1.IN1004
conf_str[99] => Mux1.IN1005
conf_str[100] => Mux1.IN1006
conf_str[101] => Mux1.IN1007
conf_str[102] => Mux1.IN1008
conf_str[103] => Mux1.IN1009
conf_str[104] => Mux1.IN1010
conf_str[105] => Mux1.IN1011
conf_str[106] => Mux1.IN1012
conf_str[107] => Mux1.IN1013
conf_str[108] => Mux1.IN1014
conf_str[109] => Mux1.IN1015
conf_str[110] => Mux1.IN1016
conf_str[111] => Mux1.IN1017
conf_str[112] => Mux1.IN1018
conf_str[113] => Mux1.IN1019
conf_str[114] => Mux1.IN1020
conf_str[115] => Mux1.IN1021
conf_str[116] => Mux1.IN1022
conf_str[117] => Mux1.IN1023
conf_str[118] => Mux1.IN1024
conf_str[119] => Mux1.IN1025
conf_str[120] => Mux1.IN1026
conf_str[121] => Mux1.IN1027
conf_str[122] => Mux1.IN1028
conf_str[123] => Mux1.IN1029
conf_str[124] => Mux1.IN1030
conf_str[125] => Mux1.IN1031
conf_str[126] => Mux1.IN1032
conf_str[127] => Mux1.IN1033
conf_str[128] => Mux1.IN778
conf_str[129] => Mux1.IN779
conf_str[130] => Mux1.IN780
conf_str[131] => Mux1.IN781
conf_str[132] => Mux1.IN782
conf_str[133] => Mux1.IN783
conf_str[134] => Mux1.IN784
conf_str[135] => Mux1.IN785
conf_str[136] => Mux1.IN786
conf_str[137] => Mux1.IN787
conf_str[138] => Mux1.IN788
conf_str[139] => Mux1.IN789
conf_str[140] => Mux1.IN790
conf_str[141] => Mux1.IN791
conf_str[142] => Mux1.IN792
conf_str[143] => Mux1.IN793
conf_str[144] => Mux1.IN794
conf_str[145] => Mux1.IN795
conf_str[146] => Mux1.IN796
conf_str[147] => Mux1.IN797
conf_str[148] => Mux1.IN798
conf_str[149] => Mux1.IN799
conf_str[150] => Mux1.IN800
conf_str[151] => Mux1.IN801
conf_str[152] => Mux1.IN802
conf_str[153] => Mux1.IN803
conf_str[154] => Mux1.IN804
conf_str[155] => Mux1.IN805
conf_str[156] => Mux1.IN806
conf_str[157] => Mux1.IN807
conf_str[158] => Mux1.IN808
conf_str[159] => Mux1.IN809
conf_str[160] => Mux1.IN810
conf_str[161] => Mux1.IN811
conf_str[162] => Mux1.IN812
conf_str[163] => Mux1.IN813
conf_str[164] => Mux1.IN814
conf_str[165] => Mux1.IN815
conf_str[166] => Mux1.IN816
conf_str[167] => Mux1.IN817
conf_str[168] => Mux1.IN818
conf_str[169] => Mux1.IN819
conf_str[170] => Mux1.IN820
conf_str[171] => Mux1.IN821
conf_str[172] => Mux1.IN822
conf_str[173] => Mux1.IN823
conf_str[174] => Mux1.IN824
conf_str[175] => Mux1.IN825
conf_str[176] => Mux1.IN826
conf_str[177] => Mux1.IN827
conf_str[178] => Mux1.IN828
conf_str[179] => Mux1.IN829
conf_str[180] => Mux1.IN830
conf_str[181] => Mux1.IN831
conf_str[182] => Mux1.IN832
conf_str[183] => Mux1.IN833
conf_str[184] => Mux1.IN834
conf_str[185] => Mux1.IN835
conf_str[186] => Mux1.IN836
conf_str[187] => Mux1.IN837
conf_str[188] => Mux1.IN838
conf_str[189] => Mux1.IN839
conf_str[190] => Mux1.IN840
conf_str[191] => Mux1.IN841
conf_str[192] => Mux1.IN842
conf_str[193] => Mux1.IN843
conf_str[194] => Mux1.IN844
conf_str[195] => Mux1.IN845
conf_str[196] => Mux1.IN846
conf_str[197] => Mux1.IN847
conf_str[198] => Mux1.IN848
conf_str[199] => Mux1.IN849
conf_str[200] => Mux1.IN850
conf_str[201] => Mux1.IN851
conf_str[202] => Mux1.IN852
conf_str[203] => Mux1.IN853
conf_str[204] => Mux1.IN854
conf_str[205] => Mux1.IN855
conf_str[206] => Mux1.IN856
conf_str[207] => Mux1.IN857
conf_str[208] => Mux1.IN858
conf_str[209] => Mux1.IN859
conf_str[210] => Mux1.IN860
conf_str[211] => Mux1.IN861
conf_str[212] => Mux1.IN862
conf_str[213] => Mux1.IN863
conf_str[214] => Mux1.IN864
conf_str[215] => Mux1.IN865
conf_str[216] => Mux1.IN866
conf_str[217] => Mux1.IN867
conf_str[218] => Mux1.IN868
conf_str[219] => Mux1.IN869
conf_str[220] => Mux1.IN870
conf_str[221] => Mux1.IN871
conf_str[222] => Mux1.IN872
conf_str[223] => Mux1.IN873
conf_str[224] => Mux1.IN874
conf_str[225] => Mux1.IN875
conf_str[226] => Mux1.IN876
conf_str[227] => Mux1.IN877
conf_str[228] => Mux1.IN878
conf_str[229] => Mux1.IN879
conf_str[230] => Mux1.IN880
conf_str[231] => Mux1.IN881
conf_str[232] => Mux1.IN882
conf_str[233] => Mux1.IN883
conf_str[234] => Mux1.IN884
conf_str[235] => Mux1.IN885
conf_str[236] => Mux1.IN886
conf_str[237] => Mux1.IN887
conf_str[238] => Mux1.IN888
conf_str[239] => Mux1.IN889
conf_str[240] => Mux1.IN890
conf_str[241] => Mux1.IN891
conf_str[242] => Mux1.IN892
conf_str[243] => Mux1.IN893
conf_str[244] => Mux1.IN894
conf_str[245] => Mux1.IN895
conf_str[246] => Mux1.IN896
conf_str[247] => Mux1.IN897
conf_str[248] => Mux1.IN898
conf_str[249] => Mux1.IN899
conf_str[250] => Mux1.IN900
conf_str[251] => Mux1.IN901
conf_str[252] => Mux1.IN902
conf_str[253] => Mux1.IN903
conf_str[254] => Mux1.IN904
conf_str[255] => Mux1.IN905
conf_str[256] => Mux1.IN650
conf_str[257] => Mux1.IN651
conf_str[258] => Mux1.IN652
conf_str[259] => Mux1.IN653
conf_str[260] => Mux1.IN654
conf_str[261] => Mux1.IN655
conf_str[262] => Mux1.IN656
conf_str[263] => Mux1.IN657
conf_str[264] => Mux1.IN658
conf_str[265] => Mux1.IN659
conf_str[266] => Mux1.IN660
conf_str[267] => Mux1.IN661
conf_str[268] => Mux1.IN662
conf_str[269] => Mux1.IN663
conf_str[270] => Mux1.IN664
conf_str[271] => Mux1.IN665
conf_str[272] => Mux1.IN666
conf_str[273] => Mux1.IN667
conf_str[274] => Mux1.IN668
conf_str[275] => Mux1.IN669
conf_str[276] => Mux1.IN670
conf_str[277] => Mux1.IN671
conf_str[278] => Mux1.IN672
conf_str[279] => Mux1.IN673
conf_str[280] => Mux1.IN674
conf_str[281] => Mux1.IN675
conf_str[282] => Mux1.IN676
conf_str[283] => Mux1.IN677
conf_str[284] => Mux1.IN678
conf_str[285] => Mux1.IN679
conf_str[286] => Mux1.IN680
conf_str[287] => Mux1.IN681
conf_str[288] => Mux1.IN682
conf_str[289] => Mux1.IN683
conf_str[290] => Mux1.IN684
conf_str[291] => Mux1.IN685
conf_str[292] => Mux1.IN686
conf_str[293] => Mux1.IN687
conf_str[294] => Mux1.IN688
conf_str[295] => Mux1.IN689
conf_str[296] => Mux1.IN690
conf_str[297] => Mux1.IN691
conf_str[298] => Mux1.IN692
conf_str[299] => Mux1.IN693
conf_str[300] => Mux1.IN694
conf_str[301] => Mux1.IN695
conf_str[302] => Mux1.IN696
conf_str[303] => Mux1.IN697
conf_str[304] => Mux1.IN698
conf_str[305] => Mux1.IN699
conf_str[306] => Mux1.IN700
conf_str[307] => Mux1.IN701
conf_str[308] => Mux1.IN702
conf_str[309] => Mux1.IN703
conf_str[310] => Mux1.IN704
conf_str[311] => Mux1.IN705
conf_str[312] => Mux1.IN706
conf_str[313] => Mux1.IN707
conf_str[314] => Mux1.IN708
conf_str[315] => Mux1.IN709
conf_str[316] => Mux1.IN710
conf_str[317] => Mux1.IN711
conf_str[318] => Mux1.IN712
conf_str[319] => Mux1.IN713
conf_str[320] => Mux1.IN714
conf_str[321] => Mux1.IN715
conf_str[322] => Mux1.IN716
conf_str[323] => Mux1.IN717
conf_str[324] => Mux1.IN718
conf_str[325] => Mux1.IN719
conf_str[326] => Mux1.IN720
conf_str[327] => Mux1.IN721
conf_str[328] => Mux1.IN722
conf_str[329] => Mux1.IN723
conf_str[330] => Mux1.IN724
conf_str[331] => Mux1.IN725
conf_str[332] => Mux1.IN726
conf_str[333] => Mux1.IN727
conf_str[334] => Mux1.IN728
conf_str[335] => Mux1.IN729
conf_str[336] => Mux1.IN730
conf_str[337] => Mux1.IN731
conf_str[338] => Mux1.IN732
conf_str[339] => Mux1.IN733
conf_str[340] => Mux1.IN734
conf_str[341] => Mux1.IN735
conf_str[342] => Mux1.IN736
conf_str[343] => Mux1.IN737
conf_str[344] => Mux1.IN738
conf_str[345] => Mux1.IN739
conf_str[346] => Mux1.IN740
conf_str[347] => Mux1.IN741
conf_str[348] => Mux1.IN742
conf_str[349] => Mux1.IN743
conf_str[350] => Mux1.IN744
conf_str[351] => Mux1.IN745
conf_str[352] => Mux1.IN746
conf_str[353] => Mux1.IN747
conf_str[354] => Mux1.IN748
conf_str[355] => Mux1.IN749
conf_str[356] => Mux1.IN750
conf_str[357] => Mux1.IN751
conf_str[358] => Mux1.IN752
conf_str[359] => Mux1.IN753
conf_str[360] => Mux1.IN754
conf_str[361] => Mux1.IN755
conf_str[362] => Mux1.IN756
conf_str[363] => Mux1.IN757
conf_str[364] => Mux1.IN758
conf_str[365] => Mux1.IN759
conf_str[366] => Mux1.IN760
conf_str[367] => Mux1.IN761
conf_str[368] => Mux1.IN762
conf_str[369] => Mux1.IN763
conf_str[370] => Mux1.IN764
conf_str[371] => Mux1.IN765
conf_str[372] => Mux1.IN766
conf_str[373] => Mux1.IN767
conf_str[374] => Mux1.IN768
conf_str[375] => Mux1.IN769
conf_str[376] => Mux1.IN770
conf_str[377] => Mux1.IN771
conf_str[378] => Mux1.IN772
conf_str[379] => Mux1.IN773
conf_str[380] => Mux1.IN774
conf_str[381] => Mux1.IN775
conf_str[382] => Mux1.IN776
conf_str[383] => Mux1.IN777
conf_str[384] => Mux1.IN522
conf_str[385] => Mux1.IN523
conf_str[386] => Mux1.IN524
conf_str[387] => Mux1.IN525
conf_str[388] => Mux1.IN526
conf_str[389] => Mux1.IN527
conf_str[390] => Mux1.IN528
conf_str[391] => Mux1.IN529
conf_str[392] => Mux1.IN530
conf_str[393] => Mux1.IN531
conf_str[394] => Mux1.IN532
conf_str[395] => Mux1.IN533
conf_str[396] => Mux1.IN534
conf_str[397] => Mux1.IN535
conf_str[398] => Mux1.IN536
conf_str[399] => Mux1.IN537
conf_str[400] => Mux1.IN538
conf_str[401] => Mux1.IN539
conf_str[402] => Mux1.IN540
conf_str[403] => Mux1.IN541
conf_str[404] => Mux1.IN542
conf_str[405] => Mux1.IN543
conf_str[406] => Mux1.IN544
conf_str[407] => Mux1.IN545
conf_str[408] => Mux1.IN546
conf_str[409] => Mux1.IN547
conf_str[410] => Mux1.IN548
conf_str[411] => Mux1.IN549
conf_str[412] => Mux1.IN550
conf_str[413] => Mux1.IN551
conf_str[414] => Mux1.IN552
conf_str[415] => Mux1.IN553
conf_str[416] => Mux1.IN554
conf_str[417] => Mux1.IN555
conf_str[418] => Mux1.IN556
conf_str[419] => Mux1.IN557
conf_str[420] => Mux1.IN558
conf_str[421] => Mux1.IN559
conf_str[422] => Mux1.IN560
conf_str[423] => Mux1.IN561
conf_str[424] => Mux1.IN562
conf_str[425] => Mux1.IN563
conf_str[426] => Mux1.IN564
conf_str[427] => Mux1.IN565
conf_str[428] => Mux1.IN566
conf_str[429] => Mux1.IN567
conf_str[430] => Mux1.IN568
conf_str[431] => Mux1.IN569
conf_str[432] => Mux1.IN570
conf_str[433] => Mux1.IN571
conf_str[434] => Mux1.IN572
conf_str[435] => Mux1.IN573
conf_str[436] => Mux1.IN574
conf_str[437] => Mux1.IN575
conf_str[438] => Mux1.IN576
conf_str[439] => Mux1.IN577
conf_str[440] => Mux1.IN578
conf_str[441] => Mux1.IN579
conf_str[442] => Mux1.IN580
conf_str[443] => Mux1.IN581
conf_str[444] => Mux1.IN582
conf_str[445] => Mux1.IN583
conf_str[446] => Mux1.IN584
conf_str[447] => Mux1.IN585
conf_str[448] => Mux1.IN586
conf_str[449] => Mux1.IN587
conf_str[450] => Mux1.IN588
conf_str[451] => Mux1.IN589
conf_str[452] => Mux1.IN590
conf_str[453] => Mux1.IN591
conf_str[454] => Mux1.IN592
conf_str[455] => Mux1.IN593
conf_str[456] => Mux1.IN594
conf_str[457] => Mux1.IN595
conf_str[458] => Mux1.IN596
conf_str[459] => Mux1.IN597
conf_str[460] => Mux1.IN598
conf_str[461] => Mux1.IN599
conf_str[462] => Mux1.IN600
conf_str[463] => Mux1.IN601
conf_str[464] => Mux1.IN602
conf_str[465] => Mux1.IN603
conf_str[466] => Mux1.IN604
conf_str[467] => Mux1.IN605
conf_str[468] => Mux1.IN606
conf_str[469] => Mux1.IN607
conf_str[470] => Mux1.IN608
conf_str[471] => Mux1.IN609
conf_str[472] => Mux1.IN610
conf_str[473] => Mux1.IN611
conf_str[474] => Mux1.IN612
conf_str[475] => Mux1.IN613
conf_str[476] => Mux1.IN614
conf_str[477] => Mux1.IN615
conf_str[478] => Mux1.IN616
conf_str[479] => Mux1.IN617
conf_str[480] => Mux1.IN618
conf_str[481] => Mux1.IN619
conf_str[482] => Mux1.IN620
conf_str[483] => Mux1.IN621
conf_str[484] => Mux1.IN622
conf_str[485] => Mux1.IN623
conf_str[486] => Mux1.IN624
conf_str[487] => Mux1.IN625
conf_str[488] => Mux1.IN626
conf_str[489] => Mux1.IN627
conf_str[490] => Mux1.IN628
conf_str[491] => Mux1.IN629
conf_str[492] => Mux1.IN630
conf_str[493] => Mux1.IN631
conf_str[494] => Mux1.IN632
conf_str[495] => Mux1.IN633
conf_str[496] => Mux1.IN634
conf_str[497] => Mux1.IN635
conf_str[498] => Mux1.IN636
conf_str[499] => Mux1.IN637
conf_str[500] => Mux1.IN638
conf_str[501] => Mux1.IN639
conf_str[502] => Mux1.IN640
conf_str[503] => Mux1.IN641
conf_str[504] => Mux1.IN642
conf_str[505] => Mux1.IN643
conf_str[506] => Mux1.IN644
conf_str[507] => Mux1.IN645
conf_str[508] => Mux1.IN646
conf_str[509] => Mux1.IN647
conf_str[510] => Mux1.IN648
conf_str[511] => Mux1.IN649
conf_str[512] => Mux1.IN394
conf_str[513] => Mux1.IN395
conf_str[514] => Mux1.IN396
conf_str[515] => Mux1.IN397
conf_str[516] => Mux1.IN398
conf_str[517] => Mux1.IN399
conf_str[518] => Mux1.IN400
conf_str[519] => Mux1.IN401
conf_str[520] => Mux1.IN402
conf_str[521] => Mux1.IN403
conf_str[522] => Mux1.IN404
conf_str[523] => Mux1.IN405
conf_str[524] => Mux1.IN406
conf_str[525] => Mux1.IN407
conf_str[526] => Mux1.IN408
conf_str[527] => Mux1.IN409
conf_str[528] => Mux1.IN410
conf_str[529] => Mux1.IN411
conf_str[530] => Mux1.IN412
conf_str[531] => Mux1.IN413
conf_str[532] => Mux1.IN414
conf_str[533] => Mux1.IN415
conf_str[534] => Mux1.IN416
conf_str[535] => Mux1.IN417
conf_str[536] => Mux1.IN418
conf_str[537] => Mux1.IN419
conf_str[538] => Mux1.IN420
conf_str[539] => Mux1.IN421
conf_str[540] => Mux1.IN422
conf_str[541] => Mux1.IN423
conf_str[542] => Mux1.IN424
conf_str[543] => Mux1.IN425
conf_str[544] => Mux1.IN426
conf_str[545] => Mux1.IN427
conf_str[546] => Mux1.IN428
conf_str[547] => Mux1.IN429
conf_str[548] => Mux1.IN430
conf_str[549] => Mux1.IN431
conf_str[550] => Mux1.IN432
conf_str[551] => Mux1.IN433
conf_str[552] => Mux1.IN434
conf_str[553] => Mux1.IN435
conf_str[554] => Mux1.IN436
conf_str[555] => Mux1.IN437
conf_str[556] => Mux1.IN438
conf_str[557] => Mux1.IN439
conf_str[558] => Mux1.IN440
conf_str[559] => Mux1.IN441
conf_str[560] => Mux1.IN442
conf_str[561] => Mux1.IN443
conf_str[562] => Mux1.IN444
conf_str[563] => Mux1.IN445
conf_str[564] => Mux1.IN446
conf_str[565] => Mux1.IN447
conf_str[566] => Mux1.IN448
conf_str[567] => Mux1.IN449
conf_str[568] => Mux1.IN450
conf_str[569] => Mux1.IN451
conf_str[570] => Mux1.IN452
conf_str[571] => Mux1.IN453
conf_str[572] => Mux1.IN454
conf_str[573] => Mux1.IN455
conf_str[574] => Mux1.IN456
conf_str[575] => Mux1.IN457
conf_str[576] => Mux1.IN458
conf_str[577] => Mux1.IN459
conf_str[578] => Mux1.IN460
conf_str[579] => Mux1.IN461
conf_str[580] => Mux1.IN462
conf_str[581] => Mux1.IN463
conf_str[582] => Mux1.IN464
conf_str[583] => Mux1.IN465
conf_str[584] => Mux1.IN466
conf_str[585] => Mux1.IN467
conf_str[586] => Mux1.IN468
conf_str[587] => Mux1.IN469
conf_str[588] => Mux1.IN470
conf_str[589] => Mux1.IN471
conf_str[590] => Mux1.IN472
conf_str[591] => Mux1.IN473
conf_str[592] => Mux1.IN474
conf_str[593] => Mux1.IN475
conf_str[594] => Mux1.IN476
conf_str[595] => Mux1.IN477
conf_str[596] => Mux1.IN478
conf_str[597] => Mux1.IN479
conf_str[598] => Mux1.IN480
conf_str[599] => Mux1.IN481
conf_str[600] => Mux1.IN482
conf_str[601] => Mux1.IN483
conf_str[602] => Mux1.IN484
conf_str[603] => Mux1.IN485
conf_str[604] => Mux1.IN486
conf_str[605] => Mux1.IN487
conf_str[606] => Mux1.IN488
conf_str[607] => Mux1.IN489
conf_str[608] => Mux1.IN490
conf_str[609] => Mux1.IN491
conf_str[610] => Mux1.IN492
conf_str[611] => Mux1.IN493
conf_str[612] => Mux1.IN494
conf_str[613] => Mux1.IN495
conf_str[614] => Mux1.IN496
conf_str[615] => Mux1.IN497
conf_str[616] => Mux1.IN498
conf_str[617] => Mux1.IN499
conf_str[618] => Mux1.IN500
conf_str[619] => Mux1.IN501
conf_str[620] => Mux1.IN502
conf_str[621] => Mux1.IN503
conf_str[622] => Mux1.IN504
conf_str[623] => Mux1.IN505
conf_str[624] => Mux1.IN506
conf_str[625] => Mux1.IN507
conf_str[626] => Mux1.IN508
conf_str[627] => Mux1.IN509
conf_str[628] => Mux1.IN510
conf_str[629] => Mux1.IN511
conf_str[630] => Mux1.IN512
conf_str[631] => Mux1.IN513
conf_str[632] => Mux1.IN514
conf_str[633] => Mux1.IN515
conf_str[634] => Mux1.IN516
conf_str[635] => Mux1.IN517
conf_str[636] => Mux1.IN518
conf_str[637] => Mux1.IN519
conf_str[638] => Mux1.IN520
conf_str[639] => Mux1.IN521
conf_str[640] => Mux1.IN266
conf_str[641] => Mux1.IN267
conf_str[642] => Mux1.IN268
conf_str[643] => Mux1.IN269
conf_str[644] => Mux1.IN270
conf_str[645] => Mux1.IN271
conf_str[646] => Mux1.IN272
conf_str[647] => Mux1.IN273
conf_str[648] => Mux1.IN274
conf_str[649] => Mux1.IN275
conf_str[650] => Mux1.IN276
conf_str[651] => Mux1.IN277
conf_str[652] => Mux1.IN278
conf_str[653] => Mux1.IN279
conf_str[654] => Mux1.IN280
conf_str[655] => Mux1.IN281
conf_str[656] => Mux1.IN282
conf_str[657] => Mux1.IN283
conf_str[658] => Mux1.IN284
conf_str[659] => Mux1.IN285
conf_str[660] => Mux1.IN286
conf_str[661] => Mux1.IN287
conf_str[662] => Mux1.IN288
conf_str[663] => Mux1.IN289
conf_str[664] => Mux1.IN290
conf_str[665] => Mux1.IN291
conf_str[666] => Mux1.IN292
conf_str[667] => Mux1.IN293
conf_str[668] => Mux1.IN294
conf_str[669] => Mux1.IN295
conf_str[670] => Mux1.IN296
conf_str[671] => Mux1.IN297
conf_str[672] => Mux1.IN298
conf_str[673] => Mux1.IN299
conf_str[674] => Mux1.IN300
conf_str[675] => Mux1.IN301
conf_str[676] => Mux1.IN302
conf_str[677] => Mux1.IN303
conf_str[678] => Mux1.IN304
conf_str[679] => Mux1.IN305
conf_str[680] => Mux1.IN306
conf_str[681] => Mux1.IN307
conf_str[682] => Mux1.IN308
conf_str[683] => Mux1.IN309
conf_str[684] => Mux1.IN310
conf_str[685] => Mux1.IN311
conf_str[686] => Mux1.IN312
conf_str[687] => Mux1.IN313
conf_str[688] => Mux1.IN314
conf_str[689] => Mux1.IN315
conf_str[690] => Mux1.IN316
conf_str[691] => Mux1.IN317
conf_str[692] => Mux1.IN318
conf_str[693] => Mux1.IN319
conf_str[694] => Mux1.IN320
conf_str[695] => Mux1.IN321
conf_str[696] => Mux1.IN322
conf_str[697] => Mux1.IN323
conf_str[698] => Mux1.IN324
conf_str[699] => Mux1.IN325
conf_str[700] => Mux1.IN326
conf_str[701] => Mux1.IN327
conf_str[702] => Mux1.IN328
conf_str[703] => Mux1.IN329
conf_str[704] => Mux1.IN330
conf_str[705] => Mux1.IN331
conf_str[706] => Mux1.IN332
conf_str[707] => Mux1.IN333
conf_str[708] => Mux1.IN334
conf_str[709] => Mux1.IN335
conf_str[710] => Mux1.IN336
conf_str[711] => Mux1.IN337
conf_str[712] => Mux1.IN338
conf_str[713] => Mux1.IN339
conf_str[714] => Mux1.IN340
conf_str[715] => Mux1.IN341
conf_str[716] => Mux1.IN342
conf_str[717] => Mux1.IN343
conf_str[718] => Mux1.IN344
conf_str[719] => Mux1.IN345
conf_str[720] => Mux1.IN346
conf_str[721] => Mux1.IN347
conf_str[722] => Mux1.IN348
conf_str[723] => Mux1.IN349
conf_str[724] => Mux1.IN350
conf_str[725] => Mux1.IN351
conf_str[726] => Mux1.IN352
conf_str[727] => Mux1.IN353
conf_str[728] => Mux1.IN354
conf_str[729] => Mux1.IN355
conf_str[730] => Mux1.IN356
conf_str[731] => Mux1.IN357
conf_str[732] => Mux1.IN358
conf_str[733] => Mux1.IN359
conf_str[734] => Mux1.IN360
conf_str[735] => Mux1.IN361
conf_str[736] => Mux1.IN362
conf_str[737] => Mux1.IN363
conf_str[738] => Mux1.IN364
conf_str[739] => Mux1.IN365
conf_str[740] => Mux1.IN366
conf_str[741] => Mux1.IN367
conf_str[742] => Mux1.IN368
conf_str[743] => Mux1.IN369
conf_str[744] => Mux1.IN370
conf_str[745] => Mux1.IN371
conf_str[746] => Mux1.IN372
conf_str[747] => Mux1.IN373
conf_str[748] => Mux1.IN374
conf_str[749] => Mux1.IN375
conf_str[750] => Mux1.IN376
conf_str[751] => Mux1.IN377
conf_str[752] => Mux1.IN378
conf_str[753] => Mux1.IN379
conf_str[754] => Mux1.IN380
conf_str[755] => Mux1.IN381
conf_str[756] => Mux1.IN382
conf_str[757] => Mux1.IN383
conf_str[758] => Mux1.IN384
conf_str[759] => Mux1.IN385
conf_str[760] => Mux1.IN386
conf_str[761] => Mux1.IN387
conf_str[762] => Mux1.IN388
conf_str[763] => Mux1.IN389
conf_str[764] => Mux1.IN390
conf_str[765] => Mux1.IN391
conf_str[766] => Mux1.IN392
conf_str[767] => Mux1.IN393
conf_str[768] => Mux1.IN128
conf_str[769] => Mux1.IN129
conf_str[770] => Mux1.IN130
conf_str[771] => Mux1.IN131
conf_str[772] => Mux1.IN132
conf_str[773] => Mux1.IN133
conf_str[774] => Mux1.IN134
conf_str[775] => Mux1.IN135
conf_str[776] => Mux1.IN146
conf_str[777] => Mux1.IN147
conf_str[778] => Mux1.IN148
conf_str[779] => Mux1.IN149
conf_str[780] => Mux1.IN150
conf_str[781] => Mux1.IN151
conf_str[782] => Mux1.IN152
conf_str[783] => Mux1.IN153
conf_str[784] => Mux1.IN154
conf_str[785] => Mux1.IN155
conf_str[786] => Mux1.IN156
conf_str[787] => Mux1.IN157
conf_str[788] => Mux1.IN158
conf_str[789] => Mux1.IN159
conf_str[790] => Mux1.IN160
conf_str[791] => Mux1.IN161
conf_str[792] => Mux1.IN162
conf_str[793] => Mux1.IN163
conf_str[794] => Mux1.IN164
conf_str[795] => Mux1.IN165
conf_str[796] => Mux1.IN166
conf_str[797] => Mux1.IN167
conf_str[798] => Mux1.IN168
conf_str[799] => Mux1.IN169
conf_str[800] => Mux1.IN170
conf_str[801] => Mux1.IN171
conf_str[802] => Mux1.IN172
conf_str[803] => Mux1.IN173
conf_str[804] => Mux1.IN174
conf_str[805] => Mux1.IN175
conf_str[806] => Mux1.IN176
conf_str[807] => Mux1.IN177
conf_str[808] => Mux1.IN178
conf_str[809] => Mux1.IN179
conf_str[810] => Mux1.IN180
conf_str[811] => Mux1.IN181
conf_str[812] => Mux1.IN182
conf_str[813] => Mux1.IN183
conf_str[814] => Mux1.IN184
conf_str[815] => Mux1.IN185
conf_str[816] => Mux1.IN186
conf_str[817] => Mux1.IN187
conf_str[818] => Mux1.IN188
conf_str[819] => Mux1.IN189
conf_str[820] => Mux1.IN190
conf_str[821] => Mux1.IN191
conf_str[822] => Mux1.IN192
conf_str[823] => Mux1.IN193
conf_str[824] => Mux1.IN194
conf_str[825] => Mux1.IN195
conf_str[826] => Mux1.IN196
conf_str[827] => Mux1.IN197
conf_str[828] => Mux1.IN198
conf_str[829] => Mux1.IN199
conf_str[830] => Mux1.IN200
conf_str[831] => Mux1.IN201
conf_str[832] => Mux1.IN202
conf_str[833] => Mux1.IN203
conf_str[834] => Mux1.IN204
conf_str[835] => Mux1.IN205
conf_str[836] => Mux1.IN206
conf_str[837] => Mux1.IN207
conf_str[838] => Mux1.IN208
conf_str[839] => Mux1.IN209
conf_str[840] => Mux1.IN210
conf_str[841] => Mux1.IN211
conf_str[842] => Mux1.IN212
conf_str[843] => Mux1.IN213
conf_str[844] => Mux1.IN214
conf_str[845] => Mux1.IN215
conf_str[846] => Mux1.IN216
conf_str[847] => Mux1.IN217
conf_str[848] => Mux1.IN218
conf_str[849] => Mux1.IN219
conf_str[850] => Mux1.IN220
conf_str[851] => Mux1.IN221
conf_str[852] => Mux1.IN222
conf_str[853] => Mux1.IN223
conf_str[854] => Mux1.IN224
conf_str[855] => Mux1.IN225
conf_str[856] => Mux1.IN226
conf_str[857] => Mux1.IN227
conf_str[858] => Mux1.IN228
conf_str[859] => Mux1.IN229
conf_str[860] => Mux1.IN230
conf_str[861] => Mux1.IN231
conf_str[862] => Mux1.IN232
conf_str[863] => Mux1.IN233
conf_str[864] => Mux1.IN234
conf_str[865] => Mux1.IN235
conf_str[866] => Mux1.IN236
conf_str[867] => Mux1.IN237
conf_str[868] => Mux1.IN238
conf_str[869] => Mux1.IN239
conf_str[870] => Mux1.IN240
conf_str[871] => Mux1.IN241
conf_str[872] => Mux1.IN242
conf_str[873] => Mux1.IN243
conf_str[874] => Mux1.IN244
conf_str[875] => Mux1.IN245
conf_str[876] => Mux1.IN246
conf_str[877] => Mux1.IN247
conf_str[878] => Mux1.IN248
conf_str[879] => Mux1.IN249
conf_str[880] => Mux1.IN250
conf_str[881] => Mux1.IN251
conf_str[882] => Mux1.IN252
conf_str[883] => Mux1.IN253
conf_str[884] => Mux1.IN254
conf_str[885] => Mux1.IN255
conf_str[886] => Mux1.IN256
conf_str[887] => Mux1.IN257
clk_sys => ps2_mouse_data~reg0.CLK
clk_sys => ps2_mouse_tx_state[0].CLK
clk_sys => ps2_mouse_tx_state[1].CLK
clk_sys => ps2_mouse_tx_state[2].CLK
clk_sys => ps2_mouse_tx_state[3].CLK
clk_sys => ps2_mouse_parity.CLK
clk_sys => ps2_mouse_tx_byte[0].CLK
clk_sys => ps2_mouse_tx_byte[1].CLK
clk_sys => ps2_mouse_tx_byte[2].CLK
clk_sys => ps2_mouse_tx_byte[3].CLK
clk_sys => ps2_mouse_tx_byte[4].CLK
clk_sys => ps2_mouse_tx_byte[5].CLK
clk_sys => ps2_mouse_tx_byte[6].CLK
clk_sys => ps2_mouse_tx_byte[7].CLK
clk_sys => ps2_mouse_rptr[0].CLK
clk_sys => ps2_mouse_rptr[1].CLK
clk_sys => ps2_mouse_rptr[2].CLK
clk_sys => ps2_mouse_r_inc.CLK
clk_sys => old_clk~reg1.CLK
clk_sys => ps2_kbd_data~reg0.CLK
clk_sys => ps2_kbd_tx_state[0].CLK
clk_sys => ps2_kbd_tx_state[1].CLK
clk_sys => ps2_kbd_tx_state[2].CLK
clk_sys => ps2_kbd_tx_state[3].CLK
clk_sys => ps2_kbd_parity.CLK
clk_sys => ps2_kbd_tx_byte[0].CLK
clk_sys => ps2_kbd_tx_byte[1].CLK
clk_sys => ps2_kbd_tx_byte[2].CLK
clk_sys => ps2_kbd_tx_byte[3].CLK
clk_sys => ps2_kbd_tx_byte[4].CLK
clk_sys => ps2_kbd_tx_byte[5].CLK
clk_sys => ps2_kbd_tx_byte[6].CLK
clk_sys => ps2_kbd_tx_byte[7].CLK
clk_sys => ps2_kbd_rptr[0].CLK
clk_sys => ps2_kbd_rptr[1].CLK
clk_sys => ps2_kbd_rptr[2].CLK
clk_sys => ps2_kbd_r_inc.CLK
clk_sys => old_clk.CLK
clk_sys => ioctl_addr[0]~reg0.CLK
clk_sys => ioctl_addr[1]~reg0.CLK
clk_sys => ioctl_addr[2]~reg0.CLK
clk_sys => ioctl_addr[3]~reg0.CLK
clk_sys => ioctl_addr[4]~reg0.CLK
clk_sys => ioctl_addr[5]~reg0.CLK
clk_sys => ioctl_addr[6]~reg0.CLK
clk_sys => ioctl_addr[7]~reg0.CLK
clk_sys => ioctl_addr[8]~reg0.CLK
clk_sys => ioctl_addr[9]~reg0.CLK
clk_sys => ioctl_addr[10]~reg0.CLK
clk_sys => ioctl_addr[11]~reg0.CLK
clk_sys => ioctl_addr[12]~reg0.CLK
clk_sys => ioctl_addr[13]~reg0.CLK
clk_sys => ioctl_addr[14]~reg0.CLK
clk_sys => ioctl_addr[15]~reg0.CLK
clk_sys => ioctl_addr[16]~reg0.CLK
clk_sys => ioctl_addr[17]~reg0.CLK
clk_sys => ioctl_addr[18]~reg0.CLK
clk_sys => ioctl_addr[19]~reg0.CLK
clk_sys => ioctl_addr[20]~reg0.CLK
clk_sys => ioctl_addr[21]~reg0.CLK
clk_sys => ioctl_addr[22]~reg0.CLK
clk_sys => ioctl_addr[23]~reg0.CLK
clk_sys => ioctl_addr[24]~reg0.CLK
clk_sys => ioctl_dout[0]~reg0.CLK
clk_sys => ioctl_dout[1]~reg0.CLK
clk_sys => ioctl_dout[2]~reg0.CLK
clk_sys => ioctl_dout[3]~reg0.CLK
clk_sys => ioctl_dout[4]~reg0.CLK
clk_sys => ioctl_dout[5]~reg0.CLK
clk_sys => ioctl_dout[6]~reg0.CLK
clk_sys => ioctl_dout[7]~reg0.CLK
clk_sys => ioctl_wrd[0].CLK
clk_sys => ioctl_wrd[1].CLK
clk_sys => rclkD2.CLK
clk_sys => rclkD.CLK
clk_sys => sd_buff_wr~reg0.CLK
clk_sys => b_wr3.CLK
clk_sys => clk_ps2.CLK
clk_sys => cnt[0].CLK
clk_sys => cnt[1].CLK
clk_sys => cnt[2].CLK
clk_sys => cnt[3].CLK
clk_sys => cnt[4].CLK
clk_sys => cnt[5].CLK
clk_sys => cnt[6].CLK
clk_sys => cnt[7].CLK
clk_sys => cnt[8].CLK
clk_sys => cnt[9].CLK
clk_sys => cnt[10].CLK
clk_sys => cnt[11].CLK
clk_sys => cnt[12].CLK
clk_sys => cnt[13].CLK
clk_sys => cnt[14].CLK
clk_sys => cnt[15].CLK
clk_sys => cnt[16].CLK
clk_sys => cnt[17].CLK
clk_sys => cnt[18].CLK
clk_sys => cnt[19].CLK
clk_sys => cnt[20].CLK
clk_sys => cnt[21].CLK
clk_sys => cnt[22].CLK
clk_sys => cnt[23].CLK
clk_sys => cnt[24].CLK
clk_sys => cnt[25].CLK
clk_sys => cnt[26].CLK
clk_sys => cnt[27].CLK
clk_sys => cnt[28].CLK
clk_sys => cnt[29].CLK
clk_sys => cnt[30].CLK
clk_sys => cnt[31].CLK
SPI_SCK => ps2_kbd_fifo.we_a.CLK
SPI_SCK => ps2_kbd_fifo.waddr_a[2].CLK
SPI_SCK => ps2_kbd_fifo.waddr_a[1].CLK
SPI_SCK => ps2_kbd_fifo.waddr_a[0].CLK
SPI_SCK => ps2_kbd_fifo.data_a[7].CLK
SPI_SCK => ps2_kbd_fifo.data_a[6].CLK
SPI_SCK => ps2_kbd_fifo.data_a[5].CLK
SPI_SCK => ps2_kbd_fifo.data_a[4].CLK
SPI_SCK => ps2_kbd_fifo.data_a[3].CLK
SPI_SCK => ps2_kbd_fifo.data_a[2].CLK
SPI_SCK => ps2_kbd_fifo.data_a[1].CLK
SPI_SCK => ps2_kbd_fifo.data_a[0].CLK
SPI_SCK => ps2_mouse_fifo.we_a.CLK
SPI_SCK => ps2_mouse_fifo.waddr_a[2].CLK
SPI_SCK => ps2_mouse_fifo.waddr_a[1].CLK
SPI_SCK => ps2_mouse_fifo.waddr_a[0].CLK
SPI_SCK => ps2_mouse_fifo.data_a[7].CLK
SPI_SCK => ps2_mouse_fifo.data_a[6].CLK
SPI_SCK => ps2_mouse_fifo.data_a[5].CLK
SPI_SCK => ps2_mouse_fifo.data_a[4].CLK
SPI_SCK => ps2_mouse_fifo.data_a[3].CLK
SPI_SCK => ps2_mouse_fifo.data_a[2].CLK
SPI_SCK => ps2_mouse_fifo.data_a[1].CLK
SPI_SCK => ps2_mouse_fifo.data_a[0].CLK
SPI_SCK => ioctl_index[0]~reg0.CLK
SPI_SCK => ioctl_index[1]~reg0.CLK
SPI_SCK => ioctl_index[2]~reg0.CLK
SPI_SCK => ioctl_index[3]~reg0.CLK
SPI_SCK => ioctl_index[4]~reg0.CLK
SPI_SCK => ioctl_index[5]~reg0.CLK
SPI_SCK => ioctl_index[6]~reg0.CLK
SPI_SCK => ioctl_index[7]~reg0.CLK
SPI_SCK => data_w[0].CLK
SPI_SCK => data_w[1].CLK
SPI_SCK => data_w[2].CLK
SPI_SCK => data_w[3].CLK
SPI_SCK => data_w[4].CLK
SPI_SCK => data_w[5].CLK
SPI_SCK => data_w[6].CLK
SPI_SCK => data_w[7].CLK
SPI_SCK => addr_w[0].CLK
SPI_SCK => addr_w[1].CLK
SPI_SCK => addr_w[2].CLK
SPI_SCK => addr_w[3].CLK
SPI_SCK => addr_w[4].CLK
SPI_SCK => addr_w[5].CLK
SPI_SCK => addr_w[6].CLK
SPI_SCK => addr_w[7].CLK
SPI_SCK => addr_w[8].CLK
SPI_SCK => addr_w[9].CLK
SPI_SCK => addr_w[10].CLK
SPI_SCK => addr_w[11].CLK
SPI_SCK => addr_w[12].CLK
SPI_SCK => addr_w[13].CLK
SPI_SCK => addr_w[14].CLK
SPI_SCK => addr_w[15].CLK
SPI_SCK => addr_w[16].CLK
SPI_SCK => addr_w[17].CLK
SPI_SCK => addr_w[18].CLK
SPI_SCK => addr_w[19].CLK
SPI_SCK => addr_w[20].CLK
SPI_SCK => addr_w[21].CLK
SPI_SCK => addr_w[22].CLK
SPI_SCK => addr_w[23].CLK
SPI_SCK => addr_w[24].CLK
SPI_SCK => ioctl_download~reg0.CLK
SPI_SCK => cmd[0]~reg1.CLK
SPI_SCK => cmd[1]~reg1.CLK
SPI_SCK => cmd[2]~reg1.CLK
SPI_SCK => cmd[3]~reg1.CLK
SPI_SCK => cmd[4]~reg1.CLK
SPI_SCK => cmd[5]~reg1.CLK
SPI_SCK => cmd[6]~reg1.CLK
SPI_SCK => cmd[7]~reg1.CLK
SPI_SCK => addr[0].CLK
SPI_SCK => addr[1].CLK
SPI_SCK => addr[2].CLK
SPI_SCK => addr[3].CLK
SPI_SCK => addr[4].CLK
SPI_SCK => addr[5].CLK
SPI_SCK => addr[6].CLK
SPI_SCK => addr[7].CLK
SPI_SCK => addr[8].CLK
SPI_SCK => addr[9].CLK
SPI_SCK => addr[10].CLK
SPI_SCK => addr[11].CLK
SPI_SCK => addr[12].CLK
SPI_SCK => addr[13].CLK
SPI_SCK => addr[14].CLK
SPI_SCK => addr[15].CLK
SPI_SCK => addr[16].CLK
SPI_SCK => addr[17].CLK
SPI_SCK => addr[18].CLK
SPI_SCK => addr[19].CLK
SPI_SCK => addr[20].CLK
SPI_SCK => addr[21].CLK
SPI_SCK => addr[22].CLK
SPI_SCK => addr[23].CLK
SPI_SCK => addr[24].CLK
SPI_SCK => sbuf[0]~reg1.CLK
SPI_SCK => sbuf[1]~reg1.CLK
SPI_SCK => sbuf[2]~reg1.CLK
SPI_SCK => sbuf[3]~reg1.CLK
SPI_SCK => sbuf[4]~reg1.CLK
SPI_SCK => sbuf[5]~reg1.CLK
SPI_SCK => sbuf[6]~reg1.CLK
SPI_SCK => rclk.CLK
SPI_SCK => cnt[0]~reg1.CLK
SPI_SCK => cnt[1]~reg1.CLK
SPI_SCK => cnt[2]~reg1.CLK
SPI_SCK => cnt[3]~reg1.CLK
SPI_SCK => cnt[4]~reg1.CLK
SPI_SCK => but_sw[0].CLK
SPI_SCK => but_sw[1].CLK
SPI_SCK => but_sw[2].CLK
SPI_SCK => but_sw[3].CLK
SPI_SCK => but_sw[4].CLK
SPI_SCK => but_sw[5].CLK
SPI_SCK => joystick_0[0]~reg0.CLK
SPI_SCK => joystick_0[1]~reg0.CLK
SPI_SCK => joystick_0[2]~reg0.CLK
SPI_SCK => joystick_0[3]~reg0.CLK
SPI_SCK => joystick_0[4]~reg0.CLK
SPI_SCK => joystick_0[5]~reg0.CLK
SPI_SCK => joystick_0[6]~reg0.CLK
SPI_SCK => joystick_0[7]~reg0.CLK
SPI_SCK => joystick_1[0]~reg0.CLK
SPI_SCK => joystick_1[1]~reg0.CLK
SPI_SCK => joystick_1[2]~reg0.CLK
SPI_SCK => joystick_1[3]~reg0.CLK
SPI_SCK => joystick_1[4]~reg0.CLK
SPI_SCK => joystick_1[5]~reg0.CLK
SPI_SCK => joystick_1[6]~reg0.CLK
SPI_SCK => joystick_1[7]~reg0.CLK
SPI_SCK => ps2_mouse_wptr[0].CLK
SPI_SCK => ps2_mouse_wptr[1].CLK
SPI_SCK => ps2_mouse_wptr[2].CLK
SPI_SCK => ps2_kbd_wptr[0].CLK
SPI_SCK => ps2_kbd_wptr[1].CLK
SPI_SCK => ps2_kbd_wptr[2].CLK
SPI_SCK => sd_buff_dout[0]~reg0.CLK
SPI_SCK => sd_buff_dout[1]~reg0.CLK
SPI_SCK => sd_buff_dout[2]~reg0.CLK
SPI_SCK => sd_buff_dout[3]~reg0.CLK
SPI_SCK => sd_buff_dout[4]~reg0.CLK
SPI_SCK => sd_buff_dout[5]~reg0.CLK
SPI_SCK => sd_buff_dout[6]~reg0.CLK
SPI_SCK => sd_buff_dout[7]~reg0.CLK
SPI_SCK => joystick_analog_1[0]~reg0.CLK
SPI_SCK => joystick_analog_1[1]~reg0.CLK
SPI_SCK => joystick_analog_1[2]~reg0.CLK
SPI_SCK => joystick_analog_1[3]~reg0.CLK
SPI_SCK => joystick_analog_1[4]~reg0.CLK
SPI_SCK => joystick_analog_1[5]~reg0.CLK
SPI_SCK => joystick_analog_1[6]~reg0.CLK
SPI_SCK => joystick_analog_1[7]~reg0.CLK
SPI_SCK => joystick_analog_1[8]~reg0.CLK
SPI_SCK => joystick_analog_1[9]~reg0.CLK
SPI_SCK => joystick_analog_1[10]~reg0.CLK
SPI_SCK => joystick_analog_1[11]~reg0.CLK
SPI_SCK => joystick_analog_1[12]~reg0.CLK
SPI_SCK => joystick_analog_1[13]~reg0.CLK
SPI_SCK => joystick_analog_1[14]~reg0.CLK
SPI_SCK => joystick_analog_1[15]~reg0.CLK
SPI_SCK => joystick_analog_0[0]~reg0.CLK
SPI_SCK => joystick_analog_0[1]~reg0.CLK
SPI_SCK => joystick_analog_0[2]~reg0.CLK
SPI_SCK => joystick_analog_0[3]~reg0.CLK
SPI_SCK => joystick_analog_0[4]~reg0.CLK
SPI_SCK => joystick_analog_0[5]~reg0.CLK
SPI_SCK => joystick_analog_0[6]~reg0.CLK
SPI_SCK => joystick_analog_0[7]~reg0.CLK
SPI_SCK => joystick_analog_0[8]~reg0.CLK
SPI_SCK => joystick_analog_0[9]~reg0.CLK
SPI_SCK => joystick_analog_0[10]~reg0.CLK
SPI_SCK => joystick_analog_0[11]~reg0.CLK
SPI_SCK => joystick_analog_0[12]~reg0.CLK
SPI_SCK => joystick_analog_0[13]~reg0.CLK
SPI_SCK => joystick_analog_0[14]~reg0.CLK
SPI_SCK => joystick_analog_0[15]~reg0.CLK
SPI_SCK => stick_idx[0].CLK
SPI_SCK => stick_idx[1].CLK
SPI_SCK => stick_idx[2].CLK
SPI_SCK => img_size[0]~reg0.CLK
SPI_SCK => img_size[1]~reg0.CLK
SPI_SCK => img_size[2]~reg0.CLK
SPI_SCK => img_size[3]~reg0.CLK
SPI_SCK => img_size[4]~reg0.CLK
SPI_SCK => img_size[5]~reg0.CLK
SPI_SCK => img_size[6]~reg0.CLK
SPI_SCK => img_size[7]~reg0.CLK
SPI_SCK => img_size[8]~reg0.CLK
SPI_SCK => img_size[9]~reg0.CLK
SPI_SCK => img_size[10]~reg0.CLK
SPI_SCK => img_size[11]~reg0.CLK
SPI_SCK => img_size[12]~reg0.CLK
SPI_SCK => img_size[13]~reg0.CLK
SPI_SCK => img_size[14]~reg0.CLK
SPI_SCK => img_size[15]~reg0.CLK
SPI_SCK => img_size[16]~reg0.CLK
SPI_SCK => img_size[17]~reg0.CLK
SPI_SCK => img_size[18]~reg0.CLK
SPI_SCK => img_size[19]~reg0.CLK
SPI_SCK => img_size[20]~reg0.CLK
SPI_SCK => img_size[21]~reg0.CLK
SPI_SCK => img_size[22]~reg0.CLK
SPI_SCK => img_size[23]~reg0.CLK
SPI_SCK => img_size[24]~reg0.CLK
SPI_SCK => img_size[25]~reg0.CLK
SPI_SCK => img_size[26]~reg0.CLK
SPI_SCK => img_size[27]~reg0.CLK
SPI_SCK => img_size[28]~reg0.CLK
SPI_SCK => img_size[29]~reg0.CLK
SPI_SCK => img_size[30]~reg0.CLK
SPI_SCK => img_size[31]~reg0.CLK
SPI_SCK => status[0]~reg0.CLK
SPI_SCK => status[1]~reg0.CLK
SPI_SCK => status[2]~reg0.CLK
SPI_SCK => status[3]~reg0.CLK
SPI_SCK => status[4]~reg0.CLK
SPI_SCK => status[5]~reg0.CLK
SPI_SCK => status[6]~reg0.CLK
SPI_SCK => status[7]~reg0.CLK
SPI_SCK => status[8]~reg0.CLK
SPI_SCK => status[9]~reg0.CLK
SPI_SCK => status[10]~reg0.CLK
SPI_SCK => status[11]~reg0.CLK
SPI_SCK => status[12]~reg0.CLK
SPI_SCK => status[13]~reg0.CLK
SPI_SCK => status[14]~reg0.CLK
SPI_SCK => status[15]~reg0.CLK
SPI_SCK => status[16]~reg0.CLK
SPI_SCK => status[17]~reg0.CLK
SPI_SCK => status[18]~reg0.CLK
SPI_SCK => status[19]~reg0.CLK
SPI_SCK => status[20]~reg0.CLK
SPI_SCK => status[21]~reg0.CLK
SPI_SCK => status[22]~reg0.CLK
SPI_SCK => status[23]~reg0.CLK
SPI_SCK => status[24]~reg0.CLK
SPI_SCK => status[25]~reg0.CLK
SPI_SCK => status[26]~reg0.CLK
SPI_SCK => status[27]~reg0.CLK
SPI_SCK => status[28]~reg0.CLK
SPI_SCK => status[29]~reg0.CLK
SPI_SCK => status[30]~reg0.CLK
SPI_SCK => status[31]~reg0.CLK
SPI_SCK => mount_strobe.CLK
SPI_SCK => b_data[0].CLK
SPI_SCK => b_data[1].CLK
SPI_SCK => b_data[2].CLK
SPI_SCK => b_data[3].CLK
SPI_SCK => b_data[4].CLK
SPI_SCK => b_data[5].CLK
SPI_SCK => b_data[6].CLK
SPI_SCK => b_data[7].CLK
SPI_SCK => cmd[0].CLK
SPI_SCK => cmd[1].CLK
SPI_SCK => cmd[2].CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sd_buff_addr[0]~reg0.CLK
SPI_SCK => sd_buff_addr[1]~reg0.CLK
SPI_SCK => sd_buff_addr[2]~reg0.CLK
SPI_SCK => sd_buff_addr[3]~reg0.CLK
SPI_SCK => sd_buff_addr[4]~reg0.CLK
SPI_SCK => sd_buff_addr[5]~reg0.CLK
SPI_SCK => sd_buff_addr[6]~reg0.CLK
SPI_SCK => sd_buff_addr[7]~reg0.CLK
SPI_SCK => sd_buff_addr[8]~reg0.CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => sd_ack_conf~reg0.CLK
SPI_SCK => sd_ack~reg0.CLK
SPI_SCK => byte_cnt[0].CLK
SPI_SCK => byte_cnt[1].CLK
SPI_SCK => byte_cnt[2].CLK
SPI_SCK => byte_cnt[3].CLK
SPI_SCK => byte_cnt[4].CLK
SPI_SCK => byte_cnt[5].CLK
SPI_SCK => byte_cnt[6].CLK
SPI_SCK => byte_cnt[7].CLK
SPI_SCK => byte_cnt[8].CLK
SPI_SCK => byte_cnt[9].CLK
SPI_SCK => bit_cnt[0].CLK
SPI_SCK => bit_cnt[1].CLK
SPI_SCK => bit_cnt[2].CLK
SPI_SCK => b_wr2.CLK
SPI_SCK => spi_do.CLK
SPI_SCK => ps2_kbd_fifo.CLK0
SPI_SCK => ps2_mouse_fifo.CLK0
CONF_DATA0 => sd_ack_conf~reg0.ACLR
CONF_DATA0 => sd_ack~reg0.ACLR
CONF_DATA0 => byte_cnt[0].ACLR
CONF_DATA0 => byte_cnt[1].ACLR
CONF_DATA0 => byte_cnt[2].ACLR
CONF_DATA0 => byte_cnt[3].ACLR
CONF_DATA0 => byte_cnt[4].ACLR
CONF_DATA0 => byte_cnt[5].ACLR
CONF_DATA0 => byte_cnt[6].ACLR
CONF_DATA0 => byte_cnt[7].ACLR
CONF_DATA0 => byte_cnt[8].ACLR
CONF_DATA0 => byte_cnt[9].ACLR
CONF_DATA0 => bit_cnt[0].ACLR
CONF_DATA0 => bit_cnt[1].ACLR
CONF_DATA0 => bit_cnt[2].ACLR
CONF_DATA0 => b_wr2.ACLR
CONF_DATA0 => SPI_DO.OE
CONF_DATA0 => comb.IN1
CONF_DATA0 => comb.IN1
CONF_DATA0 => spi_do.ENA
CONF_DATA0 => sbuf[6].ENA
CONF_DATA0 => sbuf[5].ENA
CONF_DATA0 => sbuf[4].ENA
CONF_DATA0 => sbuf[3].ENA
CONF_DATA0 => sbuf[2].ENA
CONF_DATA0 => sbuf[1].ENA
CONF_DATA0 => sbuf[0].ENA
CONF_DATA0 => sd_buff_addr[8]~reg0.ENA
CONF_DATA0 => sd_buff_addr[7]~reg0.ENA
CONF_DATA0 => sd_buff_addr[6]~reg0.ENA
CONF_DATA0 => sd_buff_addr[5]~reg0.ENA
CONF_DATA0 => sd_buff_addr[4]~reg0.ENA
CONF_DATA0 => sd_buff_addr[3]~reg0.ENA
CONF_DATA0 => sd_buff_addr[2]~reg0.ENA
CONF_DATA0 => sd_buff_addr[1]~reg0.ENA
CONF_DATA0 => sd_buff_addr[0]~reg0.ENA
CONF_DATA0 => cmd[7].ENA
CONF_DATA0 => cmd[6].ENA
CONF_DATA0 => cmd[5].ENA
CONF_DATA0 => cmd[4].ENA
CONF_DATA0 => cmd[3].ENA
CONF_DATA0 => cmd[2].ENA
CONF_DATA0 => cmd[1].ENA
CONF_DATA0 => cmd[0].ENA
CONF_DATA0 => b_data[7].ENA
CONF_DATA0 => b_data[6].ENA
CONF_DATA0 => b_data[5].ENA
CONF_DATA0 => b_data[4].ENA
CONF_DATA0 => b_data[3].ENA
CONF_DATA0 => b_data[2].ENA
CONF_DATA0 => b_data[1].ENA
CONF_DATA0 => b_data[0].ENA
CONF_DATA0 => mount_strobe.ENA
CONF_DATA0 => status[31]~reg0.ENA
CONF_DATA0 => status[30]~reg0.ENA
CONF_DATA0 => status[29]~reg0.ENA
CONF_DATA0 => status[28]~reg0.ENA
CONF_DATA0 => status[27]~reg0.ENA
CONF_DATA0 => status[26]~reg0.ENA
CONF_DATA0 => status[25]~reg0.ENA
CONF_DATA0 => status[24]~reg0.ENA
CONF_DATA0 => status[23]~reg0.ENA
CONF_DATA0 => status[22]~reg0.ENA
CONF_DATA0 => status[21]~reg0.ENA
CONF_DATA0 => status[20]~reg0.ENA
CONF_DATA0 => status[19]~reg0.ENA
CONF_DATA0 => status[18]~reg0.ENA
CONF_DATA0 => status[17]~reg0.ENA
CONF_DATA0 => status[16]~reg0.ENA
CONF_DATA0 => status[15]~reg0.ENA
CONF_DATA0 => status[14]~reg0.ENA
CONF_DATA0 => status[13]~reg0.ENA
CONF_DATA0 => status[12]~reg0.ENA
CONF_DATA0 => status[11]~reg0.ENA
CONF_DATA0 => status[10]~reg0.ENA
CONF_DATA0 => status[9]~reg0.ENA
CONF_DATA0 => status[8]~reg0.ENA
CONF_DATA0 => status[7]~reg0.ENA
CONF_DATA0 => status[6]~reg0.ENA
CONF_DATA0 => status[5]~reg0.ENA
CONF_DATA0 => status[4]~reg0.ENA
CONF_DATA0 => status[3]~reg0.ENA
CONF_DATA0 => status[2]~reg0.ENA
CONF_DATA0 => status[1]~reg0.ENA
CONF_DATA0 => status[0]~reg0.ENA
CONF_DATA0 => img_size[31]~reg0.ENA
CONF_DATA0 => img_size[30]~reg0.ENA
CONF_DATA0 => img_size[29]~reg0.ENA
CONF_DATA0 => img_size[28]~reg0.ENA
CONF_DATA0 => img_size[27]~reg0.ENA
CONF_DATA0 => img_size[26]~reg0.ENA
CONF_DATA0 => img_size[25]~reg0.ENA
CONF_DATA0 => img_size[24]~reg0.ENA
CONF_DATA0 => img_size[23]~reg0.ENA
CONF_DATA0 => img_size[22]~reg0.ENA
CONF_DATA0 => img_size[21]~reg0.ENA
CONF_DATA0 => img_size[20]~reg0.ENA
CONF_DATA0 => img_size[19]~reg0.ENA
CONF_DATA0 => img_size[18]~reg0.ENA
CONF_DATA0 => img_size[17]~reg0.ENA
CONF_DATA0 => img_size[16]~reg0.ENA
CONF_DATA0 => img_size[15]~reg0.ENA
CONF_DATA0 => img_size[14]~reg0.ENA
CONF_DATA0 => img_size[13]~reg0.ENA
CONF_DATA0 => img_size[12]~reg0.ENA
CONF_DATA0 => img_size[11]~reg0.ENA
CONF_DATA0 => img_size[10]~reg0.ENA
CONF_DATA0 => img_size[9]~reg0.ENA
CONF_DATA0 => img_size[8]~reg0.ENA
CONF_DATA0 => img_size[7]~reg0.ENA
CONF_DATA0 => img_size[6]~reg0.ENA
CONF_DATA0 => img_size[5]~reg0.ENA
CONF_DATA0 => img_size[4]~reg0.ENA
CONF_DATA0 => img_size[3]~reg0.ENA
CONF_DATA0 => img_size[2]~reg0.ENA
CONF_DATA0 => img_size[1]~reg0.ENA
CONF_DATA0 => img_size[0]~reg0.ENA
CONF_DATA0 => stick_idx[2].ENA
CONF_DATA0 => stick_idx[1].ENA
CONF_DATA0 => stick_idx[0].ENA
CONF_DATA0 => joystick_analog_0[15]~reg0.ENA
CONF_DATA0 => joystick_analog_0[14]~reg0.ENA
CONF_DATA0 => joystick_analog_0[13]~reg0.ENA
CONF_DATA0 => joystick_analog_0[12]~reg0.ENA
CONF_DATA0 => joystick_analog_0[11]~reg0.ENA
CONF_DATA0 => joystick_analog_0[10]~reg0.ENA
CONF_DATA0 => joystick_analog_0[9]~reg0.ENA
CONF_DATA0 => joystick_analog_0[8]~reg0.ENA
CONF_DATA0 => joystick_analog_0[7]~reg0.ENA
CONF_DATA0 => joystick_analog_0[6]~reg0.ENA
CONF_DATA0 => joystick_analog_0[5]~reg0.ENA
CONF_DATA0 => joystick_analog_0[4]~reg0.ENA
CONF_DATA0 => joystick_analog_0[3]~reg0.ENA
CONF_DATA0 => joystick_analog_0[2]~reg0.ENA
CONF_DATA0 => joystick_analog_0[1]~reg0.ENA
CONF_DATA0 => joystick_analog_0[0]~reg0.ENA
CONF_DATA0 => joystick_analog_1[15]~reg0.ENA
CONF_DATA0 => joystick_analog_1[14]~reg0.ENA
CONF_DATA0 => joystick_analog_1[13]~reg0.ENA
CONF_DATA0 => joystick_analog_1[12]~reg0.ENA
CONF_DATA0 => joystick_analog_1[11]~reg0.ENA
CONF_DATA0 => joystick_analog_1[10]~reg0.ENA
CONF_DATA0 => joystick_analog_1[9]~reg0.ENA
CONF_DATA0 => joystick_analog_1[8]~reg0.ENA
CONF_DATA0 => joystick_analog_1[7]~reg0.ENA
CONF_DATA0 => joystick_analog_1[6]~reg0.ENA
CONF_DATA0 => joystick_analog_1[5]~reg0.ENA
CONF_DATA0 => joystick_analog_1[4]~reg0.ENA
CONF_DATA0 => joystick_analog_1[3]~reg0.ENA
CONF_DATA0 => joystick_analog_1[2]~reg0.ENA
CONF_DATA0 => joystick_analog_1[1]~reg0.ENA
CONF_DATA0 => joystick_analog_1[0]~reg0.ENA
CONF_DATA0 => sd_buff_dout[7]~reg0.ENA
CONF_DATA0 => sd_buff_dout[6]~reg0.ENA
CONF_DATA0 => sd_buff_dout[5]~reg0.ENA
CONF_DATA0 => sd_buff_dout[4]~reg0.ENA
CONF_DATA0 => sd_buff_dout[3]~reg0.ENA
CONF_DATA0 => sd_buff_dout[2]~reg0.ENA
CONF_DATA0 => sd_buff_dout[1]~reg0.ENA
CONF_DATA0 => sd_buff_dout[0]~reg0.ENA
CONF_DATA0 => ps2_kbd_wptr[2].ENA
CONF_DATA0 => ps2_kbd_wptr[1].ENA
CONF_DATA0 => ps2_kbd_wptr[0].ENA
CONF_DATA0 => ps2_mouse_wptr[2].ENA
CONF_DATA0 => ps2_mouse_wptr[1].ENA
CONF_DATA0 => ps2_mouse_wptr[0].ENA
CONF_DATA0 => joystick_1[7]~reg0.ENA
CONF_DATA0 => joystick_1[6]~reg0.ENA
CONF_DATA0 => joystick_1[5]~reg0.ENA
CONF_DATA0 => joystick_1[4]~reg0.ENA
CONF_DATA0 => joystick_1[3]~reg0.ENA
CONF_DATA0 => joystick_1[2]~reg0.ENA
CONF_DATA0 => joystick_1[1]~reg0.ENA
CONF_DATA0 => joystick_1[0]~reg0.ENA
CONF_DATA0 => joystick_0[7]~reg0.ENA
CONF_DATA0 => joystick_0[6]~reg0.ENA
CONF_DATA0 => joystick_0[5]~reg0.ENA
CONF_DATA0 => joystick_0[4]~reg0.ENA
CONF_DATA0 => joystick_0[3]~reg0.ENA
CONF_DATA0 => joystick_0[2]~reg0.ENA
CONF_DATA0 => joystick_0[1]~reg0.ENA
CONF_DATA0 => joystick_0[0]~reg0.ENA
CONF_DATA0 => but_sw[5].ENA
CONF_DATA0 => but_sw[4].ENA
CONF_DATA0 => but_sw[3].ENA
CONF_DATA0 => but_sw[2].ENA
CONF_DATA0 => but_sw[1].ENA
CONF_DATA0 => but_sw[0].ENA
SPI_SS2 => cnt[0]~reg1.ACLR
SPI_SS2 => cnt[1]~reg1.ACLR
SPI_SS2 => cnt[2]~reg1.ACLR
SPI_SS2 => cnt[3]~reg1.ACLR
SPI_SS2 => cnt[4]~reg1.ACLR
SPI_SS2 => rclk.ENA
SPI_SS2 => sbuf[6]~reg1.ENA
SPI_SS2 => sbuf[5]~reg1.ENA
SPI_SS2 => sbuf[4]~reg1.ENA
SPI_SS2 => sbuf[3]~reg1.ENA
SPI_SS2 => sbuf[2]~reg1.ENA
SPI_SS2 => sbuf[1]~reg1.ENA
SPI_SS2 => sbuf[0]~reg1.ENA
SPI_SS2 => addr[24].ENA
SPI_SS2 => addr[23].ENA
SPI_SS2 => addr[22].ENA
SPI_SS2 => addr[21].ENA
SPI_SS2 => addr[20].ENA
SPI_SS2 => addr[19].ENA
SPI_SS2 => addr[18].ENA
SPI_SS2 => addr[17].ENA
SPI_SS2 => addr[16].ENA
SPI_SS2 => addr[15].ENA
SPI_SS2 => addr[14].ENA
SPI_SS2 => addr[13].ENA
SPI_SS2 => addr[12].ENA
SPI_SS2 => addr[11].ENA
SPI_SS2 => addr[10].ENA
SPI_SS2 => addr[9].ENA
SPI_SS2 => addr[8].ENA
SPI_SS2 => addr[7].ENA
SPI_SS2 => addr[6].ENA
SPI_SS2 => addr[5].ENA
SPI_SS2 => addr[4].ENA
SPI_SS2 => addr[3].ENA
SPI_SS2 => addr[2].ENA
SPI_SS2 => addr[1].ENA
SPI_SS2 => addr[0].ENA
SPI_SS2 => cmd[7]~reg1.ENA
SPI_SS2 => cmd[6]~reg1.ENA
SPI_SS2 => cmd[5]~reg1.ENA
SPI_SS2 => cmd[4]~reg1.ENA
SPI_SS2 => cmd[3]~reg1.ENA
SPI_SS2 => cmd[2]~reg1.ENA
SPI_SS2 => cmd[1]~reg1.ENA
SPI_SS2 => cmd[0]~reg1.ENA
SPI_SS2 => ioctl_download~reg0.ENA
SPI_SS2 => addr_w[24].ENA
SPI_SS2 => addr_w[23].ENA
SPI_SS2 => addr_w[22].ENA
SPI_SS2 => addr_w[21].ENA
SPI_SS2 => addr_w[20].ENA
SPI_SS2 => addr_w[19].ENA
SPI_SS2 => addr_w[18].ENA
SPI_SS2 => addr_w[17].ENA
SPI_SS2 => addr_w[16].ENA
SPI_SS2 => addr_w[15].ENA
SPI_SS2 => addr_w[14].ENA
SPI_SS2 => addr_w[13].ENA
SPI_SS2 => addr_w[12].ENA
SPI_SS2 => addr_w[11].ENA
SPI_SS2 => addr_w[10].ENA
SPI_SS2 => addr_w[9].ENA
SPI_SS2 => addr_w[8].ENA
SPI_SS2 => addr_w[7].ENA
SPI_SS2 => addr_w[6].ENA
SPI_SS2 => addr_w[5].ENA
SPI_SS2 => addr_w[4].ENA
SPI_SS2 => addr_w[3].ENA
SPI_SS2 => addr_w[2].ENA
SPI_SS2 => addr_w[1].ENA
SPI_SS2 => addr_w[0].ENA
SPI_SS2 => data_w[7].ENA
SPI_SS2 => data_w[6].ENA
SPI_SS2 => data_w[5].ENA
SPI_SS2 => data_w[4].ENA
SPI_SS2 => data_w[3].ENA
SPI_SS2 => data_w[2].ENA
SPI_SS2 => data_w[1].ENA
SPI_SS2 => data_w[0].ENA
SPI_SS2 => ioctl_index[7]~reg0.ENA
SPI_SS2 => ioctl_index[6]~reg0.ENA
SPI_SS2 => ioctl_index[5]~reg0.ENA
SPI_SS2 => ioctl_index[4]~reg0.ENA
SPI_SS2 => ioctl_index[3]~reg0.ENA
SPI_SS2 => ioctl_index[2]~reg0.ENA
SPI_SS2 => ioctl_index[1]~reg0.ENA
SPI_SS2 => ioctl_index[0]~reg0.ENA
SPI_DO <= SPI_DO.DB_MAX_OUTPUT_PORT_TYPE
SPI_DI => joystick_analog_1.DATAB
SPI_DI => joystick_analog_0.DATAB
SPI_DI => joystick_analog_1.DATAB
SPI_DI => joystick_analog_0.DATAB
SPI_DI => stick_idx.DATAB
SPI_DI => img_size.DATAB
SPI_DI => status.DATAB
SPI_DI => Selector70.IN5
SPI_DI => sd_buff_dout.DATAB
SPI_DI => joystick_1.DATAB
SPI_DI => joystick_0.DATAB
SPI_DI => but_sw.DATAB
SPI_DI => cmd.DATAB
SPI_DI => sbuf.DATAB
SPI_DI => cmd.DATAB
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => data_w.DATAB
SPI_DI => ioctl_index.DATAB
SPI_DI => ioctl_download.DATAB
SPI_DI => Equal6.IN2
SPI_DI => Equal7.IN3
SPI_DI => Equal8.IN7
SPI_DI => Selector39.IN3
SPI_DI => Selector47.IN3
SPI_DI => Selector55.IN3
SPI_DI => ps2_kbd_fifo.data_a[0].DATAIN
SPI_DI => ps2_mouse_fifo.data_a[0].DATAIN
SPI_DI => Selector8.IN3
SPI_DI => Selector16.IN3
SPI_DI => Selector24.IN3
SPI_DI => sbuf[0].DATAIN
SPI_DI => ps2_kbd_fifo.DATAIN
SPI_DI => ps2_mouse_fifo.DATAIN
joystick_0[0] <= joystick_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[1] <= joystick_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[2] <= joystick_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[3] <= joystick_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[4] <= joystick_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[5] <= joystick_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[6] <= joystick_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[7] <= joystick_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[0] <= joystick_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[1] <= joystick_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[2] <= joystick_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[3] <= joystick_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[4] <= joystick_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[5] <= joystick_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[6] <= joystick_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[7] <= joystick_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[0] <= joystick_analog_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[1] <= joystick_analog_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[2] <= joystick_analog_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[3] <= joystick_analog_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[4] <= joystick_analog_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[5] <= joystick_analog_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[6] <= joystick_analog_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[7] <= joystick_analog_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[8] <= joystick_analog_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[9] <= joystick_analog_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[10] <= joystick_analog_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[11] <= joystick_analog_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[12] <= joystick_analog_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[13] <= joystick_analog_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[14] <= joystick_analog_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[15] <= joystick_analog_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[0] <= joystick_analog_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[1] <= joystick_analog_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[2] <= joystick_analog_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[3] <= joystick_analog_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[4] <= joystick_analog_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[5] <= joystick_analog_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[6] <= joystick_analog_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[7] <= joystick_analog_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[8] <= joystick_analog_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[9] <= joystick_analog_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[10] <= joystick_analog_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[11] <= joystick_analog_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[12] <= joystick_analog_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[13] <= joystick_analog_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[14] <= joystick_analog_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[15] <= joystick_analog_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buttons[0] <= but_sw[0].DB_MAX_OUTPUT_PORT_TYPE
buttons[1] <= but_sw[1].DB_MAX_OUTPUT_PORT_TYPE
switches[0] <= but_sw[2].DB_MAX_OUTPUT_PORT_TYPE
switches[1] <= but_sw[3].DB_MAX_OUTPUT_PORT_TYPE
scandoubler_disable <= but_sw[4].DB_MAX_OUTPUT_PORT_TYPE
ypbpr <= but_sw[5].DB_MAX_OUTPUT_PORT_TYPE
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[8] <= status[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[9] <= status[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[10] <= status[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[11] <= status[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[12] <= status[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[13] <= status[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[14] <= status[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[15] <= status[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[16] <= status[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[17] <= status[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[18] <= status[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[19] <= status[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[20] <= status[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[21] <= status[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[22] <= status[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[23] <= status[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[24] <= status[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[25] <= status[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[26] <= status[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[27] <= status[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[28] <= status[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[29] <= status[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[30] <= status[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[31] <= status[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_conf => Mux2.IN1
sd_sdhc => Mux2.IN3
img_mounted <= mount_strobe.DB_MAX_OUTPUT_PORT_TYPE
img_size[0] <= img_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[1] <= img_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[2] <= img_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[3] <= img_size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[4] <= img_size[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[5] <= img_size[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[6] <= img_size[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[7] <= img_size[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[8] <= img_size[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[9] <= img_size[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[10] <= img_size[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[11] <= img_size[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[12] <= img_size[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[13] <= img_size[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[14] <= img_size[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[15] <= img_size[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[16] <= img_size[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[17] <= img_size[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[18] <= img_size[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[19] <= img_size[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[20] <= img_size[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[21] <= img_size[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[22] <= img_size[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[23] <= img_size[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[24] <= img_size[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[25] <= img_size[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[26] <= img_size[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[27] <= img_size[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[28] <= img_size[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[29] <= img_size[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[30] <= img_size[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[31] <= img_size[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[0] => Mux3.IN21
sd_lba[1] => Mux3.IN22
sd_lba[2] => Mux3.IN23
sd_lba[3] => Mux3.IN24
sd_lba[4] => Mux3.IN25
sd_lba[5] => Mux3.IN26
sd_lba[6] => Mux3.IN27
sd_lba[7] => Mux3.IN28
sd_lba[8] => Mux3.IN29
sd_lba[9] => Mux3.IN30
sd_lba[10] => Mux3.IN31
sd_lba[11] => Mux3.IN32
sd_lba[12] => Mux3.IN33
sd_lba[13] => Mux3.IN34
sd_lba[14] => Mux3.IN35
sd_lba[15] => Mux3.IN36
sd_lba[16] => Mux3.IN5
sd_lba[17] => Mux3.IN6
sd_lba[18] => Mux3.IN7
sd_lba[19] => Mux3.IN8
sd_lba[20] => Mux3.IN9
sd_lba[21] => Mux3.IN10
sd_lba[22] => Mux3.IN11
sd_lba[23] => Mux3.IN12
sd_lba[24] => Mux3.IN13
sd_lba[25] => Mux3.IN14
sd_lba[26] => Mux3.IN15
sd_lba[27] => Mux3.IN16
sd_lba[28] => Mux3.IN17
sd_lba[29] => Mux3.IN18
sd_lba[30] => Mux3.IN19
sd_lba[31] => Mux3.IN20
sd_rd => Mux2.IN2
sd_wr => Mux2.IN0
sd_ack <= sd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack_conf <= sd_ack_conf~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[0] <= sd_buff_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[1] <= sd_buff_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[2] <= sd_buff_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[3] <= sd_buff_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[4] <= sd_buff_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[5] <= sd_buff_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[6] <= sd_buff_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[7] <= sd_buff_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[8] <= sd_buff_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[0] <= sd_buff_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[1] <= sd_buff_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[2] <= sd_buff_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[3] <= sd_buff_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[4] <= sd_buff_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[5] <= sd_buff_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[6] <= sd_buff_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[7] <= sd_buff_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_din[0] => b_data.DATAB
sd_buff_din[0] => b_data.DATAB
sd_buff_din[1] => b_data.DATAB
sd_buff_din[1] => b_data.DATAB
sd_buff_din[2] => b_data.DATAB
sd_buff_din[2] => b_data.DATAB
sd_buff_din[3] => b_data.DATAB
sd_buff_din[3] => b_data.DATAB
sd_buff_din[4] => b_data.DATAB
sd_buff_din[4] => b_data.DATAB
sd_buff_din[5] => b_data.DATAB
sd_buff_din[5] => b_data.DATAB
sd_buff_din[6] => b_data.DATAB
sd_buff_din[6] => b_data.DATAB
sd_buff_din[7] => b_data.DATAB
sd_buff_din[7] => b_data.DATAB
sd_buff_wr <= sd_buff_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_kbd_clk <= ps2_kbd_clk.DB_MAX_OUTPUT_PORT_TYPE
ps2_kbd_data <= ps2_kbd_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_mouse_clk <= ps2_mouse_clk.DB_MAX_OUTPUT_PORT_TYPE
ps2_mouse_data <= ps2_mouse_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_caps_led => Mux5.IN0
ioctl_download <= ioctl_download~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[0] <= ioctl_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[1] <= ioctl_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[2] <= ioctl_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[3] <= ioctl_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[4] <= ioctl_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[5] <= ioctl_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[6] <= ioctl_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[7] <= ioctl_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_wr <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[0] <= ioctl_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[1] <= ioctl_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[2] <= ioctl_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[3] <= ioctl_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[4] <= ioctl_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[5] <= ioctl_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[6] <= ioctl_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[7] <= ioctl_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[8] <= ioctl_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[9] <= ioctl_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[10] <= ioctl_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[11] <= ioctl_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[12] <= ioctl_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[13] <= ioctl_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[14] <= ioctl_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[15] <= ioctl_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[16] <= ioctl_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[17] <= ioctl_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[18] <= ioctl_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[19] <= ioctl_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[20] <= ioctl_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[21] <= ioctl_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[22] <= ioctl_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[23] <= ioctl_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[24] <= ioctl_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[0] <= ioctl_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[1] <= ioctl_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[2] <= ioctl_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[3] <= ioctl_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[4] <= ioctl_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[5] <= ioctl_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[6] <= ioctl_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[7] <= ioctl_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|keyboard:keyboard
clk => code[0].CLK
clk => code[1].CLK
clk => code[2].CLK
clk => code[3].CLK
clk => code[4].CLK
clk => code[5].CLK
clk => code[6].CLK
clk => code[7].CLK
clk => release_btn.CLK
clk => action.CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => shift_reg[8].CLK
clk => shift_reg[9].CLK
clk => shift_reg[10].CLK
clk => shift_reg[11].CLK
clk => prev_clk[0].CLK
clk => prev_clk[1].CLK
clk => prev_clk[2].CLK
clk => prev_clk[3].CLK
clk => input_strobe.CLK
clk => old_reset~reg1.CLK
clk => joystick[0]~reg0.CLK
clk => joystick[1]~reg0.CLK
clk => joystick[2]~reg0.CLK
clk => joystick[3]~reg0.CLK
clk => joystick[4]~reg0.CLK
clk => joystick[5]~reg0.CLK
clk => joystick[6]~reg0.CLK
clk => joystick[7]~reg0.CLK
clk => old_reset.CLK
reset => always0.IN1
reset => always1.IN1
reset => old_reset~reg1.DATAIN
reset => old_reset.DATAIN
ps2_kbd_clk => prev_clk.DATAA
ps2_kbd_data => always1.IN1
ps2_kbd_data => shift_reg.DATAA
joystick[0] <= joystick[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick[1] <= joystick[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick[2] <= joystick[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick[3] <= joystick[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick[4] <= joystick[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick[5] <= joystick[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick[6] <= joystick[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick[7] <= joystick[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|pooyan:pooyan
clock_12 => sp_read_out[0].CLK
clock_12 => sp_read_out[1].CLK
clock_12 => sp_read_out[2].CLK
clock_12 => sp_read_out[3].CLK
clock_12 => sp_buffer_read_addr[0].CLK
clock_12 => sp_buffer_read_addr[1].CLK
clock_12 => sp_buffer_read_addr[2].CLK
clock_12 => sp_buffer_read_addr[3].CLK
clock_12 => sp_buffer_read_addr[4].CLK
clock_12 => sp_buffer_read_addr[5].CLK
clock_12 => sp_buffer_read_addr[6].CLK
clock_12 => sp_buffer_read_addr[7].CLK
clock_12 => clock_6.CLK
clock_12 => dbg_cpu_addr[0]~reg0.CLK
clock_12 => dbg_cpu_addr[1]~reg0.CLK
clock_12 => dbg_cpu_addr[2]~reg0.CLK
clock_12 => dbg_cpu_addr[3]~reg0.CLK
clock_12 => dbg_cpu_addr[4]~reg0.CLK
clock_12 => dbg_cpu_addr[5]~reg0.CLK
clock_12 => dbg_cpu_addr[6]~reg0.CLK
clock_12 => dbg_cpu_addr[7]~reg0.CLK
clock_12 => dbg_cpu_addr[8]~reg0.CLK
clock_12 => dbg_cpu_addr[9]~reg0.CLK
clock_12 => dbg_cpu_addr[10]~reg0.CLK
clock_12 => dbg_cpu_addr[11]~reg0.CLK
clock_12 => dbg_cpu_addr[12]~reg0.CLK
clock_12 => dbg_cpu_addr[13]~reg0.CLK
clock_12 => dbg_cpu_addr[14]~reg0.CLK
clock_12 => dbg_cpu_addr[15]~reg0.CLK
clock_12 => gen_ram:splinebuf1.clk
clock_12 => gen_ram:splinebuf2.clk
clock_14 => ~NO_FANOUT~
reset => spcnt[0].ACLR
reset => spcnt[1].ACLR
reset => spcnt[2].ACLR
reset => spcnt[3].ACLR
reset => spcnt[4].ACLR
reset => vcnt[0].ACLR
reset => vcnt[1].ACLR
reset => vcnt[2].PRESET
reset => vcnt[3].PRESET
reset => vcnt[4].PRESET
reset => vcnt[5].PRESET
reset => vcnt[6].PRESET
reset => vcnt[7].PRESET
reset => vcnt[8].ACLR
reset => hcnt[0].ACLR
reset => hcnt[1].ACLR
reset => hcnt[2].ACLR
reset => hcnt[3].ACLR
reset => hcnt[4].ACLR
reset => hcnt[5].ACLR
reset => pxcnt[0].ACLR
reset => pxcnt[1].ACLR
reset => pxcnt[2].ACLR
reset => clock_6.ACLR
reset => t80se:cpu.RESET_n
video_r[0] <= video_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_r[1] <= video_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_r[2] <= video_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_g[0] <= video_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_g[1] <= video_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_g[2] <= video_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_b[0] <= video_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_b[1] <= video_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_b[2] <= video_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_clk <= clock_6.DB_MAX_OUTPUT_PORT_TYPE
video_vblank <= vblank.DB_MAX_OUTPUT_PORT_TYPE
video_hblank <= hblank.DB_MAX_OUTPUT_PORT_TYPE
video_hs <= video_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_vs <= video_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= audio_out[1].DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= audio_out[2].DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= audio_out[3].DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= audio_out[4].DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= audio_out[5].DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= audio_out[6].DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= audio_out[7].DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= audio_out[8].DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= audio_out[9].DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= audio_out[10].DB_MAX_OUTPUT_PORT_TYPE
wram_addr[0] <= wram_addr.DB_MAX_OUTPUT_PORT_TYPE
wram_addr[1] <= wram_addr.DB_MAX_OUTPUT_PORT_TYPE
wram_addr[2] <= wram_addr.DB_MAX_OUTPUT_PORT_TYPE
wram_addr[3] <= wram_addr.DB_MAX_OUTPUT_PORT_TYPE
wram_addr[4] <= wram_addr.DB_MAX_OUTPUT_PORT_TYPE
wram_addr[5] <= wram_addr.DB_MAX_OUTPUT_PORT_TYPE
wram_addr[6] <= wram_addr.DB_MAX_OUTPUT_PORT_TYPE
wram_addr[7] <= wram_addr.DB_MAX_OUTPUT_PORT_TYPE
wram_addr[8] <= wram_addr.DB_MAX_OUTPUT_PORT_TYPE
wram_addr[9] <= wram_addr.DB_MAX_OUTPUT_PORT_TYPE
wram_addr[10] <= wram_addr.DB_MAX_OUTPUT_PORT_TYPE
wram_addr[11] <= wram_addr.DB_MAX_OUTPUT_PORT_TYPE
wram_we <= wram_we.DB_MAX_OUTPUT_PORT_TYPE
wram_di[0] <= t80se:cpu.DO[0]
wram_di[1] <= t80se:cpu.DO[1]
wram_di[2] <= t80se:cpu.DO[2]
wram_di[3] <= t80se:cpu.DO[3]
wram_di[4] <= t80se:cpu.DO[4]
wram_di[5] <= t80se:cpu.DO[5]
wram_di[6] <= t80se:cpu.DO[6]
wram_di[7] <= t80se:cpu.DO[7]
wram_do[0] => cpu_di.DATAB
wram_do[0] => pooyan_char_grphx1:char_graphics_1.addr[4]
wram_do[0] => pooyan_char_grphx2:char_graphics_2.addr[4]
wram_do[0] => ch_data1[0].DATAIN
wram_do[1] => cpu_di.DATAB
wram_do[1] => pooyan_char_grphx1:char_graphics_1.addr[5]
wram_do[1] => pooyan_char_grphx2:char_graphics_2.addr[5]
wram_do[1] => ch_data1[1].DATAIN
wram_do[2] => cpu_di.DATAB
wram_do[2] => pooyan_char_grphx1:char_graphics_1.addr[6]
wram_do[2] => pooyan_char_grphx2:char_graphics_2.addr[6]
wram_do[2] => ch_data1[2].DATAIN
wram_do[3] => cpu_di.DATAB
wram_do[3] => pooyan_char_grphx1:char_graphics_1.addr[7]
wram_do[3] => pooyan_char_grphx2:char_graphics_2.addr[7]
wram_do[3] => ch_data1[3].DATAIN
wram_do[4] => cpu_di.DATAB
wram_do[4] => pooyan_char_grphx1:char_graphics_1.addr[8]
wram_do[4] => pooyan_char_grphx2:char_graphics_2.addr[8]
wram_do[5] => cpu_di.DATAB
wram_do[5] => pooyan_char_grphx1:char_graphics_1.addr[9]
wram_do[5] => pooyan_char_grphx2:char_graphics_2.addr[9]
wram_do[6] => cpu_di.DATAB
wram_do[6] => pooyan_char_grphx1:char_graphics_1.addr[10]
wram_do[6] => pooyan_char_grphx2:char_graphics_2.addr[10]
wram_do[6] => ch_data1[6].DATAIN
wram_do[7] => cpu_di.DATAB
wram_do[7] => pooyan_char_grphx1:char_graphics_1.addr[11]
wram_do[7] => pooyan_char_grphx2:char_graphics_2.addr[11]
wram_do[7] => ch_data1[7].DATAIN
dip_switch_1[0] => cpu_di.DATAB
dip_switch_1[1] => cpu_di.DATAB
dip_switch_1[2] => cpu_di.DATAB
dip_switch_1[3] => cpu_di.DATAB
dip_switch_1[4] => cpu_di.DATAB
dip_switch_1[5] => cpu_di.DATAB
dip_switch_1[6] => cpu_di.DATAB
dip_switch_1[7] => cpu_di.DATAB
dip_switch_2[0] => cpu_di.DATAB
dip_switch_2[1] => cpu_di.DATAB
dip_switch_2[2] => cpu_di.DATAB
dip_switch_2[3] => cpu_di.DATAB
dip_switch_2[4] => cpu_di.DATAB
dip_switch_2[5] => cpu_di.DATAB
dip_switch_2[6] => cpu_di.DATAB
dip_switch_2[7] => cpu_di.DATAB
start2 => cpu_di.DATAB
start1 => cpu_di.DATAB
coin1 => cpu_di.DATAB
fire1 => cpu_di.DATAB
right1 => cpu_di.DATAB
left1 => cpu_di.DATAB
down1 => cpu_di.DATAB
up1 => cpu_di.DATAB
fire2 => cpu_di.DATAB
right2 => cpu_di.DATAB
left2 => cpu_di.DATAB
down2 => cpu_di.DATAB
up2 => cpu_di.DATAB
sw[0] => Mux12.IN4
sw[0] => Mux13.IN4
sw[1] => Mux10.IN3
sw[1] => Mux11.IN3
sw[1] => Mux12.IN3
sw[1] => Mux13.IN3
sw[2] => Mux10.IN2
sw[2] => Mux11.IN2
sw[2] => Mux12.IN2
sw[2] => Mux13.IN2
sw[3] => Mux10.IN1
sw[3] => Mux11.IN1
sw[3] => Mux12.IN1
sw[3] => Mux13.IN1
sw[4] => Mux10.IN0
sw[4] => Mux11.IN0
sw[4] => Mux12.IN0
sw[4] => Mux13.IN0
sw[5] => ~NO_FANOUT~
sw[6] => ~NO_FANOUT~
sw[7] => ~NO_FANOUT~
sw[8] => ~NO_FANOUT~
sw[9] => ~NO_FANOUT~
dbg_cpu_addr[0] <= dbg_cpu_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[1] <= dbg_cpu_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[2] <= dbg_cpu_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[3] <= dbg_cpu_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[4] <= dbg_cpu_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[5] <= dbg_cpu_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[6] <= dbg_cpu_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[7] <= dbg_cpu_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[8] <= dbg_cpu_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[9] <= dbg_cpu_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[10] <= dbg_cpu_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[11] <= dbg_cpu_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[12] <= dbg_cpu_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[13] <= dbg_cpu_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[14] <= dbg_cpu_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[15] <= dbg_cpu_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|pooyan:pooyan|T80se:cpu
RESET_n => T80:u0.RESET_n
RESET_n => DI_Reg[0].ACLR
RESET_n => DI_Reg[1].ACLR
RESET_n => DI_Reg[2].ACLR
RESET_n => DI_Reg[3].ACLR
RESET_n => DI_Reg[4].ACLR
RESET_n => DI_Reg[5].ACLR
RESET_n => DI_Reg[6].ACLR
RESET_n => DI_Reg[7].ACLR
RESET_n => MREQ_n~reg0.PRESET
RESET_n => IORQ_n~reg0.PRESET
RESET_n => WR_n~reg0.PRESET
RESET_n => RD_n~reg0.PRESET
CLK_n => T80:u0.CLK_n
CLK_n => DI_Reg[0].CLK
CLK_n => DI_Reg[1].CLK
CLK_n => DI_Reg[2].CLK
CLK_n => DI_Reg[3].CLK
CLK_n => DI_Reg[4].CLK
CLK_n => DI_Reg[5].CLK
CLK_n => DI_Reg[6].CLK
CLK_n => DI_Reg[7].CLK
CLK_n => MREQ_n~reg0.CLK
CLK_n => IORQ_n~reg0.CLK
CLK_n => WR_n~reg0.CLK
CLK_n => RD_n~reg0.CLK
CLKEN => T80:u0.CEN
CLKEN => DI_Reg[0].ENA
CLKEN => RD_n~reg0.ENA
CLKEN => WR_n~reg0.ENA
CLKEN => IORQ_n~reg0.ENA
CLKEN => MREQ_n~reg0.ENA
CLKEN => DI_Reg[7].ENA
CLKEN => DI_Reg[6].ENA
CLKEN => DI_Reg[5].ENA
CLKEN => DI_Reg[4].ENA
CLKEN => DI_Reg[3].ENA
CLKEN => DI_Reg[2].ENA
CLKEN => DI_Reg[1].ENA
WAIT_n => process_0.IN1
WAIT_n => T80:u0.WAIT_n
WAIT_n => process_0.IN1
INT_n => T80:u0.INT_n
NMI_n => T80:u0.NMI_n
BUSRQ_n => T80:u0.BUSRQ_n
M1_n <= T80:u0.M1_n
MREQ_n <= MREQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ_n <= IORQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_n <= RD_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR_n <= WR_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFSH_n <= T80:u0.RFSH_n
HALT_n <= T80:u0.HALT_n
BUSAK_n <= T80:u0.BUSAK_n
A[0] <= T80:u0.A[0]
A[1] <= T80:u0.A[1]
A[2] <= T80:u0.A[2]
A[3] <= T80:u0.A[3]
A[4] <= T80:u0.A[4]
A[5] <= T80:u0.A[5]
A[6] <= T80:u0.A[6]
A[7] <= T80:u0.A[7]
A[8] <= T80:u0.A[8]
A[9] <= T80:u0.A[9]
A[10] <= T80:u0.A[10]
A[11] <= T80:u0.A[11]
A[12] <= T80:u0.A[12]
A[13] <= T80:u0.A[13]
A[14] <= T80:u0.A[14]
A[15] <= T80:u0.A[15]
DI[0] => DI_Reg.DATAB
DI[0] => T80:u0.DInst[0]
DI[1] => DI_Reg.DATAB
DI[1] => T80:u0.DInst[1]
DI[2] => DI_Reg.DATAB
DI[2] => T80:u0.DInst[2]
DI[3] => DI_Reg.DATAB
DI[3] => T80:u0.DInst[3]
DI[4] => DI_Reg.DATAB
DI[4] => T80:u0.DInst[4]
DI[5] => DI_Reg.DATAB
DI[5] => T80:u0.DInst[5]
DI[6] => DI_Reg.DATAB
DI[6] => T80:u0.DInst[6]
DI[7] => DI_Reg.DATAB
DI[7] => T80:u0.DInst[7]
DO[0] <= T80:u0.DO[0]
DO[1] <= T80:u0.DO[1]
DO[2] <= T80:u0.DO[2]
DO[3] <= T80:u0.DO[3]
DO[4] <= T80:u0.DO[4]
DO[5] <= T80:u0.DO[5]
DO[6] <= T80:u0.DO[6]
DO[7] <= T80:u0.DO[7]


|Pooyan_MiST|pooyan:pooyan|T80se:cpu|T80:u0
RESET_n => XY_Ind.ACLR
RESET_n => PreserveC_r.ACLR
RESET_n => Save_ALU_r.ACLR
RESET_n => ALU_Op_r[0].ACLR
RESET_n => ALU_Op_r[1].ACLR
RESET_n => ALU_Op_r[2].ACLR
RESET_n => ALU_Op_r[3].ACLR
RESET_n => Z16_r.ACLR
RESET_n => BTR_r.ACLR
RESET_n => Arith16_r.ACLR
RESET_n => Read_To_Reg_r[0].ACLR
RESET_n => Read_To_Reg_r[1].ACLR
RESET_n => Read_To_Reg_r[2].ACLR
RESET_n => Read_To_Reg_r[3].ACLR
RESET_n => Read_To_Reg_r[4].ACLR
RESET_n => Alternate.ACLR
RESET_n => SP[0].PRESET
RESET_n => SP[1].PRESET
RESET_n => SP[2].PRESET
RESET_n => SP[3].PRESET
RESET_n => SP[4].PRESET
RESET_n => SP[5].PRESET
RESET_n => SP[6].PRESET
RESET_n => SP[7].PRESET
RESET_n => SP[8].PRESET
RESET_n => SP[9].PRESET
RESET_n => SP[10].PRESET
RESET_n => SP[11].PRESET
RESET_n => SP[12].PRESET
RESET_n => SP[13].PRESET
RESET_n => SP[14].PRESET
RESET_n => SP[15].PRESET
RESET_n => R[0].ACLR
RESET_n => R[1].ACLR
RESET_n => R[2].ACLR
RESET_n => R[3].ACLR
RESET_n => R[4].ACLR
RESET_n => R[5].ACLR
RESET_n => R[6].ACLR
RESET_n => R[7].ACLR
RESET_n => I[0].ACLR
RESET_n => I[1].ACLR
RESET_n => I[2].ACLR
RESET_n => I[3].ACLR
RESET_n => I[4].ACLR
RESET_n => I[5].ACLR
RESET_n => I[6].ACLR
RESET_n => I[7].ACLR
RESET_n => Fp[0].PRESET
RESET_n => Fp[1].PRESET
RESET_n => Fp[2].PRESET
RESET_n => Fp[3].PRESET
RESET_n => Fp[4].PRESET
RESET_n => Fp[5].PRESET
RESET_n => Fp[6].PRESET
RESET_n => Fp[7].PRESET
RESET_n => Ap[0].PRESET
RESET_n => Ap[1].PRESET
RESET_n => Ap[2].PRESET
RESET_n => Ap[3].PRESET
RESET_n => Ap[4].PRESET
RESET_n => Ap[5].PRESET
RESET_n => Ap[6].PRESET
RESET_n => Ap[7].PRESET
RESET_n => F[0].PRESET
RESET_n => F[1].PRESET
RESET_n => F[2].PRESET
RESET_n => F[3].PRESET
RESET_n => F[4].PRESET
RESET_n => F[5].PRESET
RESET_n => F[6].PRESET
RESET_n => F[7].PRESET
RESET_n => ACC[0].PRESET
RESET_n => ACC[1].PRESET
RESET_n => ACC[2].PRESET
RESET_n => ACC[3].PRESET
RESET_n => ACC[4].PRESET
RESET_n => ACC[5].PRESET
RESET_n => ACC[6].PRESET
RESET_n => ACC[7].PRESET
RESET_n => DO[0]~reg0.ACLR
RESET_n => DO[1]~reg0.ACLR
RESET_n => DO[2]~reg0.ACLR
RESET_n => DO[3]~reg0.ACLR
RESET_n => DO[4]~reg0.ACLR
RESET_n => DO[5]~reg0.ACLR
RESET_n => DO[6]~reg0.ACLR
RESET_n => DO[7]~reg0.ACLR
RESET_n => MCycles[0].ACLR
RESET_n => MCycles[1].ACLR
RESET_n => MCycles[2].ACLR
RESET_n => IStatus[0].ACLR
RESET_n => IStatus[1].ACLR
RESET_n => XY_State[0].ACLR
RESET_n => XY_State[1].ACLR
RESET_n => ISet[0].ACLR
RESET_n => ISet[1].ACLR
RESET_n => IR[0].ACLR
RESET_n => IR[1].ACLR
RESET_n => IR[2].ACLR
RESET_n => IR[3].ACLR
RESET_n => IR[4].ACLR
RESET_n => IR[5].ACLR
RESET_n => IR[6].ACLR
RESET_n => IR[7].ACLR
RESET_n => TmpAddr[0].ACLR
RESET_n => TmpAddr[1].ACLR
RESET_n => TmpAddr[2].ACLR
RESET_n => TmpAddr[3].ACLR
RESET_n => TmpAddr[4].ACLR
RESET_n => TmpAddr[5].ACLR
RESET_n => TmpAddr[6].ACLR
RESET_n => TmpAddr[7].ACLR
RESET_n => TmpAddr[8].ACLR
RESET_n => TmpAddr[9].ACLR
RESET_n => TmpAddr[10].ACLR
RESET_n => TmpAddr[11].ACLR
RESET_n => TmpAddr[12].ACLR
RESET_n => TmpAddr[13].ACLR
RESET_n => TmpAddr[14].ACLR
RESET_n => TmpAddr[15].ACLR
RESET_n => A[0]~reg0.ACLR
RESET_n => A[1]~reg0.ACLR
RESET_n => A[2]~reg0.ACLR
RESET_n => A[3]~reg0.ACLR
RESET_n => A[4]~reg0.ACLR
RESET_n => A[5]~reg0.ACLR
RESET_n => A[6]~reg0.ACLR
RESET_n => A[7]~reg0.ACLR
RESET_n => A[8]~reg0.ACLR
RESET_n => A[9]~reg0.ACLR
RESET_n => A[10]~reg0.ACLR
RESET_n => A[11]~reg0.ACLR
RESET_n => A[12]~reg0.ACLR
RESET_n => A[13]~reg0.ACLR
RESET_n => A[14]~reg0.ACLR
RESET_n => A[15]~reg0.ACLR
RESET_n => PC[0].ACLR
RESET_n => PC[1].ACLR
RESET_n => PC[2].ACLR
RESET_n => PC[3].ACLR
RESET_n => PC[4].ACLR
RESET_n => PC[5].ACLR
RESET_n => PC[6].ACLR
RESET_n => PC[7].ACLR
RESET_n => PC[8].ACLR
RESET_n => PC[9].ACLR
RESET_n => PC[10].ACLR
RESET_n => PC[11].ACLR
RESET_n => PC[12].ACLR
RESET_n => PC[13].ACLR
RESET_n => PC[14].ACLR
RESET_n => PC[15].ACLR
RESET_n => M1_n~reg0.PRESET
RESET_n => Auto_Wait_t2.ACLR
RESET_n => Auto_Wait_t1.ACLR
RESET_n => No_BTR.ACLR
RESET_n => IntE_FF2.ACLR
RESET_n => IntE_FF1.ACLR
RESET_n => IntCycle.ACLR
RESET_n => NMICycle.ACLR
RESET_n => BusAck.ACLR
RESET_n => Halt_FF.ACLR
RESET_n => Pre_XY_F_M[0].ACLR
RESET_n => Pre_XY_F_M[1].ACLR
RESET_n => Pre_XY_F_M[2].ACLR
RESET_n => TState[0].ACLR
RESET_n => TState[1].ACLR
RESET_n => TState[2].ACLR
RESET_n => MCycle[0].PRESET
RESET_n => MCycle[1].ACLR
RESET_n => MCycle[2].ACLR
RESET_n => RFSH_n~reg0.PRESET
RESET_n => NMI_s.ACLR
RESET_n => INT_s.ACLR
RESET_n => BusReq_s.ACLR
RESET_n => OldNMI_n.ACLR
CLK_n => T80_Reg:Regs.Clk
CLK_n => M1_n~reg0.CLK
CLK_n => Auto_Wait_t2.CLK
CLK_n => Auto_Wait_t1.CLK
CLK_n => No_BTR.CLK
CLK_n => IntE_FF2.CLK
CLK_n => IntE_FF1.CLK
CLK_n => IntCycle.CLK
CLK_n => NMICycle.CLK
CLK_n => BusAck.CLK
CLK_n => Halt_FF.CLK
CLK_n => Pre_XY_F_M[0].CLK
CLK_n => Pre_XY_F_M[1].CLK
CLK_n => Pre_XY_F_M[2].CLK
CLK_n => TState[0].CLK
CLK_n => TState[1].CLK
CLK_n => TState[2].CLK
CLK_n => MCycle[0].CLK
CLK_n => MCycle[1].CLK
CLK_n => MCycle[2].CLK
CLK_n => NMI_s.CLK
CLK_n => INT_s.CLK
CLK_n => BusReq_s.CLK
CLK_n => OldNMI_n.CLK
CLK_n => RFSH_n~reg0.CLK
CLK_n => BusA[0].CLK
CLK_n => BusA[1].CLK
CLK_n => BusA[2].CLK
CLK_n => BusA[3].CLK
CLK_n => BusA[4].CLK
CLK_n => BusA[5].CLK
CLK_n => BusA[6].CLK
CLK_n => BusA[7].CLK
CLK_n => BusB[0].CLK
CLK_n => BusB[1].CLK
CLK_n => BusB[2].CLK
CLK_n => BusB[3].CLK
CLK_n => BusB[4].CLK
CLK_n => BusB[5].CLK
CLK_n => BusB[6].CLK
CLK_n => BusB[7].CLK
CLK_n => RegBusA_r[0].CLK
CLK_n => RegBusA_r[1].CLK
CLK_n => RegBusA_r[2].CLK
CLK_n => RegBusA_r[3].CLK
CLK_n => RegBusA_r[4].CLK
CLK_n => RegBusA_r[5].CLK
CLK_n => RegBusA_r[6].CLK
CLK_n => RegBusA_r[7].CLK
CLK_n => RegBusA_r[8].CLK
CLK_n => RegBusA_r[9].CLK
CLK_n => RegBusA_r[10].CLK
CLK_n => RegBusA_r[11].CLK
CLK_n => RegBusA_r[12].CLK
CLK_n => RegBusA_r[13].CLK
CLK_n => RegBusA_r[14].CLK
CLK_n => RegBusA_r[15].CLK
CLK_n => IncDecZ.CLK
CLK_n => RegAddrC[0].CLK
CLK_n => RegAddrC[1].CLK
CLK_n => RegAddrC[2].CLK
CLK_n => RegAddrB_r[0].CLK
CLK_n => RegAddrB_r[1].CLK
CLK_n => RegAddrB_r[2].CLK
CLK_n => RegAddrA_r[0].CLK
CLK_n => RegAddrA_r[1].CLK
CLK_n => RegAddrA_r[2].CLK
CLK_n => XY_Ind.CLK
CLK_n => PreserveC_r.CLK
CLK_n => Save_ALU_r.CLK
CLK_n => ALU_Op_r[0].CLK
CLK_n => ALU_Op_r[1].CLK
CLK_n => ALU_Op_r[2].CLK
CLK_n => ALU_Op_r[3].CLK
CLK_n => Z16_r.CLK
CLK_n => BTR_r.CLK
CLK_n => Arith16_r.CLK
CLK_n => Read_To_Reg_r[0].CLK
CLK_n => Read_To_Reg_r[1].CLK
CLK_n => Read_To_Reg_r[2].CLK
CLK_n => Read_To_Reg_r[3].CLK
CLK_n => Read_To_Reg_r[4].CLK
CLK_n => Alternate.CLK
CLK_n => SP[0].CLK
CLK_n => SP[1].CLK
CLK_n => SP[2].CLK
CLK_n => SP[3].CLK
CLK_n => SP[4].CLK
CLK_n => SP[5].CLK
CLK_n => SP[6].CLK
CLK_n => SP[7].CLK
CLK_n => SP[8].CLK
CLK_n => SP[9].CLK
CLK_n => SP[10].CLK
CLK_n => SP[11].CLK
CLK_n => SP[12].CLK
CLK_n => SP[13].CLK
CLK_n => SP[14].CLK
CLK_n => SP[15].CLK
CLK_n => R[0].CLK
CLK_n => R[1].CLK
CLK_n => R[2].CLK
CLK_n => R[3].CLK
CLK_n => R[4].CLK
CLK_n => R[5].CLK
CLK_n => R[6].CLK
CLK_n => R[7].CLK
CLK_n => I[0].CLK
CLK_n => I[1].CLK
CLK_n => I[2].CLK
CLK_n => I[3].CLK
CLK_n => I[4].CLK
CLK_n => I[5].CLK
CLK_n => I[6].CLK
CLK_n => I[7].CLK
CLK_n => Fp[0].CLK
CLK_n => Fp[1].CLK
CLK_n => Fp[2].CLK
CLK_n => Fp[3].CLK
CLK_n => Fp[4].CLK
CLK_n => Fp[5].CLK
CLK_n => Fp[6].CLK
CLK_n => Fp[7].CLK
CLK_n => Ap[0].CLK
CLK_n => Ap[1].CLK
CLK_n => Ap[2].CLK
CLK_n => Ap[3].CLK
CLK_n => Ap[4].CLK
CLK_n => Ap[5].CLK
CLK_n => Ap[6].CLK
CLK_n => Ap[7].CLK
CLK_n => F[0].CLK
CLK_n => F[1].CLK
CLK_n => F[2].CLK
CLK_n => F[3].CLK
CLK_n => F[4].CLK
CLK_n => F[5].CLK
CLK_n => F[6].CLK
CLK_n => F[7].CLK
CLK_n => ACC[0].CLK
CLK_n => ACC[1].CLK
CLK_n => ACC[2].CLK
CLK_n => ACC[3].CLK
CLK_n => ACC[4].CLK
CLK_n => ACC[5].CLK
CLK_n => ACC[6].CLK
CLK_n => ACC[7].CLK
CLK_n => DO[0]~reg0.CLK
CLK_n => DO[1]~reg0.CLK
CLK_n => DO[2]~reg0.CLK
CLK_n => DO[3]~reg0.CLK
CLK_n => DO[4]~reg0.CLK
CLK_n => DO[5]~reg0.CLK
CLK_n => DO[6]~reg0.CLK
CLK_n => DO[7]~reg0.CLK
CLK_n => MCycles[0].CLK
CLK_n => MCycles[1].CLK
CLK_n => MCycles[2].CLK
CLK_n => IStatus[0].CLK
CLK_n => IStatus[1].CLK
CLK_n => XY_State[0].CLK
CLK_n => XY_State[1].CLK
CLK_n => ISet[0].CLK
CLK_n => ISet[1].CLK
CLK_n => IR[0].CLK
CLK_n => IR[1].CLK
CLK_n => IR[2].CLK
CLK_n => IR[3].CLK
CLK_n => IR[4].CLK
CLK_n => IR[5].CLK
CLK_n => IR[6].CLK
CLK_n => IR[7].CLK
CLK_n => TmpAddr[0].CLK
CLK_n => TmpAddr[1].CLK
CLK_n => TmpAddr[2].CLK
CLK_n => TmpAddr[3].CLK
CLK_n => TmpAddr[4].CLK
CLK_n => TmpAddr[5].CLK
CLK_n => TmpAddr[6].CLK
CLK_n => TmpAddr[7].CLK
CLK_n => TmpAddr[8].CLK
CLK_n => TmpAddr[9].CLK
CLK_n => TmpAddr[10].CLK
CLK_n => TmpAddr[11].CLK
CLK_n => TmpAddr[12].CLK
CLK_n => TmpAddr[13].CLK
CLK_n => TmpAddr[14].CLK
CLK_n => TmpAddr[15].CLK
CLK_n => A[0]~reg0.CLK
CLK_n => A[1]~reg0.CLK
CLK_n => A[2]~reg0.CLK
CLK_n => A[3]~reg0.CLK
CLK_n => A[4]~reg0.CLK
CLK_n => A[5]~reg0.CLK
CLK_n => A[6]~reg0.CLK
CLK_n => A[7]~reg0.CLK
CLK_n => A[8]~reg0.CLK
CLK_n => A[9]~reg0.CLK
CLK_n => A[10]~reg0.CLK
CLK_n => A[11]~reg0.CLK
CLK_n => A[12]~reg0.CLK
CLK_n => A[13]~reg0.CLK
CLK_n => A[14]~reg0.CLK
CLK_n => A[15]~reg0.CLK
CLK_n => PC[0].CLK
CLK_n => PC[1].CLK
CLK_n => PC[2].CLK
CLK_n => PC[3].CLK
CLK_n => PC[4].CLK
CLK_n => PC[5].CLK
CLK_n => PC[6].CLK
CLK_n => PC[7].CLK
CLK_n => PC[8].CLK
CLK_n => PC[9].CLK
CLK_n => PC[10].CLK
CLK_n => PC[11].CLK
CLK_n => PC[12].CLK
CLK_n => PC[13].CLK
CLK_n => PC[14].CLK
CLK_n => PC[15].CLK
CEN => ClkEn.IN1
CEN => RFSH_n~reg0.ENA
CEN => OldNMI_n.ENA
CEN => BusReq_s.ENA
CEN => INT_s.ENA
CEN => M1_n~reg0.ENA
CEN => NMI_s.ENA
CEN => MCycle[2].ENA
CEN => MCycle[1].ENA
CEN => MCycle[0].ENA
CEN => TState[2].ENA
CEN => TState[1].ENA
CEN => TState[0].ENA
CEN => Pre_XY_F_M[2].ENA
CEN => Pre_XY_F_M[1].ENA
CEN => Pre_XY_F_M[0].ENA
CEN => Halt_FF.ENA
CEN => BusAck.ENA
CEN => NMICycle.ENA
CEN => IntCycle.ENA
CEN => IntE_FF1.ENA
CEN => IntE_FF2.ENA
CEN => No_BTR.ENA
CEN => Auto_Wait_t1.ENA
CEN => Auto_Wait_t2.ENA
WAIT_n => process_2.IN1
WAIT_n => process_5.IN1
WAIT_n => process_7.IN1
WAIT_n => process_7.IN1
INT_n => INT_s.DATAIN
NMI_n => process_6.IN1
NMI_n => OldNMI_n.DATAIN
BUSRQ_n => BusReq_s.DATAIN
M1_n <= M1_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= T80_MCode:mcode.IORQ
NoRead <= T80_MCode:mcode.NoRead
Write <= T80_MCode:mcode.Write
RFSH_n <= RFSH_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HALT_n <= Halt_FF.DB_MAX_OUTPUT_PORT_TYPE
BUSAK_n <= BusAck.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DInst[0] => IR.DATAA
DInst[0] => IR.DATAB
DInst[1] => IR.DATAA
DInst[1] => IR.DATAB
DInst[2] => IR.DATAA
DInst[2] => IR.DATAB
DInst[3] => IR.DATAA
DInst[3] => IR.DATAB
DInst[4] => IR.DATAA
DInst[4] => IR.DATAB
DInst[5] => IR.DATAA
DInst[5] => IR.DATAB
DInst[6] => IR.DATAA
DInst[6] => IR.DATAB
DInst[7] => IR.DATAA
DInst[7] => IR.DATAB
DI[0] => Save_Mux.DATAB
DI[0] => A.DATAA
DI[0] => Mux15.IN7
DI[0] => A.DATAB
DI[0] => PC.DATAB
DI[0] => Add2.IN32
DI[0] => Add5.IN32
DI[0] => TmpAddr.DATAB
DI[0] => TmpAddr.DATAB
DI[0] => F.IN0
DI[0] => Mux91.IN15
DI[0] => Mux99.IN10
DI[0] => Equal18.IN7
DI[1] => Save_Mux.DATAB
DI[1] => A.DATAA
DI[1] => Mux14.IN7
DI[1] => A.DATAB
DI[1] => PC.DATAB
DI[1] => Add2.IN31
DI[1] => Add5.IN31
DI[1] => TmpAddr.DATAB
DI[1] => TmpAddr.DATAB
DI[1] => F.IN1
DI[1] => Mux90.IN15
DI[1] => Mux98.IN10
DI[1] => Equal18.IN6
DI[2] => Save_Mux.DATAB
DI[2] => A.DATAA
DI[2] => Mux13.IN7
DI[2] => A.DATAB
DI[2] => PC.DATAB
DI[2] => Add2.IN30
DI[2] => Add5.IN30
DI[2] => TmpAddr.DATAB
DI[2] => TmpAddr.DATAB
DI[2] => F.IN1
DI[2] => Mux89.IN15
DI[2] => Mux97.IN10
DI[2] => Equal18.IN5
DI[3] => Save_Mux.DATAB
DI[3] => A.DATAA
DI[3] => Mux12.IN7
DI[3] => A.DATAB
DI[3] => PC.DATAB
DI[3] => Add2.IN29
DI[3] => Add5.IN29
DI[3] => TmpAddr.DATAB
DI[3] => TmpAddr.DATAB
DI[3] => F.IN1
DI[3] => Mux88.IN15
DI[3] => Mux96.IN10
DI[3] => Equal18.IN4
DI[4] => Save_Mux.DATAB
DI[4] => A.DATAA
DI[4] => Mux11.IN7
DI[4] => A.DATAB
DI[4] => PC.DATAB
DI[4] => Add2.IN28
DI[4] => Add5.IN28
DI[4] => TmpAddr.DATAB
DI[4] => TmpAddr.DATAB
DI[4] => F.IN1
DI[4] => Mux87.IN15
DI[4] => Mux95.IN10
DI[4] => Equal18.IN3
DI[5] => Save_Mux.DATAB
DI[5] => A.DATAA
DI[5] => Mux10.IN7
DI[5] => A.DATAB
DI[5] => PC.DATAB
DI[5] => Add2.IN27
DI[5] => Add5.IN27
DI[5] => TmpAddr.DATAB
DI[5] => TmpAddr.DATAB
DI[5] => F.IN1
DI[5] => Mux86.IN15
DI[5] => Mux94.IN10
DI[5] => Equal18.IN2
DI[6] => Save_Mux.DATAB
DI[6] => A.DATAA
DI[6] => Mux9.IN7
DI[6] => A.DATAB
DI[6] => PC.DATAB
DI[6] => Add2.IN26
DI[6] => Add5.IN26
DI[6] => TmpAddr.DATAB
DI[6] => TmpAddr.DATAB
DI[6] => F.IN1
DI[6] => Mux85.IN15
DI[6] => Mux93.IN10
DI[6] => Equal18.IN1
DI[7] => Save_Mux.DATAB
DI[7] => A.DATAA
DI[7] => Mux8.IN7
DI[7] => A.DATAB
DI[7] => PC.DATAB
DI[7] => Add2.IN17
DI[7] => Add2.IN18
DI[7] => Add2.IN19
DI[7] => Add2.IN20
DI[7] => Add2.IN21
DI[7] => Add2.IN22
DI[7] => Add2.IN23
DI[7] => Add2.IN24
DI[7] => Add2.IN25
DI[7] => Add5.IN17
DI[7] => Add5.IN18
DI[7] => Add5.IN19
DI[7] => Add5.IN20
DI[7] => Add5.IN21
DI[7] => Add5.IN22
DI[7] => Add5.IN23
DI[7] => Add5.IN24
DI[7] => Add5.IN25
DI[7] => TmpAddr.DATAB
DI[7] => TmpAddr.DATAB
DI[7] => F.IN1
DI[7] => F.DATAB
DI[7] => Mux84.IN15
DI[7] => Mux92.IN10
DI[7] => Equal18.IN0
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MC[0] <= MCycle[0].DB_MAX_OUTPUT_PORT_TYPE
MC[1] <= MCycle[1].DB_MAX_OUTPUT_PORT_TYPE
MC[2] <= MCycle[2].DB_MAX_OUTPUT_PORT_TYPE
TS[0] <= TState[0].DB_MAX_OUTPUT_PORT_TYPE
TS[1] <= TState[1].DB_MAX_OUTPUT_PORT_TYPE
TS[2] <= TState[2].DB_MAX_OUTPUT_PORT_TYPE
IntCycle_n <= IntCycle.DB_MAX_OUTPUT_PORT_TYPE
IntE <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
Stop <= T80_MCode:mcode.I_DJNZ


|Pooyan_MiST|pooyan:pooyan|T80se:cpu|T80:u0|T80_MCode:mcode
IR[0] => Mux5.IN7
IR[0] => Mux28.IN7
IR[0] => Set_BusB_To.DATAB
IR[0] => Mux61.IN263
IR[0] => Mux62.IN263
IR[0] => Mux63.IN263
IR[0] => Mux64.IN158
IR[0] => Mux64.IN159
IR[0] => Mux64.IN160
IR[0] => Mux64.IN161
IR[0] => Mux64.IN162
IR[0] => Mux64.IN163
IR[0] => Mux64.IN164
IR[0] => Mux64.IN165
IR[0] => Mux64.IN166
IR[0] => Mux64.IN167
IR[0] => Mux64.IN168
IR[0] => Mux64.IN169
IR[0] => Mux64.IN170
IR[0] => Mux64.IN171
IR[0] => Mux64.IN172
IR[0] => Mux64.IN173
IR[0] => Mux64.IN174
IR[0] => Mux64.IN175
IR[0] => Mux64.IN176
IR[0] => Mux64.IN177
IR[0] => Mux64.IN178
IR[0] => Mux64.IN179
IR[0] => Mux64.IN180
IR[0] => Mux64.IN181
IR[0] => Mux64.IN182
IR[0] => Mux64.IN183
IR[0] => Mux64.IN184
IR[0] => Mux64.IN185
IR[0] => Mux64.IN186
IR[0] => Mux64.IN187
IR[0] => Mux64.IN188
IR[0] => Mux64.IN189
IR[0] => Mux64.IN190
IR[0] => Mux64.IN191
IR[0] => Mux64.IN192
IR[0] => Mux64.IN193
IR[0] => Mux64.IN194
IR[0] => Mux64.IN195
IR[0] => Mux64.IN196
IR[0] => Mux64.IN197
IR[0] => Mux64.IN198
IR[0] => Mux64.IN199
IR[0] => Mux64.IN200
IR[0] => Mux64.IN201
IR[0] => Mux64.IN202
IR[0] => Mux64.IN203
IR[0] => Mux64.IN204
IR[0] => Mux64.IN205
IR[0] => Mux64.IN206
IR[0] => Mux64.IN207
IR[0] => Mux64.IN208
IR[0] => Mux64.IN209
IR[0] => Mux64.IN210
IR[0] => Mux64.IN211
IR[0] => Mux64.IN212
IR[0] => Mux64.IN213
IR[0] => Mux64.IN214
IR[0] => Mux64.IN215
IR[0] => Mux64.IN216
IR[0] => Mux64.IN217
IR[0] => Mux64.IN218
IR[0] => Mux64.IN219
IR[0] => Mux64.IN220
IR[0] => Mux64.IN221
IR[0] => Mux64.IN222
IR[0] => Mux64.IN223
IR[0] => Mux64.IN224
IR[0] => Mux64.IN225
IR[0] => Mux64.IN226
IR[0] => Mux64.IN227
IR[0] => Mux64.IN228
IR[0] => Mux64.IN229
IR[0] => Mux64.IN230
IR[0] => Mux64.IN231
IR[0] => Mux64.IN232
IR[0] => Mux64.IN233
IR[0] => Mux64.IN234
IR[0] => Mux64.IN235
IR[0] => Mux64.IN236
IR[0] => Mux64.IN237
IR[0] => Mux64.IN238
IR[0] => Mux64.IN239
IR[0] => Mux64.IN240
IR[0] => Mux64.IN241
IR[0] => Mux64.IN242
IR[0] => Mux64.IN243
IR[0] => Mux64.IN244
IR[0] => Mux64.IN245
IR[0] => Mux64.IN246
IR[0] => Mux64.IN247
IR[0] => Mux64.IN248
IR[0] => Mux64.IN249
IR[0] => Mux64.IN250
IR[0] => Mux64.IN251
IR[0] => Mux64.IN252
IR[0] => Mux64.IN253
IR[0] => Mux64.IN254
IR[0] => Mux64.IN255
IR[0] => Mux64.IN256
IR[0] => Mux64.IN257
IR[0] => Mux64.IN258
IR[0] => Mux64.IN259
IR[0] => Mux64.IN260
IR[0] => Mux64.IN261
IR[0] => Mux64.IN262
IR[0] => Mux64.IN263
IR[0] => Mux65.IN263
IR[0] => Mux66.IN69
IR[0] => Mux67.IN263
IR[0] => Mux68.IN263
IR[0] => Mux69.IN263
IR[0] => Mux70.IN263
IR[0] => Mux71.IN263
IR[0] => Mux72.IN262
IR[0] => Mux73.IN263
IR[0] => Mux74.IN263
IR[0] => Mux75.IN263
IR[0] => Mux76.IN263
IR[0] => Mux77.IN263
IR[0] => Mux78.IN263
IR[0] => Mux79.IN263
IR[0] => Mux80.IN263
IR[0] => Mux81.IN263
IR[0] => Mux82.IN263
IR[0] => Mux83.IN263
IR[0] => Mux84.IN263
IR[0] => Mux85.IN263
IR[0] => Mux86.IN263
IR[0] => Mux87.IN263
IR[0] => Mux88.IN263
IR[0] => Mux89.IN263
IR[0] => Mux90.IN263
IR[0] => Mux91.IN263
IR[0] => Mux92.IN263
IR[0] => Mux93.IN263
IR[0] => Mux94.IN263
IR[0] => Mux95.IN263
IR[0] => Mux96.IN263
IR[0] => Mux97.IN263
IR[0] => Mux98.IN263
IR[0] => Mux99.IN263
IR[0] => Mux100.IN263
IR[0] => Mux101.IN263
IR[0] => Mux102.IN263
IR[0] => Mux103.IN263
IR[0] => Mux104.IN263
IR[0] => Mux105.IN263
IR[0] => Mux106.IN263
IR[0] => Mux107.IN263
IR[0] => Mux108.IN69
IR[0] => Mux109.IN263
IR[0] => Mux110.IN263
IR[0] => Mux111.IN263
IR[0] => Mux112.IN263
IR[0] => Mux113.IN36
IR[0] => Mux114.IN263
IR[0] => Mux115.IN263
IR[0] => Mux116.IN263
IR[0] => Mux119.IN36
IR[0] => Mux120.IN36
IR[0] => Mux121.IN36
IR[0] => Mux122.IN36
IR[0] => Mux123.IN36
IR[0] => Mux124.IN10
IR[0] => Mux125.IN36
IR[0] => Mux126.IN36
IR[0] => Mux127.IN36
IR[0] => Mux128.IN36
IR[0] => Mux129.IN36
IR[0] => Mux130.IN36
IR[0] => Mux197.IN69
IR[0] => Mux198.IN134
IR[0] => Mux199.IN134
IR[0] => Mux200.IN263
IR[0] => Mux201.IN263
IR[0] => Mux202.IN263
IR[0] => Mux203.IN134
IR[0] => Mux204.IN36
IR[0] => Mux205.IN134
IR[0] => Mux206.IN69
IR[0] => Mux207.IN69
IR[0] => Mux208.IN263
IR[0] => Mux209.IN69
IR[0] => Mux210.IN263
IR[0] => Mux211.IN69
IR[0] => Mux212.IN263
IR[0] => Mux213.IN69
IR[0] => Mux214.IN263
IR[0] => Mux215.IN263
IR[0] => Mux216.IN263
IR[0] => Mux217.IN69
IR[0] => Mux218.IN134
IR[0] => Mux219.IN263
IR[0] => Mux220.IN263
IR[0] => Mux221.IN69
IR[0] => Mux222.IN263
IR[0] => Mux223.IN69
IR[0] => Mux224.IN69
IR[0] => Mux225.IN69
IR[0] => Mux226.IN69
IR[0] => Mux227.IN263
IR[0] => Mux228.IN263
IR[0] => Mux229.IN263
IR[0] => Mux230.IN263
IR[0] => Mux231.IN69
IR[0] => Mux232.IN263
IR[0] => Mux233.IN263
IR[0] => Mux234.IN69
IR[0] => Mux235.IN69
IR[0] => Mux236.IN36
IR[0] => Mux237.IN134
IR[0] => Mux238.IN263
IR[0] => Mux239.IN263
IR[0] => Mux240.IN263
IR[0] => Mux241.IN36
IR[0] => Mux242.IN69
IR[0] => Mux243.IN36
IR[0] => Mux244.IN69
IR[0] => Mux248.IN3
IR[0] => Mux253.IN3
IR[0] => Set_BusB_To.DATAB
IR[0] => Equal5.IN7
IR[0] => Equal7.IN3
IR[1] => Mux4.IN7
IR[1] => Mux27.IN7
IR[1] => Set_BusB_To.DATAB
IR[1] => Mux61.IN262
IR[1] => Mux62.IN262
IR[1] => Mux63.IN157
IR[1] => Mux63.IN158
IR[1] => Mux63.IN159
IR[1] => Mux63.IN160
IR[1] => Mux63.IN161
IR[1] => Mux63.IN162
IR[1] => Mux63.IN163
IR[1] => Mux63.IN164
IR[1] => Mux63.IN165
IR[1] => Mux63.IN166
IR[1] => Mux63.IN167
IR[1] => Mux63.IN168
IR[1] => Mux63.IN169
IR[1] => Mux63.IN170
IR[1] => Mux63.IN171
IR[1] => Mux63.IN172
IR[1] => Mux63.IN173
IR[1] => Mux63.IN174
IR[1] => Mux63.IN175
IR[1] => Mux63.IN176
IR[1] => Mux63.IN177
IR[1] => Mux63.IN178
IR[1] => Mux63.IN179
IR[1] => Mux63.IN180
IR[1] => Mux63.IN181
IR[1] => Mux63.IN182
IR[1] => Mux63.IN183
IR[1] => Mux63.IN184
IR[1] => Mux63.IN185
IR[1] => Mux63.IN186
IR[1] => Mux63.IN187
IR[1] => Mux63.IN188
IR[1] => Mux63.IN189
IR[1] => Mux63.IN190
IR[1] => Mux63.IN191
IR[1] => Mux63.IN192
IR[1] => Mux63.IN193
IR[1] => Mux63.IN194
IR[1] => Mux63.IN195
IR[1] => Mux63.IN196
IR[1] => Mux63.IN197
IR[1] => Mux63.IN198
IR[1] => Mux63.IN199
IR[1] => Mux63.IN200
IR[1] => Mux63.IN201
IR[1] => Mux63.IN202
IR[1] => Mux63.IN203
IR[1] => Mux63.IN204
IR[1] => Mux63.IN205
IR[1] => Mux63.IN206
IR[1] => Mux63.IN207
IR[1] => Mux63.IN208
IR[1] => Mux63.IN209
IR[1] => Mux63.IN210
IR[1] => Mux63.IN211
IR[1] => Mux63.IN212
IR[1] => Mux63.IN213
IR[1] => Mux63.IN214
IR[1] => Mux63.IN215
IR[1] => Mux63.IN216
IR[1] => Mux63.IN217
IR[1] => Mux63.IN218
IR[1] => Mux63.IN219
IR[1] => Mux63.IN220
IR[1] => Mux63.IN221
IR[1] => Mux63.IN222
IR[1] => Mux63.IN223
IR[1] => Mux63.IN224
IR[1] => Mux63.IN225
IR[1] => Mux63.IN226
IR[1] => Mux63.IN227
IR[1] => Mux63.IN228
IR[1] => Mux63.IN229
IR[1] => Mux63.IN230
IR[1] => Mux63.IN231
IR[1] => Mux63.IN232
IR[1] => Mux63.IN233
IR[1] => Mux63.IN234
IR[1] => Mux63.IN235
IR[1] => Mux63.IN236
IR[1] => Mux63.IN237
IR[1] => Mux63.IN238
IR[1] => Mux63.IN239
IR[1] => Mux63.IN240
IR[1] => Mux63.IN241
IR[1] => Mux63.IN242
IR[1] => Mux63.IN243
IR[1] => Mux63.IN244
IR[1] => Mux63.IN245
IR[1] => Mux63.IN246
IR[1] => Mux63.IN247
IR[1] => Mux63.IN248
IR[1] => Mux63.IN249
IR[1] => Mux63.IN250
IR[1] => Mux63.IN251
IR[1] => Mux63.IN252
IR[1] => Mux63.IN253
IR[1] => Mux63.IN254
IR[1] => Mux63.IN255
IR[1] => Mux63.IN256
IR[1] => Mux63.IN257
IR[1] => Mux63.IN258
IR[1] => Mux63.IN259
IR[1] => Mux63.IN260
IR[1] => Mux63.IN261
IR[1] => Mux63.IN262
IR[1] => Mux64.IN157
IR[1] => Mux65.IN262
IR[1] => Mux66.IN68
IR[1] => Mux67.IN262
IR[1] => Mux68.IN262
IR[1] => Mux69.IN262
IR[1] => Mux70.IN262
IR[1] => Mux71.IN262
IR[1] => Mux72.IN261
IR[1] => Mux73.IN262
IR[1] => Mux74.IN262
IR[1] => Mux75.IN262
IR[1] => Mux76.IN262
IR[1] => Mux77.IN262
IR[1] => Mux78.IN262
IR[1] => Mux79.IN262
IR[1] => Mux80.IN262
IR[1] => Mux81.IN262
IR[1] => Mux82.IN262
IR[1] => Mux83.IN262
IR[1] => Mux84.IN262
IR[1] => Mux85.IN262
IR[1] => Mux86.IN262
IR[1] => Mux87.IN262
IR[1] => Mux88.IN262
IR[1] => Mux89.IN262
IR[1] => Mux90.IN262
IR[1] => Mux91.IN262
IR[1] => Mux92.IN262
IR[1] => Mux93.IN262
IR[1] => Mux94.IN262
IR[1] => Mux95.IN262
IR[1] => Mux96.IN262
IR[1] => Mux97.IN262
IR[1] => Mux98.IN262
IR[1] => Mux99.IN262
IR[1] => Mux100.IN262
IR[1] => Mux101.IN262
IR[1] => Mux102.IN262
IR[1] => Mux103.IN262
IR[1] => Mux104.IN262
IR[1] => Mux105.IN262
IR[1] => Mux106.IN262
IR[1] => Mux107.IN262
IR[1] => Mux108.IN68
IR[1] => Mux109.IN262
IR[1] => Mux110.IN262
IR[1] => Mux111.IN262
IR[1] => Mux112.IN262
IR[1] => Mux113.IN35
IR[1] => Mux114.IN262
IR[1] => Mux115.IN262
IR[1] => Mux116.IN262
IR[1] => Mux119.IN35
IR[1] => Mux120.IN35
IR[1] => Mux121.IN35
IR[1] => Mux122.IN35
IR[1] => Mux123.IN35
IR[1] => Mux124.IN9
IR[1] => Mux125.IN35
IR[1] => Mux126.IN35
IR[1] => Mux127.IN35
IR[1] => Mux128.IN35
IR[1] => Mux129.IN35
IR[1] => Mux130.IN35
IR[1] => Mux197.IN68
IR[1] => Mux198.IN133
IR[1] => Mux199.IN133
IR[1] => Mux200.IN262
IR[1] => Mux201.IN262
IR[1] => Mux202.IN262
IR[1] => Mux203.IN133
IR[1] => Mux204.IN35
IR[1] => Mux205.IN133
IR[1] => Mux206.IN68
IR[1] => Mux207.IN68
IR[1] => Mux208.IN262
IR[1] => Mux209.IN68
IR[1] => Mux210.IN262
IR[1] => Mux211.IN68
IR[1] => Mux212.IN262
IR[1] => Mux213.IN68
IR[1] => Mux214.IN262
IR[1] => Mux215.IN262
IR[1] => Mux216.IN262
IR[1] => Mux217.IN68
IR[1] => Mux218.IN133
IR[1] => Mux219.IN262
IR[1] => Mux220.IN262
IR[1] => Mux221.IN68
IR[1] => Mux222.IN262
IR[1] => Mux223.IN68
IR[1] => Mux224.IN68
IR[1] => Mux225.IN68
IR[1] => Mux226.IN68
IR[1] => Mux227.IN262
IR[1] => Mux228.IN262
IR[1] => Mux229.IN262
IR[1] => Mux230.IN262
IR[1] => Mux231.IN68
IR[1] => Mux232.IN262
IR[1] => Mux233.IN262
IR[1] => Mux234.IN68
IR[1] => Mux235.IN68
IR[1] => Mux236.IN35
IR[1] => Mux237.IN133
IR[1] => Mux238.IN262
IR[1] => Mux239.IN262
IR[1] => Mux240.IN262
IR[1] => Mux241.IN35
IR[1] => Mux242.IN68
IR[1] => Mux243.IN35
IR[1] => Mux244.IN68
IR[1] => Mux247.IN3
IR[1] => Mux252.IN3
IR[1] => Set_BusB_To.DATAB
IR[1] => Equal5.IN6
IR[1] => Equal7.IN7
IR[2] => Mux3.IN7
IR[2] => Mux26.IN7
IR[2] => Set_BusB_To.DATAB
IR[2] => Mux61.IN261
IR[2] => Mux62.IN156
IR[2] => Mux62.IN157
IR[2] => Mux62.IN158
IR[2] => Mux62.IN159
IR[2] => Mux62.IN160
IR[2] => Mux62.IN161
IR[2] => Mux62.IN162
IR[2] => Mux62.IN163
IR[2] => Mux62.IN164
IR[2] => Mux62.IN165
IR[2] => Mux62.IN166
IR[2] => Mux62.IN167
IR[2] => Mux62.IN168
IR[2] => Mux62.IN169
IR[2] => Mux62.IN170
IR[2] => Mux62.IN171
IR[2] => Mux62.IN172
IR[2] => Mux62.IN173
IR[2] => Mux62.IN174
IR[2] => Mux62.IN175
IR[2] => Mux62.IN176
IR[2] => Mux62.IN177
IR[2] => Mux62.IN178
IR[2] => Mux62.IN179
IR[2] => Mux62.IN180
IR[2] => Mux62.IN181
IR[2] => Mux62.IN182
IR[2] => Mux62.IN183
IR[2] => Mux62.IN184
IR[2] => Mux62.IN185
IR[2] => Mux62.IN186
IR[2] => Mux62.IN187
IR[2] => Mux62.IN188
IR[2] => Mux62.IN189
IR[2] => Mux62.IN190
IR[2] => Mux62.IN191
IR[2] => Mux62.IN192
IR[2] => Mux62.IN193
IR[2] => Mux62.IN194
IR[2] => Mux62.IN195
IR[2] => Mux62.IN196
IR[2] => Mux62.IN197
IR[2] => Mux62.IN198
IR[2] => Mux62.IN199
IR[2] => Mux62.IN200
IR[2] => Mux62.IN201
IR[2] => Mux62.IN202
IR[2] => Mux62.IN203
IR[2] => Mux62.IN204
IR[2] => Mux62.IN205
IR[2] => Mux62.IN206
IR[2] => Mux62.IN207
IR[2] => Mux62.IN208
IR[2] => Mux62.IN209
IR[2] => Mux62.IN210
IR[2] => Mux62.IN211
IR[2] => Mux62.IN212
IR[2] => Mux62.IN213
IR[2] => Mux62.IN214
IR[2] => Mux62.IN215
IR[2] => Mux62.IN216
IR[2] => Mux62.IN217
IR[2] => Mux62.IN218
IR[2] => Mux62.IN219
IR[2] => Mux62.IN220
IR[2] => Mux62.IN221
IR[2] => Mux62.IN222
IR[2] => Mux62.IN223
IR[2] => Mux62.IN224
IR[2] => Mux62.IN225
IR[2] => Mux62.IN226
IR[2] => Mux62.IN227
IR[2] => Mux62.IN228
IR[2] => Mux62.IN229
IR[2] => Mux62.IN230
IR[2] => Mux62.IN231
IR[2] => Mux62.IN232
IR[2] => Mux62.IN233
IR[2] => Mux62.IN234
IR[2] => Mux62.IN235
IR[2] => Mux62.IN236
IR[2] => Mux62.IN237
IR[2] => Mux62.IN238
IR[2] => Mux62.IN239
IR[2] => Mux62.IN240
IR[2] => Mux62.IN241
IR[2] => Mux62.IN242
IR[2] => Mux62.IN243
IR[2] => Mux62.IN244
IR[2] => Mux62.IN245
IR[2] => Mux62.IN246
IR[2] => Mux62.IN247
IR[2] => Mux62.IN248
IR[2] => Mux62.IN249
IR[2] => Mux62.IN250
IR[2] => Mux62.IN251
IR[2] => Mux62.IN252
IR[2] => Mux62.IN253
IR[2] => Mux62.IN254
IR[2] => Mux62.IN255
IR[2] => Mux62.IN256
IR[2] => Mux62.IN257
IR[2] => Mux62.IN258
IR[2] => Mux62.IN259
IR[2] => Mux62.IN260
IR[2] => Mux62.IN261
IR[2] => Mux63.IN156
IR[2] => Mux64.IN156
IR[2] => Mux65.IN261
IR[2] => Mux66.IN67
IR[2] => Mux67.IN261
IR[2] => Mux68.IN261
IR[2] => Mux69.IN261
IR[2] => Mux70.IN261
IR[2] => Mux71.IN261
IR[2] => Mux72.IN260
IR[2] => Mux73.IN261
IR[2] => Mux74.IN261
IR[2] => Mux75.IN261
IR[2] => Mux76.IN261
IR[2] => Mux77.IN261
IR[2] => Mux78.IN261
IR[2] => Mux79.IN261
IR[2] => Mux80.IN261
IR[2] => Mux81.IN261
IR[2] => Mux82.IN261
IR[2] => Mux83.IN261
IR[2] => Mux84.IN261
IR[2] => Mux85.IN261
IR[2] => Mux86.IN261
IR[2] => Mux87.IN261
IR[2] => Mux88.IN261
IR[2] => Mux89.IN261
IR[2] => Mux90.IN261
IR[2] => Mux91.IN261
IR[2] => Mux92.IN261
IR[2] => Mux93.IN261
IR[2] => Mux94.IN261
IR[2] => Mux95.IN261
IR[2] => Mux96.IN261
IR[2] => Mux97.IN261
IR[2] => Mux98.IN261
IR[2] => Mux99.IN261
IR[2] => Mux100.IN261
IR[2] => Mux101.IN261
IR[2] => Mux102.IN261
IR[2] => Mux103.IN261
IR[2] => Mux104.IN261
IR[2] => Mux105.IN261
IR[2] => Mux106.IN261
IR[2] => Mux107.IN261
IR[2] => Mux108.IN67
IR[2] => Mux109.IN261
IR[2] => Mux110.IN261
IR[2] => Mux111.IN261
IR[2] => Mux112.IN261
IR[2] => Mux113.IN34
IR[2] => Mux114.IN261
IR[2] => Mux115.IN261
IR[2] => Mux116.IN261
IR[2] => Mux119.IN34
IR[2] => Mux120.IN34
IR[2] => Mux121.IN34
IR[2] => Mux122.IN34
IR[2] => Mux123.IN34
IR[2] => Mux124.IN8
IR[2] => Mux125.IN34
IR[2] => Mux126.IN34
IR[2] => Mux127.IN34
IR[2] => Mux128.IN34
IR[2] => Mux129.IN34
IR[2] => Mux130.IN34
IR[2] => Mux197.IN67
IR[2] => Mux198.IN132
IR[2] => Mux199.IN132
IR[2] => Mux200.IN261
IR[2] => Mux201.IN261
IR[2] => Mux202.IN261
IR[2] => Mux203.IN132
IR[2] => Mux204.IN34
IR[2] => Mux205.IN132
IR[2] => Mux206.IN67
IR[2] => Mux207.IN67
IR[2] => Mux208.IN261
IR[2] => Mux209.IN67
IR[2] => Mux210.IN261
IR[2] => Mux211.IN67
IR[2] => Mux212.IN261
IR[2] => Mux213.IN67
IR[2] => Mux214.IN261
IR[2] => Mux215.IN261
IR[2] => Mux216.IN261
IR[2] => Mux217.IN67
IR[2] => Mux218.IN132
IR[2] => Mux219.IN261
IR[2] => Mux220.IN261
IR[2] => Mux221.IN67
IR[2] => Mux222.IN261
IR[2] => Mux223.IN67
IR[2] => Mux224.IN67
IR[2] => Mux225.IN67
IR[2] => Mux226.IN67
IR[2] => Mux227.IN261
IR[2] => Mux228.IN261
IR[2] => Mux229.IN261
IR[2] => Mux230.IN261
IR[2] => Mux231.IN67
IR[2] => Mux232.IN261
IR[2] => Mux233.IN261
IR[2] => Mux234.IN67
IR[2] => Mux235.IN67
IR[2] => Mux236.IN34
IR[2] => Mux237.IN132
IR[2] => Mux238.IN261
IR[2] => Mux239.IN261
IR[2] => Mux240.IN261
IR[2] => Mux241.IN34
IR[2] => Mux242.IN67
IR[2] => Mux243.IN34
IR[2] => Mux244.IN67
IR[2] => Mux246.IN3
IR[2] => Mux251.IN3
IR[2] => Set_BusB_To.DATAB
IR[2] => Equal5.IN2
IR[2] => Equal7.IN6
IR[3] => Mux2.IN7
IR[3] => Mux34.IN2
IR[3] => Mux34.IN3
IR[3] => Mux34.IN4
IR[3] => Mux34.IN5
IR[3] => Mux34.IN6
IR[3] => Mux34.IN7
IR[3] => Mux45.IN6
IR[3] => Mux61.IN260
IR[3] => Mux62.IN155
IR[3] => Mux63.IN155
IR[3] => Mux64.IN155
IR[3] => Mux65.IN260
IR[3] => Mux66.IN66
IR[3] => Mux67.IN260
IR[3] => Mux68.IN260
IR[3] => Mux69.IN197
IR[3] => Mux69.IN198
IR[3] => Mux69.IN199
IR[3] => Mux69.IN200
IR[3] => Mux69.IN201
IR[3] => Mux69.IN202
IR[3] => Mux69.IN203
IR[3] => Mux69.IN204
IR[3] => Mux69.IN205
IR[3] => Mux69.IN206
IR[3] => Mux69.IN207
IR[3] => Mux69.IN208
IR[3] => Mux69.IN209
IR[3] => Mux69.IN210
IR[3] => Mux69.IN211
IR[3] => Mux69.IN212
IR[3] => Mux69.IN213
IR[3] => Mux69.IN214
IR[3] => Mux69.IN215
IR[3] => Mux69.IN216
IR[3] => Mux69.IN217
IR[3] => Mux69.IN218
IR[3] => Mux69.IN219
IR[3] => Mux69.IN220
IR[3] => Mux69.IN221
IR[3] => Mux69.IN222
IR[3] => Mux69.IN223
IR[3] => Mux69.IN224
IR[3] => Mux69.IN225
IR[3] => Mux69.IN226
IR[3] => Mux69.IN227
IR[3] => Mux69.IN228
IR[3] => Mux69.IN229
IR[3] => Mux69.IN230
IR[3] => Mux69.IN231
IR[3] => Mux69.IN232
IR[3] => Mux69.IN233
IR[3] => Mux69.IN234
IR[3] => Mux69.IN235
IR[3] => Mux69.IN236
IR[3] => Mux69.IN237
IR[3] => Mux69.IN238
IR[3] => Mux69.IN239
IR[3] => Mux69.IN240
IR[3] => Mux69.IN241
IR[3] => Mux69.IN242
IR[3] => Mux69.IN243
IR[3] => Mux69.IN244
IR[3] => Mux69.IN245
IR[3] => Mux69.IN246
IR[3] => Mux69.IN247
IR[3] => Mux69.IN248
IR[3] => Mux69.IN249
IR[3] => Mux69.IN250
IR[3] => Mux69.IN251
IR[3] => Mux69.IN252
IR[3] => Mux69.IN253
IR[3] => Mux69.IN254
IR[3] => Mux69.IN255
IR[3] => Mux69.IN256
IR[3] => Mux69.IN257
IR[3] => Mux69.IN258
IR[3] => Mux69.IN259
IR[3] => Mux69.IN260
IR[3] => Mux70.IN260
IR[3] => Mux71.IN260
IR[3] => Mux72.IN259
IR[3] => Mux73.IN260
IR[3] => Mux74.IN260
IR[3] => Mux75.IN260
IR[3] => Mux76.IN260
IR[3] => Mux77.IN260
IR[3] => Mux78.IN260
IR[3] => Mux79.IN260
IR[3] => Mux80.IN260
IR[3] => Mux81.IN260
IR[3] => Mux82.IN260
IR[3] => Mux83.IN260
IR[3] => Mux84.IN260
IR[3] => Mux85.IN260
IR[3] => Mux86.IN260
IR[3] => Mux87.IN260
IR[3] => Mux88.IN260
IR[3] => Mux89.IN260
IR[3] => Mux90.IN260
IR[3] => Mux91.IN260
IR[3] => Mux92.IN260
IR[3] => Mux93.IN260
IR[3] => Mux94.IN260
IR[3] => Mux95.IN260
IR[3] => Mux96.IN260
IR[3] => Mux97.IN260
IR[3] => Mux98.IN260
IR[3] => Mux99.IN30
IR[3] => Mux99.IN31
IR[3] => Mux99.IN32
IR[3] => Mux99.IN33
IR[3] => Mux99.IN34
IR[3] => Mux99.IN35
IR[3] => Mux99.IN36
IR[3] => Mux99.IN37
IR[3] => Mux99.IN38
IR[3] => Mux99.IN39
IR[3] => Mux99.IN40
IR[3] => Mux99.IN41
IR[3] => Mux99.IN42
IR[3] => Mux99.IN43
IR[3] => Mux99.IN44
IR[3] => Mux99.IN45
IR[3] => Mux99.IN46
IR[3] => Mux99.IN47
IR[3] => Mux99.IN48
IR[3] => Mux99.IN49
IR[3] => Mux99.IN50
IR[3] => Mux99.IN51
IR[3] => Mux99.IN52
IR[3] => Mux99.IN53
IR[3] => Mux99.IN54
IR[3] => Mux99.IN55
IR[3] => Mux99.IN56
IR[3] => Mux99.IN57
IR[3] => Mux99.IN58
IR[3] => Mux99.IN59
IR[3] => Mux99.IN60
IR[3] => Mux99.IN61
IR[3] => Mux99.IN62
IR[3] => Mux99.IN63
IR[3] => Mux99.IN64
IR[3] => Mux99.IN65
IR[3] => Mux99.IN66
IR[3] => Mux99.IN67
IR[3] => Mux99.IN68
IR[3] => Mux99.IN69
IR[3] => Mux99.IN70
IR[3] => Mux99.IN71
IR[3] => Mux99.IN72
IR[3] => Mux99.IN73
IR[3] => Mux99.IN74
IR[3] => Mux99.IN75
IR[3] => Mux99.IN76
IR[3] => Mux99.IN77
IR[3] => Mux99.IN78
IR[3] => Mux99.IN79
IR[3] => Mux99.IN80
IR[3] => Mux99.IN81
IR[3] => Mux99.IN82
IR[3] => Mux99.IN83
IR[3] => Mux99.IN84
IR[3] => Mux99.IN85
IR[3] => Mux99.IN86
IR[3] => Mux99.IN87
IR[3] => Mux99.IN88
IR[3] => Mux99.IN89
IR[3] => Mux99.IN90
IR[3] => Mux99.IN91
IR[3] => Mux99.IN92
IR[3] => Mux99.IN93
IR[3] => Mux99.IN94
IR[3] => Mux99.IN95
IR[3] => Mux99.IN96
IR[3] => Mux99.IN97
IR[3] => Mux99.IN98
IR[3] => Mux99.IN99
IR[3] => Mux99.IN100
IR[3] => Mux99.IN101
IR[3] => Mux99.IN102
IR[3] => Mux99.IN103
IR[3] => Mux99.IN104
IR[3] => Mux99.IN105
IR[3] => Mux99.IN106
IR[3] => Mux99.IN107
IR[3] => Mux99.IN108
IR[3] => Mux99.IN109
IR[3] => Mux99.IN110
IR[3] => Mux99.IN111
IR[3] => Mux99.IN112
IR[3] => Mux99.IN113
IR[3] => Mux99.IN114
IR[3] => Mux99.IN115
IR[3] => Mux99.IN116
IR[3] => Mux99.IN117
IR[3] => Mux99.IN118
IR[3] => Mux99.IN119
IR[3] => Mux99.IN120
IR[3] => Mux99.IN121
IR[3] => Mux99.IN122
IR[3] => Mux99.IN123
IR[3] => Mux99.IN124
IR[3] => Mux99.IN125
IR[3] => Mux99.IN126
IR[3] => Mux99.IN127
IR[3] => Mux99.IN128
IR[3] => Mux99.IN129
IR[3] => Mux99.IN130
IR[3] => Mux99.IN131
IR[3] => Mux99.IN132
IR[3] => Mux99.IN133
IR[3] => Mux99.IN134
IR[3] => Mux99.IN135
IR[3] => Mux99.IN136
IR[3] => Mux99.IN137
IR[3] => Mux99.IN138
IR[3] => Mux99.IN139
IR[3] => Mux99.IN140
IR[3] => Mux99.IN141
IR[3] => Mux99.IN142
IR[3] => Mux99.IN143
IR[3] => Mux99.IN144
IR[3] => Mux99.IN145
IR[3] => Mux99.IN146
IR[3] => Mux99.IN147
IR[3] => Mux99.IN148
IR[3] => Mux99.IN149
IR[3] => Mux99.IN150
IR[3] => Mux99.IN151
IR[3] => Mux99.IN152
IR[3] => Mux99.IN153
IR[3] => Mux99.IN154
IR[3] => Mux99.IN155
IR[3] => Mux99.IN156
IR[3] => Mux99.IN157
IR[3] => Mux99.IN158
IR[3] => Mux99.IN159
IR[3] => Mux99.IN160
IR[3] => Mux99.IN161
IR[3] => Mux99.IN162
IR[3] => Mux99.IN163
IR[3] => Mux99.IN164
IR[3] => Mux99.IN165
IR[3] => Mux99.IN166
IR[3] => Mux99.IN167
IR[3] => Mux99.IN168
IR[3] => Mux99.IN169
IR[3] => Mux99.IN170
IR[3] => Mux99.IN171
IR[3] => Mux99.IN172
IR[3] => Mux99.IN173
IR[3] => Mux99.IN174
IR[3] => Mux99.IN175
IR[3] => Mux99.IN176
IR[3] => Mux99.IN177
IR[3] => Mux99.IN178
IR[3] => Mux99.IN179
IR[3] => Mux99.IN180
IR[3] => Mux99.IN181
IR[3] => Mux99.IN182
IR[3] => Mux99.IN183
IR[3] => Mux99.IN184
IR[3] => Mux99.IN185
IR[3] => Mux99.IN186
IR[3] => Mux99.IN187
IR[3] => Mux99.IN188
IR[3] => Mux99.IN189
IR[3] => Mux99.IN190
IR[3] => Mux99.IN191
IR[3] => Mux99.IN192
IR[3] => Mux99.IN193
IR[3] => Mux99.IN194
IR[3] => Mux99.IN195
IR[3] => Mux99.IN196
IR[3] => Mux99.IN197
IR[3] => Mux99.IN198
IR[3] => Mux99.IN199
IR[3] => Mux99.IN200
IR[3] => Mux99.IN201
IR[3] => Mux99.IN202
IR[3] => Mux99.IN203
IR[3] => Mux99.IN204
IR[3] => Mux99.IN205
IR[3] => Mux99.IN206
IR[3] => Mux99.IN207
IR[3] => Mux99.IN208
IR[3] => Mux99.IN209
IR[3] => Mux99.IN210
IR[3] => Mux99.IN211
IR[3] => Mux99.IN212
IR[3] => Mux99.IN213
IR[3] => Mux99.IN214
IR[3] => Mux99.IN215
IR[3] => Mux99.IN216
IR[3] => Mux99.IN217
IR[3] => Mux99.IN218
IR[3] => Mux99.IN219
IR[3] => Mux99.IN220
IR[3] => Mux99.IN221
IR[3] => Mux99.IN222
IR[3] => Mux99.IN223
IR[3] => Mux99.IN224
IR[3] => Mux99.IN225
IR[3] => Mux99.IN226
IR[3] => Mux99.IN227
IR[3] => Mux99.IN228
IR[3] => Mux99.IN229
IR[3] => Mux99.IN230
IR[3] => Mux99.IN231
IR[3] => Mux99.IN232
IR[3] => Mux99.IN233
IR[3] => Mux99.IN234
IR[3] => Mux99.IN235
IR[3] => Mux99.IN236
IR[3] => Mux99.IN237
IR[3] => Mux99.IN238
IR[3] => Mux99.IN239
IR[3] => Mux99.IN240
IR[3] => Mux99.IN241
IR[3] => Mux99.IN242
IR[3] => Mux99.IN243
IR[3] => Mux99.IN244
IR[3] => Mux99.IN245
IR[3] => Mux99.IN246
IR[3] => Mux99.IN247
IR[3] => Mux99.IN248
IR[3] => Mux99.IN249
IR[3] => Mux99.IN250
IR[3] => Mux99.IN251
IR[3] => Mux99.IN252
IR[3] => Mux99.IN253
IR[3] => Mux99.IN254
IR[3] => Mux99.IN255
IR[3] => Mux99.IN256
IR[3] => Mux99.IN257
IR[3] => Mux99.IN258
IR[3] => Mux99.IN259
IR[3] => Mux99.IN260
IR[3] => Mux100.IN260
IR[3] => Mux101.IN260
IR[3] => Mux102.IN260
IR[3] => Mux103.IN260
IR[3] => Mux104.IN260
IR[3] => Mux105.IN260
IR[3] => Mux106.IN260
IR[3] => Mux107.IN260
IR[3] => Mux108.IN66
IR[3] => Mux109.IN260
IR[3] => Mux110.IN260
IR[3] => Mux111.IN260
IR[3] => Mux112.IN260
IR[3] => Mux114.IN260
IR[3] => Mux115.IN260
IR[3] => Mux116.IN260
IR[3] => ALU_Op.DATAA
IR[3] => ALU_Op.DATAA
IR[3] => Mux141.IN6
IR[3] => Mux141.IN7
IR[3] => Mux145.IN1
IR[3] => Mux145.IN2
IR[3] => Mux145.IN3
IR[3] => Mux145.IN4
IR[3] => Mux145.IN5
IR[3] => Mux145.IN6
IR[3] => Mux145.IN7
IR[3] => Mux147.IN7
IR[3] => Mux150.IN1
IR[3] => Mux150.IN2
IR[3] => Mux150.IN3
IR[3] => Mux150.IN4
IR[3] => Mux150.IN5
IR[3] => Mux150.IN6
IR[3] => Mux150.IN7
IR[3] => Mux158.IN1
IR[3] => Mux158.IN2
IR[3] => Mux158.IN3
IR[3] => Mux170.IN1
IR[3] => Mux170.IN2
IR[3] => Mux170.IN3
IR[3] => Mux170.IN4
IR[3] => Mux170.IN5
IR[3] => Mux170.IN6
IR[3] => Mux170.IN7
IR[3] => Mux175.IN1
IR[3] => Mux175.IN2
IR[3] => Mux175.IN3
IR[3] => Mux175.IN4
IR[3] => Mux175.IN5
IR[3] => Mux175.IN6
IR[3] => Mux175.IN7
IR[3] => Set_BusA_To.DATAB
IR[3] => Mux183.IN7
IR[3] => Mux194.IN1
IR[3] => Mux194.IN2
IR[3] => Mux194.IN3
IR[3] => Mux194.IN4
IR[3] => Mux194.IN5
IR[3] => Mux194.IN6
IR[3] => Mux194.IN7
IR[3] => Mux195.IN7
IR[3] => Mux199.IN131
IR[3] => Mux200.IN260
IR[3] => Mux201.IN260
IR[3] => Mux202.IN260
IR[3] => Mux206.IN66
IR[3] => Mux207.IN66
IR[3] => Mux208.IN260
IR[3] => Mux210.IN260
IR[3] => Mux211.IN66
IR[3] => Mux212.IN260
IR[3] => Mux213.IN66
IR[3] => Mux214.IN260
IR[3] => Mux215.IN260
IR[3] => Mux216.IN260
IR[3] => Mux217.IN66
IR[3] => Mux218.IN131
IR[3] => Mux219.IN260
IR[3] => Mux220.IN260
IR[3] => Mux221.IN66
IR[3] => Mux222.IN260
IR[3] => Mux227.IN260
IR[3] => Mux228.IN260
IR[3] => Mux229.IN260
IR[3] => Mux230.IN38
IR[3] => Mux230.IN39
IR[3] => Mux230.IN40
IR[3] => Mux230.IN41
IR[3] => Mux230.IN42
IR[3] => Mux230.IN43
IR[3] => Mux230.IN44
IR[3] => Mux230.IN45
IR[3] => Mux230.IN46
IR[3] => Mux230.IN47
IR[3] => Mux230.IN48
IR[3] => Mux230.IN49
IR[3] => Mux230.IN50
IR[3] => Mux230.IN51
IR[3] => Mux230.IN52
IR[3] => Mux230.IN53
IR[3] => Mux230.IN54
IR[3] => Mux230.IN55
IR[3] => Mux230.IN56
IR[3] => Mux230.IN57
IR[3] => Mux230.IN58
IR[3] => Mux230.IN59
IR[3] => Mux230.IN60
IR[3] => Mux230.IN61
IR[3] => Mux230.IN62
IR[3] => Mux230.IN63
IR[3] => Mux230.IN64
IR[3] => Mux230.IN65
IR[3] => Mux230.IN66
IR[3] => Mux230.IN67
IR[3] => Mux230.IN68
IR[3] => Mux230.IN69
IR[3] => Mux230.IN70
IR[3] => Mux230.IN71
IR[3] => Mux230.IN72
IR[3] => Mux230.IN73
IR[3] => Mux230.IN74
IR[3] => Mux230.IN75
IR[3] => Mux230.IN76
IR[3] => Mux230.IN77
IR[3] => Mux230.IN78
IR[3] => Mux230.IN79
IR[3] => Mux230.IN80
IR[3] => Mux230.IN81
IR[3] => Mux230.IN82
IR[3] => Mux230.IN83
IR[3] => Mux230.IN84
IR[3] => Mux230.IN85
IR[3] => Mux230.IN86
IR[3] => Mux230.IN87
IR[3] => Mux230.IN88
IR[3] => Mux230.IN89
IR[3] => Mux230.IN90
IR[3] => Mux230.IN91
IR[3] => Mux230.IN92
IR[3] => Mux230.IN93
IR[3] => Mux230.IN94
IR[3] => Mux230.IN95
IR[3] => Mux230.IN96
IR[3] => Mux230.IN97
IR[3] => Mux230.IN98
IR[3] => Mux230.IN99
IR[3] => Mux230.IN100
IR[3] => Mux230.IN101
IR[3] => Mux230.IN102
IR[3] => Mux230.IN103
IR[3] => Mux230.IN104
IR[3] => Mux230.IN105
IR[3] => Mux230.IN106
IR[3] => Mux230.IN107
IR[3] => Mux230.IN108
IR[3] => Mux230.IN109
IR[3] => Mux230.IN110
IR[3] => Mux230.IN111
IR[3] => Mux230.IN112
IR[3] => Mux230.IN113
IR[3] => Mux230.IN114
IR[3] => Mux230.IN115
IR[3] => Mux230.IN116
IR[3] => Mux230.IN117
IR[3] => Mux230.IN118
IR[3] => Mux230.IN119
IR[3] => Mux230.IN120
IR[3] => Mux230.IN121
IR[3] => Mux230.IN122
IR[3] => Mux230.IN123
IR[3] => Mux230.IN124
IR[3] => Mux230.IN125
IR[3] => Mux230.IN126
IR[3] => Mux230.IN127
IR[3] => Mux230.IN128
IR[3] => Mux230.IN129
IR[3] => Mux230.IN130
IR[3] => Mux230.IN131
IR[3] => Mux230.IN132
IR[3] => Mux230.IN133
IR[3] => Mux230.IN134
IR[3] => Mux230.IN135
IR[3] => Mux230.IN136
IR[3] => Mux230.IN137
IR[3] => Mux230.IN138
IR[3] => Mux230.IN139
IR[3] => Mux230.IN140
IR[3] => Mux230.IN141
IR[3] => Mux230.IN142
IR[3] => Mux230.IN143
IR[3] => Mux230.IN144
IR[3] => Mux230.IN145
IR[3] => Mux230.IN146
IR[3] => Mux230.IN147
IR[3] => Mux230.IN148
IR[3] => Mux230.IN149
IR[3] => Mux230.IN150
IR[3] => Mux230.IN151
IR[3] => Mux230.IN152
IR[3] => Mux230.IN153
IR[3] => Mux230.IN154
IR[3] => Mux230.IN155
IR[3] => Mux230.IN156
IR[3] => Mux230.IN157
IR[3] => Mux230.IN158
IR[3] => Mux230.IN159
IR[3] => Mux230.IN160
IR[3] => Mux230.IN161
IR[3] => Mux230.IN162
IR[3] => Mux230.IN163
IR[3] => Mux230.IN164
IR[3] => Mux230.IN165
IR[3] => Mux230.IN166
IR[3] => Mux230.IN167
IR[3] => Mux230.IN168
IR[3] => Mux230.IN169
IR[3] => Mux230.IN170
IR[3] => Mux230.IN171
IR[3] => Mux230.IN172
IR[3] => Mux230.IN173
IR[3] => Mux230.IN174
IR[3] => Mux230.IN175
IR[3] => Mux230.IN176
IR[3] => Mux230.IN177
IR[3] => Mux230.IN178
IR[3] => Mux230.IN179
IR[3] => Mux230.IN180
IR[3] => Mux230.IN181
IR[3] => Mux230.IN182
IR[3] => Mux230.IN183
IR[3] => Mux230.IN184
IR[3] => Mux230.IN185
IR[3] => Mux230.IN186
IR[3] => Mux230.IN187
IR[3] => Mux230.IN188
IR[3] => Mux230.IN189
IR[3] => Mux230.IN190
IR[3] => Mux230.IN191
IR[3] => Mux230.IN192
IR[3] => Mux230.IN193
IR[3] => Mux230.IN194
IR[3] => Mux230.IN195
IR[3] => Mux230.IN196
IR[3] => Mux230.IN197
IR[3] => Mux230.IN198
IR[3] => Mux230.IN199
IR[3] => Mux230.IN200
IR[3] => Mux230.IN201
IR[3] => Mux230.IN202
IR[3] => Mux230.IN203
IR[3] => Mux230.IN204
IR[3] => Mux230.IN205
IR[3] => Mux230.IN206
IR[3] => Mux230.IN207
IR[3] => Mux230.IN208
IR[3] => Mux230.IN209
IR[3] => Mux230.IN210
IR[3] => Mux230.IN211
IR[3] => Mux230.IN212
IR[3] => Mux230.IN213
IR[3] => Mux230.IN214
IR[3] => Mux230.IN215
IR[3] => Mux230.IN216
IR[3] => Mux230.IN217
IR[3] => Mux230.IN218
IR[3] => Mux230.IN219
IR[3] => Mux230.IN220
IR[3] => Mux230.IN221
IR[3] => Mux230.IN222
IR[3] => Mux230.IN223
IR[3] => Mux230.IN224
IR[3] => Mux230.IN225
IR[3] => Mux230.IN226
IR[3] => Mux230.IN227
IR[3] => Mux230.IN228
IR[3] => Mux230.IN229
IR[3] => Mux230.IN230
IR[3] => Mux230.IN231
IR[3] => Mux230.IN232
IR[3] => Mux230.IN233
IR[3] => Mux230.IN234
IR[3] => Mux230.IN235
IR[3] => Mux230.IN236
IR[3] => Mux230.IN237
IR[3] => Mux230.IN238
IR[3] => Mux230.IN239
IR[3] => Mux230.IN240
IR[3] => Mux230.IN241
IR[3] => Mux230.IN242
IR[3] => Mux230.IN243
IR[3] => Mux230.IN244
IR[3] => Mux230.IN245
IR[3] => Mux230.IN246
IR[3] => Mux230.IN247
IR[3] => Mux230.IN248
IR[3] => Mux230.IN249
IR[3] => Mux230.IN250
IR[3] => Mux230.IN251
IR[3] => Mux230.IN252
IR[3] => Mux230.IN253
IR[3] => Mux230.IN254
IR[3] => Mux230.IN255
IR[3] => Mux230.IN256
IR[3] => Mux230.IN257
IR[3] => Mux230.IN258
IR[3] => Mux230.IN259
IR[3] => Mux230.IN260
IR[3] => Mux232.IN260
IR[3] => Mux233.IN260
IR[3] => Mux237.IN131
IR[3] => Mux238.IN260
IR[3] => Mux239.IN260
IR[3] => Mux240.IN260
IR[3] => Equal3.IN0
IR[3] => Equal5.IN5
IR[3] => Equal7.IN2
IR[4] => Mux1.IN7
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux45.IN5
IR[4] => Mux61.IN259
IR[4] => Mux62.IN154
IR[4] => Mux63.IN154
IR[4] => Mux64.IN154
IR[4] => Mux65.IN259
IR[4] => Mux67.IN259
IR[4] => Mux68.IN196
IR[4] => Mux68.IN197
IR[4] => Mux68.IN198
IR[4] => Mux68.IN199
IR[4] => Mux68.IN200
IR[4] => Mux68.IN201
IR[4] => Mux68.IN202
IR[4] => Mux68.IN203
IR[4] => Mux68.IN204
IR[4] => Mux68.IN205
IR[4] => Mux68.IN206
IR[4] => Mux68.IN207
IR[4] => Mux68.IN208
IR[4] => Mux68.IN209
IR[4] => Mux68.IN210
IR[4] => Mux68.IN211
IR[4] => Mux68.IN212
IR[4] => Mux68.IN213
IR[4] => Mux68.IN214
IR[4] => Mux68.IN215
IR[4] => Mux68.IN216
IR[4] => Mux68.IN217
IR[4] => Mux68.IN218
IR[4] => Mux68.IN219
IR[4] => Mux68.IN220
IR[4] => Mux68.IN221
IR[4] => Mux68.IN222
IR[4] => Mux68.IN223
IR[4] => Mux68.IN224
IR[4] => Mux68.IN225
IR[4] => Mux68.IN226
IR[4] => Mux68.IN227
IR[4] => Mux68.IN228
IR[4] => Mux68.IN229
IR[4] => Mux68.IN230
IR[4] => Mux68.IN231
IR[4] => Mux68.IN232
IR[4] => Mux68.IN233
IR[4] => Mux68.IN234
IR[4] => Mux68.IN235
IR[4] => Mux68.IN236
IR[4] => Mux68.IN237
IR[4] => Mux68.IN238
IR[4] => Mux68.IN239
IR[4] => Mux68.IN240
IR[4] => Mux68.IN241
IR[4] => Mux68.IN242
IR[4] => Mux68.IN243
IR[4] => Mux68.IN244
IR[4] => Mux68.IN245
IR[4] => Mux68.IN246
IR[4] => Mux68.IN247
IR[4] => Mux68.IN248
IR[4] => Mux68.IN249
IR[4] => Mux68.IN250
IR[4] => Mux68.IN251
IR[4] => Mux68.IN252
IR[4] => Mux68.IN253
IR[4] => Mux68.IN254
IR[4] => Mux68.IN255
IR[4] => Mux68.IN256
IR[4] => Mux68.IN257
IR[4] => Mux68.IN258
IR[4] => Mux68.IN259
IR[4] => Mux69.IN196
IR[4] => Mux70.IN259
IR[4] => Mux71.IN259
IR[4] => Mux72.IN258
IR[4] => Mux73.IN259
IR[4] => Mux74.IN259
IR[4] => Mux75.IN259
IR[4] => Mux76.IN259
IR[4] => Mux77.IN259
IR[4] => Mux78.IN259
IR[4] => Mux79.IN259
IR[4] => Mux80.IN259
IR[4] => Mux81.IN259
IR[4] => Mux82.IN259
IR[4] => Mux83.IN259
IR[4] => Mux84.IN259
IR[4] => Mux85.IN259
IR[4] => Mux86.IN259
IR[4] => Mux87.IN259
IR[4] => Mux88.IN259
IR[4] => Mux89.IN259
IR[4] => Mux90.IN251
IR[4] => Mux90.IN252
IR[4] => Mux90.IN253
IR[4] => Mux90.IN254
IR[4] => Mux90.IN255
IR[4] => Mux90.IN256
IR[4] => Mux90.IN257
IR[4] => Mux90.IN258
IR[4] => Mux90.IN259
IR[4] => Mux91.IN259
IR[4] => Mux92.IN259
IR[4] => Mux93.IN259
IR[4] => Mux94.IN259
IR[4] => Mux95.IN259
IR[4] => Mux96.IN259
IR[4] => Mux97.IN259
IR[4] => Mux98.IN29
IR[4] => Mux98.IN30
IR[4] => Mux98.IN31
IR[4] => Mux98.IN32
IR[4] => Mux98.IN33
IR[4] => Mux98.IN34
IR[4] => Mux98.IN35
IR[4] => Mux98.IN36
IR[4] => Mux98.IN37
IR[4] => Mux98.IN38
IR[4] => Mux98.IN39
IR[4] => Mux98.IN40
IR[4] => Mux98.IN41
IR[4] => Mux98.IN42
IR[4] => Mux98.IN43
IR[4] => Mux98.IN44
IR[4] => Mux98.IN45
IR[4] => Mux98.IN46
IR[4] => Mux98.IN47
IR[4] => Mux98.IN48
IR[4] => Mux98.IN49
IR[4] => Mux98.IN50
IR[4] => Mux98.IN51
IR[4] => Mux98.IN52
IR[4] => Mux98.IN53
IR[4] => Mux98.IN54
IR[4] => Mux98.IN55
IR[4] => Mux98.IN56
IR[4] => Mux98.IN57
IR[4] => Mux98.IN58
IR[4] => Mux98.IN59
IR[4] => Mux98.IN60
IR[4] => Mux98.IN61
IR[4] => Mux98.IN62
IR[4] => Mux98.IN63
IR[4] => Mux98.IN64
IR[4] => Mux98.IN65
IR[4] => Mux98.IN66
IR[4] => Mux98.IN67
IR[4] => Mux98.IN68
IR[4] => Mux98.IN69
IR[4] => Mux98.IN70
IR[4] => Mux98.IN71
IR[4] => Mux98.IN72
IR[4] => Mux98.IN73
IR[4] => Mux98.IN74
IR[4] => Mux98.IN75
IR[4] => Mux98.IN76
IR[4] => Mux98.IN77
IR[4] => Mux98.IN78
IR[4] => Mux98.IN79
IR[4] => Mux98.IN80
IR[4] => Mux98.IN81
IR[4] => Mux98.IN82
IR[4] => Mux98.IN83
IR[4] => Mux98.IN84
IR[4] => Mux98.IN85
IR[4] => Mux98.IN86
IR[4] => Mux98.IN87
IR[4] => Mux98.IN88
IR[4] => Mux98.IN89
IR[4] => Mux98.IN90
IR[4] => Mux98.IN91
IR[4] => Mux98.IN92
IR[4] => Mux98.IN93
IR[4] => Mux98.IN94
IR[4] => Mux98.IN95
IR[4] => Mux98.IN96
IR[4] => Mux98.IN97
IR[4] => Mux98.IN98
IR[4] => Mux98.IN99
IR[4] => Mux98.IN100
IR[4] => Mux98.IN101
IR[4] => Mux98.IN102
IR[4] => Mux98.IN103
IR[4] => Mux98.IN104
IR[4] => Mux98.IN105
IR[4] => Mux98.IN106
IR[4] => Mux98.IN107
IR[4] => Mux98.IN108
IR[4] => Mux98.IN109
IR[4] => Mux98.IN110
IR[4] => Mux98.IN111
IR[4] => Mux98.IN112
IR[4] => Mux98.IN113
IR[4] => Mux98.IN114
IR[4] => Mux98.IN115
IR[4] => Mux98.IN116
IR[4] => Mux98.IN117
IR[4] => Mux98.IN118
IR[4] => Mux98.IN119
IR[4] => Mux98.IN120
IR[4] => Mux98.IN121
IR[4] => Mux98.IN122
IR[4] => Mux98.IN123
IR[4] => Mux98.IN124
IR[4] => Mux98.IN125
IR[4] => Mux98.IN126
IR[4] => Mux98.IN127
IR[4] => Mux98.IN128
IR[4] => Mux98.IN129
IR[4] => Mux98.IN130
IR[4] => Mux98.IN131
IR[4] => Mux98.IN132
IR[4] => Mux98.IN133
IR[4] => Mux98.IN134
IR[4] => Mux98.IN135
IR[4] => Mux98.IN136
IR[4] => Mux98.IN137
IR[4] => Mux98.IN138
IR[4] => Mux98.IN139
IR[4] => Mux98.IN140
IR[4] => Mux98.IN141
IR[4] => Mux98.IN142
IR[4] => Mux98.IN143
IR[4] => Mux98.IN144
IR[4] => Mux98.IN145
IR[4] => Mux98.IN146
IR[4] => Mux98.IN147
IR[4] => Mux98.IN148
IR[4] => Mux98.IN149
IR[4] => Mux98.IN150
IR[4] => Mux98.IN151
IR[4] => Mux98.IN152
IR[4] => Mux98.IN153
IR[4] => Mux98.IN154
IR[4] => Mux98.IN155
IR[4] => Mux98.IN156
IR[4] => Mux98.IN157
IR[4] => Mux98.IN158
IR[4] => Mux98.IN159
IR[4] => Mux98.IN160
IR[4] => Mux98.IN161
IR[4] => Mux98.IN162
IR[4] => Mux98.IN163
IR[4] => Mux98.IN164
IR[4] => Mux98.IN165
IR[4] => Mux98.IN166
IR[4] => Mux98.IN167
IR[4] => Mux98.IN168
IR[4] => Mux98.IN169
IR[4] => Mux98.IN170
IR[4] => Mux98.IN171
IR[4] => Mux98.IN172
IR[4] => Mux98.IN173
IR[4] => Mux98.IN174
IR[4] => Mux98.IN175
IR[4] => Mux98.IN176
IR[4] => Mux98.IN177
IR[4] => Mux98.IN178
IR[4] => Mux98.IN179
IR[4] => Mux98.IN180
IR[4] => Mux98.IN181
IR[4] => Mux98.IN182
IR[4] => Mux98.IN183
IR[4] => Mux98.IN184
IR[4] => Mux98.IN185
IR[4] => Mux98.IN186
IR[4] => Mux98.IN187
IR[4] => Mux98.IN188
IR[4] => Mux98.IN189
IR[4] => Mux98.IN190
IR[4] => Mux98.IN191
IR[4] => Mux98.IN192
IR[4] => Mux98.IN193
IR[4] => Mux98.IN194
IR[4] => Mux98.IN195
IR[4] => Mux98.IN196
IR[4] => Mux98.IN197
IR[4] => Mux98.IN198
IR[4] => Mux98.IN199
IR[4] => Mux98.IN200
IR[4] => Mux98.IN201
IR[4] => Mux98.IN202
IR[4] => Mux98.IN203
IR[4] => Mux98.IN204
IR[4] => Mux98.IN205
IR[4] => Mux98.IN206
IR[4] => Mux98.IN207
IR[4] => Mux98.IN208
IR[4] => Mux98.IN209
IR[4] => Mux98.IN210
IR[4] => Mux98.IN211
IR[4] => Mux98.IN212
IR[4] => Mux98.IN213
IR[4] => Mux98.IN214
IR[4] => Mux98.IN215
IR[4] => Mux98.IN216
IR[4] => Mux98.IN217
IR[4] => Mux98.IN218
IR[4] => Mux98.IN219
IR[4] => Mux98.IN220
IR[4] => Mux98.IN221
IR[4] => Mux98.IN222
IR[4] => Mux98.IN223
IR[4] => Mux98.IN224
IR[4] => Mux98.IN225
IR[4] => Mux98.IN226
IR[4] => Mux98.IN227
IR[4] => Mux98.IN228
IR[4] => Mux98.IN229
IR[4] => Mux98.IN230
IR[4] => Mux98.IN231
IR[4] => Mux98.IN232
IR[4] => Mux98.IN233
IR[4] => Mux98.IN234
IR[4] => Mux98.IN235
IR[4] => Mux98.IN236
IR[4] => Mux98.IN237
IR[4] => Mux98.IN238
IR[4] => Mux98.IN239
IR[4] => Mux98.IN240
IR[4] => Mux98.IN241
IR[4] => Mux98.IN242
IR[4] => Mux98.IN243
IR[4] => Mux98.IN244
IR[4] => Mux98.IN245
IR[4] => Mux98.IN246
IR[4] => Mux98.IN247
IR[4] => Mux98.IN248
IR[4] => Mux98.IN249
IR[4] => Mux98.IN250
IR[4] => Mux98.IN251
IR[4] => Mux98.IN252
IR[4] => Mux98.IN253
IR[4] => Mux98.IN254
IR[4] => Mux98.IN255
IR[4] => Mux98.IN256
IR[4] => Mux98.IN257
IR[4] => Mux98.IN258
IR[4] => Mux98.IN259
IR[4] => Mux99.IN29
IR[4] => Mux100.IN259
IR[4] => Mux101.IN259
IR[4] => Mux102.IN259
IR[4] => Mux103.IN259
IR[4] => Mux104.IN259
IR[4] => Mux105.IN259
IR[4] => Mux106.IN259
IR[4] => Mux107.IN259
IR[4] => Mux109.IN259
IR[4] => Mux110.IN259
IR[4] => Mux111.IN259
IR[4] => Mux112.IN259
IR[4] => Mux114.IN259
IR[4] => Mux115.IN259
IR[4] => Mux116.IN259
IR[4] => ALU_Op.DATAA
IR[4] => ALU_Op.DATAA
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux144.IN1
IR[4] => Mux144.IN2
IR[4] => Mux144.IN3
IR[4] => Mux144.IN4
IR[4] => Mux144.IN5
IR[4] => Mux144.IN6
IR[4] => Mux144.IN7
IR[4] => Mux149.IN1
IR[4] => Mux149.IN2
IR[4] => Mux149.IN3
IR[4] => Mux149.IN4
IR[4] => Mux149.IN5
IR[4] => Mux149.IN6
IR[4] => Mux149.IN7
IR[4] => Mux152.IN5
IR[4] => Mux153.IN5
IR[4] => Mux154.IN5
IR[4] => Mux155.IN2
IR[4] => Mux155.IN3
IR[4] => Mux155.IN4
IR[4] => Mux155.IN5
IR[4] => Mux157.IN1
IR[4] => Mux157.IN2
IR[4] => Mux157.IN3
IR[4] => Mux166.IN1
IR[4] => Mux166.IN2
IR[4] => Mux166.IN3
IR[4] => Mux169.IN1
IR[4] => Mux169.IN2
IR[4] => Mux169.IN3
IR[4] => Mux169.IN4
IR[4] => Mux169.IN5
IR[4] => Mux169.IN6
IR[4] => Mux169.IN7
IR[4] => Mux174.IN1
IR[4] => Mux174.IN2
IR[4] => Mux174.IN3
IR[4] => Mux174.IN4
IR[4] => Mux174.IN5
IR[4] => Mux174.IN6
IR[4] => Mux174.IN7
IR[4] => Set_BusA_To.DATAB
IR[4] => Mux182.IN7
IR[4] => Mux193.IN1
IR[4] => Mux193.IN2
IR[4] => Mux193.IN3
IR[4] => Mux193.IN4
IR[4] => Mux193.IN5
IR[4] => Mux193.IN6
IR[4] => Mux193.IN7
IR[4] => Mux198.IN131
IR[4] => Mux200.IN259
IR[4] => Mux201.IN259
IR[4] => Mux202.IN259
IR[4] => Mux203.IN131
IR[4] => Mux205.IN131
IR[4] => Mux208.IN259
IR[4] => Mux210.IN259
IR[4] => Mux212.IN259
IR[4] => Mux214.IN259
IR[4] => Mux215.IN259
IR[4] => Mux216.IN259
IR[4] => Mux219.IN259
IR[4] => Mux220.IN259
IR[4] => Mux222.IN259
IR[4] => Mux227.IN259
IR[4] => Mux228.IN259
IR[4] => Mux229.IN37
IR[4] => Mux229.IN38
IR[4] => Mux229.IN39
IR[4] => Mux229.IN40
IR[4] => Mux229.IN41
IR[4] => Mux229.IN42
IR[4] => Mux229.IN43
IR[4] => Mux229.IN44
IR[4] => Mux229.IN45
IR[4] => Mux229.IN46
IR[4] => Mux229.IN47
IR[4] => Mux229.IN48
IR[4] => Mux229.IN49
IR[4] => Mux229.IN50
IR[4] => Mux229.IN51
IR[4] => Mux229.IN52
IR[4] => Mux229.IN53
IR[4] => Mux229.IN54
IR[4] => Mux229.IN55
IR[4] => Mux229.IN56
IR[4] => Mux229.IN57
IR[4] => Mux229.IN58
IR[4] => Mux229.IN59
IR[4] => Mux229.IN60
IR[4] => Mux229.IN61
IR[4] => Mux229.IN62
IR[4] => Mux229.IN63
IR[4] => Mux229.IN64
IR[4] => Mux229.IN65
IR[4] => Mux229.IN66
IR[4] => Mux229.IN67
IR[4] => Mux229.IN68
IR[4] => Mux229.IN69
IR[4] => Mux229.IN70
IR[4] => Mux229.IN71
IR[4] => Mux229.IN72
IR[4] => Mux229.IN73
IR[4] => Mux229.IN74
IR[4] => Mux229.IN75
IR[4] => Mux229.IN76
IR[4] => Mux229.IN77
IR[4] => Mux229.IN78
IR[4] => Mux229.IN79
IR[4] => Mux229.IN80
IR[4] => Mux229.IN81
IR[4] => Mux229.IN82
IR[4] => Mux229.IN83
IR[4] => Mux229.IN84
IR[4] => Mux229.IN85
IR[4] => Mux229.IN86
IR[4] => Mux229.IN87
IR[4] => Mux229.IN88
IR[4] => Mux229.IN89
IR[4] => Mux229.IN90
IR[4] => Mux229.IN91
IR[4] => Mux229.IN92
IR[4] => Mux229.IN93
IR[4] => Mux229.IN94
IR[4] => Mux229.IN95
IR[4] => Mux229.IN96
IR[4] => Mux229.IN97
IR[4] => Mux229.IN98
IR[4] => Mux229.IN99
IR[4] => Mux229.IN100
IR[4] => Mux229.IN101
IR[4] => Mux229.IN102
IR[4] => Mux229.IN103
IR[4] => Mux229.IN104
IR[4] => Mux229.IN105
IR[4] => Mux229.IN106
IR[4] => Mux229.IN107
IR[4] => Mux229.IN108
IR[4] => Mux229.IN109
IR[4] => Mux229.IN110
IR[4] => Mux229.IN111
IR[4] => Mux229.IN112
IR[4] => Mux229.IN113
IR[4] => Mux229.IN114
IR[4] => Mux229.IN115
IR[4] => Mux229.IN116
IR[4] => Mux229.IN117
IR[4] => Mux229.IN118
IR[4] => Mux229.IN119
IR[4] => Mux229.IN120
IR[4] => Mux229.IN121
IR[4] => Mux229.IN122
IR[4] => Mux229.IN123
IR[4] => Mux229.IN124
IR[4] => Mux229.IN125
IR[4] => Mux229.IN126
IR[4] => Mux229.IN127
IR[4] => Mux229.IN128
IR[4] => Mux229.IN129
IR[4] => Mux229.IN130
IR[4] => Mux229.IN131
IR[4] => Mux229.IN132
IR[4] => Mux229.IN133
IR[4] => Mux229.IN134
IR[4] => Mux229.IN135
IR[4] => Mux229.IN136
IR[4] => Mux229.IN137
IR[4] => Mux229.IN138
IR[4] => Mux229.IN139
IR[4] => Mux229.IN140
IR[4] => Mux229.IN141
IR[4] => Mux229.IN142
IR[4] => Mux229.IN143
IR[4] => Mux229.IN144
IR[4] => Mux229.IN145
IR[4] => Mux229.IN146
IR[4] => Mux229.IN147
IR[4] => Mux229.IN148
IR[4] => Mux229.IN149
IR[4] => Mux229.IN150
IR[4] => Mux229.IN151
IR[4] => Mux229.IN152
IR[4] => Mux229.IN153
IR[4] => Mux229.IN154
IR[4] => Mux229.IN155
IR[4] => Mux229.IN156
IR[4] => Mux229.IN157
IR[4] => Mux229.IN158
IR[4] => Mux229.IN159
IR[4] => Mux229.IN160
IR[4] => Mux229.IN161
IR[4] => Mux229.IN162
IR[4] => Mux229.IN163
IR[4] => Mux229.IN164
IR[4] => Mux229.IN165
IR[4] => Mux229.IN166
IR[4] => Mux229.IN167
IR[4] => Mux229.IN168
IR[4] => Mux229.IN169
IR[4] => Mux229.IN170
IR[4] => Mux229.IN171
IR[4] => Mux229.IN172
IR[4] => Mux229.IN173
IR[4] => Mux229.IN174
IR[4] => Mux229.IN175
IR[4] => Mux229.IN176
IR[4] => Mux229.IN177
IR[4] => Mux229.IN178
IR[4] => Mux229.IN179
IR[4] => Mux229.IN180
IR[4] => Mux229.IN181
IR[4] => Mux229.IN182
IR[4] => Mux229.IN183
IR[4] => Mux229.IN184
IR[4] => Mux229.IN185
IR[4] => Mux229.IN186
IR[4] => Mux229.IN187
IR[4] => Mux229.IN188
IR[4] => Mux229.IN189
IR[4] => Mux229.IN190
IR[4] => Mux229.IN191
IR[4] => Mux229.IN192
IR[4] => Mux229.IN193
IR[4] => Mux229.IN194
IR[4] => Mux229.IN195
IR[4] => Mux229.IN196
IR[4] => Mux229.IN197
IR[4] => Mux229.IN198
IR[4] => Mux229.IN199
IR[4] => Mux229.IN200
IR[4] => Mux229.IN201
IR[4] => Mux229.IN202
IR[4] => Mux229.IN203
IR[4] => Mux229.IN204
IR[4] => Mux229.IN205
IR[4] => Mux229.IN206
IR[4] => Mux229.IN207
IR[4] => Mux229.IN208
IR[4] => Mux229.IN209
IR[4] => Mux229.IN210
IR[4] => Mux229.IN211
IR[4] => Mux229.IN212
IR[4] => Mux229.IN213
IR[4] => Mux229.IN214
IR[4] => Mux229.IN215
IR[4] => Mux229.IN216
IR[4] => Mux229.IN217
IR[4] => Mux229.IN218
IR[4] => Mux229.IN219
IR[4] => Mux229.IN220
IR[4] => Mux229.IN221
IR[4] => Mux229.IN222
IR[4] => Mux229.IN223
IR[4] => Mux229.IN224
IR[4] => Mux229.IN225
IR[4] => Mux229.IN226
IR[4] => Mux229.IN227
IR[4] => Mux229.IN228
IR[4] => Mux229.IN229
IR[4] => Mux229.IN230
IR[4] => Mux229.IN231
IR[4] => Mux229.IN232
IR[4] => Mux229.IN233
IR[4] => Mux229.IN234
IR[4] => Mux229.IN235
IR[4] => Mux229.IN236
IR[4] => Mux229.IN237
IR[4] => Mux229.IN238
IR[4] => Mux229.IN239
IR[4] => Mux229.IN240
IR[4] => Mux229.IN241
IR[4] => Mux229.IN242
IR[4] => Mux229.IN243
IR[4] => Mux229.IN244
IR[4] => Mux229.IN245
IR[4] => Mux229.IN246
IR[4] => Mux229.IN247
IR[4] => Mux229.IN248
IR[4] => Mux229.IN249
IR[4] => Mux229.IN250
IR[4] => Mux229.IN251
IR[4] => Mux229.IN252
IR[4] => Mux229.IN253
IR[4] => Mux229.IN254
IR[4] => Mux229.IN255
IR[4] => Mux229.IN256
IR[4] => Mux229.IN257
IR[4] => Mux229.IN258
IR[4] => Mux229.IN259
IR[4] => Mux230.IN37
IR[4] => Mux232.IN259
IR[4] => Mux233.IN259
IR[4] => Mux237.IN130
IR[4] => Mux238.IN259
IR[4] => Mux239.IN259
IR[4] => Mux240.IN259
IR[4] => Equal2.IN1
IR[4] => Equal3.IN2
IR[4] => Equal5.IN1
IR[4] => Equal7.IN5
IR[5] => Mux0.IN7
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux45.IN4
IR[5] => Mux61.IN258
IR[5] => Mux62.IN153
IR[5] => Mux63.IN153
IR[5] => Mux64.IN153
IR[5] => Mux65.IN258
IR[5] => Mux67.IN195
IR[5] => Mux67.IN196
IR[5] => Mux67.IN197
IR[5] => Mux67.IN198
IR[5] => Mux67.IN199
IR[5] => Mux67.IN200
IR[5] => Mux67.IN201
IR[5] => Mux67.IN202
IR[5] => Mux67.IN203
IR[5] => Mux67.IN204
IR[5] => Mux67.IN205
IR[5] => Mux67.IN206
IR[5] => Mux67.IN207
IR[5] => Mux67.IN208
IR[5] => Mux67.IN209
IR[5] => Mux67.IN210
IR[5] => Mux67.IN211
IR[5] => Mux67.IN212
IR[5] => Mux67.IN213
IR[5] => Mux67.IN214
IR[5] => Mux67.IN215
IR[5] => Mux67.IN216
IR[5] => Mux67.IN217
IR[5] => Mux67.IN218
IR[5] => Mux67.IN219
IR[5] => Mux67.IN220
IR[5] => Mux67.IN221
IR[5] => Mux67.IN222
IR[5] => Mux67.IN223
IR[5] => Mux67.IN224
IR[5] => Mux67.IN225
IR[5] => Mux67.IN226
IR[5] => Mux67.IN227
IR[5] => Mux67.IN228
IR[5] => Mux67.IN229
IR[5] => Mux67.IN230
IR[5] => Mux67.IN231
IR[5] => Mux67.IN232
IR[5] => Mux67.IN233
IR[5] => Mux67.IN234
IR[5] => Mux67.IN235
IR[5] => Mux67.IN236
IR[5] => Mux67.IN237
IR[5] => Mux67.IN238
IR[5] => Mux67.IN239
IR[5] => Mux67.IN240
IR[5] => Mux67.IN241
IR[5] => Mux67.IN242
IR[5] => Mux67.IN243
IR[5] => Mux67.IN244
IR[5] => Mux67.IN245
IR[5] => Mux67.IN246
IR[5] => Mux67.IN247
IR[5] => Mux67.IN248
IR[5] => Mux67.IN249
IR[5] => Mux67.IN250
IR[5] => Mux67.IN251
IR[5] => Mux67.IN252
IR[5] => Mux67.IN253
IR[5] => Mux67.IN254
IR[5] => Mux67.IN255
IR[5] => Mux67.IN256
IR[5] => Mux67.IN257
IR[5] => Mux67.IN258
IR[5] => Mux68.IN195
IR[5] => Mux69.IN195
IR[5] => Mux70.IN258
IR[5] => Mux71.IN258
IR[5] => Mux72.IN257
IR[5] => Mux73.IN258
IR[5] => Mux74.IN258
IR[5] => Mux75.IN258
IR[5] => Mux76.IN258
IR[5] => Mux77.IN258
IR[5] => Mux78.IN258
IR[5] => Mux79.IN258
IR[5] => Mux80.IN258
IR[5] => Mux81.IN258
IR[5] => Mux82.IN258
IR[5] => Mux83.IN258
IR[5] => Mux84.IN258
IR[5] => Mux85.IN258
IR[5] => Mux86.IN258
IR[5] => Mux87.IN258
IR[5] => Mux88.IN258
IR[5] => Mux89.IN250
IR[5] => Mux89.IN251
IR[5] => Mux89.IN252
IR[5] => Mux89.IN253
IR[5] => Mux89.IN254
IR[5] => Mux89.IN255
IR[5] => Mux89.IN256
IR[5] => Mux89.IN257
IR[5] => Mux89.IN258
IR[5] => Mux90.IN250
IR[5] => Mux91.IN258
IR[5] => Mux92.IN258
IR[5] => Mux93.IN258
IR[5] => Mux94.IN258
IR[5] => Mux95.IN258
IR[5] => Mux96.IN258
IR[5] => Mux97.IN28
IR[5] => Mux97.IN29
IR[5] => Mux97.IN30
IR[5] => Mux97.IN31
IR[5] => Mux97.IN32
IR[5] => Mux97.IN33
IR[5] => Mux97.IN34
IR[5] => Mux97.IN35
IR[5] => Mux97.IN36
IR[5] => Mux97.IN37
IR[5] => Mux97.IN38
IR[5] => Mux97.IN39
IR[5] => Mux97.IN40
IR[5] => Mux97.IN41
IR[5] => Mux97.IN42
IR[5] => Mux97.IN43
IR[5] => Mux97.IN44
IR[5] => Mux97.IN45
IR[5] => Mux97.IN46
IR[5] => Mux97.IN47
IR[5] => Mux97.IN48
IR[5] => Mux97.IN49
IR[5] => Mux97.IN50
IR[5] => Mux97.IN51
IR[5] => Mux97.IN52
IR[5] => Mux97.IN53
IR[5] => Mux97.IN54
IR[5] => Mux97.IN55
IR[5] => Mux97.IN56
IR[5] => Mux97.IN57
IR[5] => Mux97.IN58
IR[5] => Mux97.IN59
IR[5] => Mux97.IN60
IR[5] => Mux97.IN61
IR[5] => Mux97.IN62
IR[5] => Mux97.IN63
IR[5] => Mux97.IN64
IR[5] => Mux97.IN65
IR[5] => Mux97.IN66
IR[5] => Mux97.IN67
IR[5] => Mux97.IN68
IR[5] => Mux97.IN69
IR[5] => Mux97.IN70
IR[5] => Mux97.IN71
IR[5] => Mux97.IN72
IR[5] => Mux97.IN73
IR[5] => Mux97.IN74
IR[5] => Mux97.IN75
IR[5] => Mux97.IN76
IR[5] => Mux97.IN77
IR[5] => Mux97.IN78
IR[5] => Mux97.IN79
IR[5] => Mux97.IN80
IR[5] => Mux97.IN81
IR[5] => Mux97.IN82
IR[5] => Mux97.IN83
IR[5] => Mux97.IN84
IR[5] => Mux97.IN85
IR[5] => Mux97.IN86
IR[5] => Mux97.IN87
IR[5] => Mux97.IN88
IR[5] => Mux97.IN89
IR[5] => Mux97.IN90
IR[5] => Mux97.IN91
IR[5] => Mux97.IN92
IR[5] => Mux97.IN93
IR[5] => Mux97.IN94
IR[5] => Mux97.IN95
IR[5] => Mux97.IN96
IR[5] => Mux97.IN97
IR[5] => Mux97.IN98
IR[5] => Mux97.IN99
IR[5] => Mux97.IN100
IR[5] => Mux97.IN101
IR[5] => Mux97.IN102
IR[5] => Mux97.IN103
IR[5] => Mux97.IN104
IR[5] => Mux97.IN105
IR[5] => Mux97.IN106
IR[5] => Mux97.IN107
IR[5] => Mux97.IN108
IR[5] => Mux97.IN109
IR[5] => Mux97.IN110
IR[5] => Mux97.IN111
IR[5] => Mux97.IN112
IR[5] => Mux97.IN113
IR[5] => Mux97.IN114
IR[5] => Mux97.IN115
IR[5] => Mux97.IN116
IR[5] => Mux97.IN117
IR[5] => Mux97.IN118
IR[5] => Mux97.IN119
IR[5] => Mux97.IN120
IR[5] => Mux97.IN121
IR[5] => Mux97.IN122
IR[5] => Mux97.IN123
IR[5] => Mux97.IN124
IR[5] => Mux97.IN125
IR[5] => Mux97.IN126
IR[5] => Mux97.IN127
IR[5] => Mux97.IN128
IR[5] => Mux97.IN129
IR[5] => Mux97.IN130
IR[5] => Mux97.IN131
IR[5] => Mux97.IN132
IR[5] => Mux97.IN133
IR[5] => Mux97.IN134
IR[5] => Mux97.IN135
IR[5] => Mux97.IN136
IR[5] => Mux97.IN137
IR[5] => Mux97.IN138
IR[5] => Mux97.IN139
IR[5] => Mux97.IN140
IR[5] => Mux97.IN141
IR[5] => Mux97.IN142
IR[5] => Mux97.IN143
IR[5] => Mux97.IN144
IR[5] => Mux97.IN145
IR[5] => Mux97.IN146
IR[5] => Mux97.IN147
IR[5] => Mux97.IN148
IR[5] => Mux97.IN149
IR[5] => Mux97.IN150
IR[5] => Mux97.IN151
IR[5] => Mux97.IN152
IR[5] => Mux97.IN153
IR[5] => Mux97.IN154
IR[5] => Mux97.IN155
IR[5] => Mux97.IN156
IR[5] => Mux97.IN157
IR[5] => Mux97.IN158
IR[5] => Mux97.IN159
IR[5] => Mux97.IN160
IR[5] => Mux97.IN161
IR[5] => Mux97.IN162
IR[5] => Mux97.IN163
IR[5] => Mux97.IN164
IR[5] => Mux97.IN165
IR[5] => Mux97.IN166
IR[5] => Mux97.IN167
IR[5] => Mux97.IN168
IR[5] => Mux97.IN169
IR[5] => Mux97.IN170
IR[5] => Mux97.IN171
IR[5] => Mux97.IN172
IR[5] => Mux97.IN173
IR[5] => Mux97.IN174
IR[5] => Mux97.IN175
IR[5] => Mux97.IN176
IR[5] => Mux97.IN177
IR[5] => Mux97.IN178
IR[5] => Mux97.IN179
IR[5] => Mux97.IN180
IR[5] => Mux97.IN181
IR[5] => Mux97.IN182
IR[5] => Mux97.IN183
IR[5] => Mux97.IN184
IR[5] => Mux97.IN185
IR[5] => Mux97.IN186
IR[5] => Mux97.IN187
IR[5] => Mux97.IN188
IR[5] => Mux97.IN189
IR[5] => Mux97.IN190
IR[5] => Mux97.IN191
IR[5] => Mux97.IN192
IR[5] => Mux97.IN193
IR[5] => Mux97.IN194
IR[5] => Mux97.IN195
IR[5] => Mux97.IN196
IR[5] => Mux97.IN197
IR[5] => Mux97.IN198
IR[5] => Mux97.IN199
IR[5] => Mux97.IN200
IR[5] => Mux97.IN201
IR[5] => Mux97.IN202
IR[5] => Mux97.IN203
IR[5] => Mux97.IN204
IR[5] => Mux97.IN205
IR[5] => Mux97.IN206
IR[5] => Mux97.IN207
IR[5] => Mux97.IN208
IR[5] => Mux97.IN209
IR[5] => Mux97.IN210
IR[5] => Mux97.IN211
IR[5] => Mux97.IN212
IR[5] => Mux97.IN213
IR[5] => Mux97.IN214
IR[5] => Mux97.IN215
IR[5] => Mux97.IN216
IR[5] => Mux97.IN217
IR[5] => Mux97.IN218
IR[5] => Mux97.IN219
IR[5] => Mux97.IN220
IR[5] => Mux97.IN221
IR[5] => Mux97.IN222
IR[5] => Mux97.IN223
IR[5] => Mux97.IN224
IR[5] => Mux97.IN225
IR[5] => Mux97.IN226
IR[5] => Mux97.IN227
IR[5] => Mux97.IN228
IR[5] => Mux97.IN229
IR[5] => Mux97.IN230
IR[5] => Mux97.IN231
IR[5] => Mux97.IN232
IR[5] => Mux97.IN233
IR[5] => Mux97.IN234
IR[5] => Mux97.IN235
IR[5] => Mux97.IN236
IR[5] => Mux97.IN237
IR[5] => Mux97.IN238
IR[5] => Mux97.IN239
IR[5] => Mux97.IN240
IR[5] => Mux97.IN241
IR[5] => Mux97.IN242
IR[5] => Mux97.IN243
IR[5] => Mux97.IN244
IR[5] => Mux97.IN245
IR[5] => Mux97.IN246
IR[5] => Mux97.IN247
IR[5] => Mux97.IN248
IR[5] => Mux97.IN249
IR[5] => Mux97.IN250
IR[5] => Mux97.IN251
IR[5] => Mux97.IN252
IR[5] => Mux97.IN253
IR[5] => Mux97.IN254
IR[5] => Mux97.IN255
IR[5] => Mux97.IN256
IR[5] => Mux97.IN257
IR[5] => Mux97.IN258
IR[5] => Mux98.IN28
IR[5] => Mux99.IN28
IR[5] => Mux100.IN258
IR[5] => Mux101.IN258
IR[5] => Mux102.IN258
IR[5] => Mux103.IN258
IR[5] => Mux104.IN258
IR[5] => Mux105.IN258
IR[5] => Mux106.IN258
IR[5] => Mux107.IN258
IR[5] => Mux109.IN258
IR[5] => Mux110.IN258
IR[5] => Mux111.IN258
IR[5] => Mux112.IN258
IR[5] => Mux114.IN258
IR[5] => Mux115.IN258
IR[5] => Mux116.IN258
IR[5] => ALU_Op.DATAA
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux143.IN1
IR[5] => Mux143.IN2
IR[5] => Mux143.IN3
IR[5] => Mux143.IN4
IR[5] => Mux143.IN5
IR[5] => Mux143.IN6
IR[5] => Mux143.IN7
IR[5] => Mux148.IN1
IR[5] => Mux148.IN2
IR[5] => Mux148.IN3
IR[5] => Mux148.IN4
IR[5] => Mux148.IN5
IR[5] => Mux148.IN6
IR[5] => Mux148.IN7
IR[5] => Mux152.IN4
IR[5] => Mux153.IN4
IR[5] => Mux154.IN1
IR[5] => Mux154.IN2
IR[5] => Mux154.IN3
IR[5] => Mux154.IN4
IR[5] => Mux155.IN1
IR[5] => Mux156.IN1
IR[5] => Mux156.IN2
IR[5] => Mux156.IN3
IR[5] => Mux168.IN1
IR[5] => Mux168.IN2
IR[5] => Mux168.IN3
IR[5] => Mux168.IN4
IR[5] => Mux168.IN5
IR[5] => Mux168.IN6
IR[5] => Mux168.IN7
IR[5] => Set_BusA_To.DATAB
IR[5] => Mux181.IN7
IR[5] => Mux192.IN1
IR[5] => Mux192.IN2
IR[5] => Mux192.IN3
IR[5] => Mux192.IN4
IR[5] => Mux192.IN5
IR[5] => Mux192.IN6
IR[5] => Mux192.IN7
IR[5] => Mux197.IN66
IR[5] => Mux198.IN130
IR[5] => Mux199.IN130
IR[5] => Mux200.IN258
IR[5] => Mux201.IN258
IR[5] => Mux202.IN258
IR[5] => Mux203.IN130
IR[5] => Mux205.IN130
IR[5] => Mux208.IN258
IR[5] => Mux209.IN66
IR[5] => Mux210.IN258
IR[5] => Mux212.IN258
IR[5] => Mux214.IN258
IR[5] => Mux215.IN258
IR[5] => Mux216.IN258
IR[5] => Mux218.IN130
IR[5] => Mux219.IN258
IR[5] => Mux220.IN258
IR[5] => Mux222.IN258
IR[5] => Mux223.IN66
IR[5] => Mux224.IN66
IR[5] => Mux225.IN66
IR[5] => Mux226.IN66
IR[5] => Mux227.IN258
IR[5] => Mux228.IN36
IR[5] => Mux228.IN37
IR[5] => Mux228.IN38
IR[5] => Mux228.IN39
IR[5] => Mux228.IN40
IR[5] => Mux228.IN41
IR[5] => Mux228.IN42
IR[5] => Mux228.IN43
IR[5] => Mux228.IN44
IR[5] => Mux228.IN45
IR[5] => Mux228.IN46
IR[5] => Mux228.IN47
IR[5] => Mux228.IN48
IR[5] => Mux228.IN49
IR[5] => Mux228.IN50
IR[5] => Mux228.IN51
IR[5] => Mux228.IN52
IR[5] => Mux228.IN53
IR[5] => Mux228.IN54
IR[5] => Mux228.IN55
IR[5] => Mux228.IN56
IR[5] => Mux228.IN57
IR[5] => Mux228.IN58
IR[5] => Mux228.IN59
IR[5] => Mux228.IN60
IR[5] => Mux228.IN61
IR[5] => Mux228.IN62
IR[5] => Mux228.IN63
IR[5] => Mux228.IN64
IR[5] => Mux228.IN65
IR[5] => Mux228.IN66
IR[5] => Mux228.IN67
IR[5] => Mux228.IN68
IR[5] => Mux228.IN69
IR[5] => Mux228.IN70
IR[5] => Mux228.IN71
IR[5] => Mux228.IN72
IR[5] => Mux228.IN73
IR[5] => Mux228.IN74
IR[5] => Mux228.IN75
IR[5] => Mux228.IN76
IR[5] => Mux228.IN77
IR[5] => Mux228.IN78
IR[5] => Mux228.IN79
IR[5] => Mux228.IN80
IR[5] => Mux228.IN81
IR[5] => Mux228.IN82
IR[5] => Mux228.IN83
IR[5] => Mux228.IN84
IR[5] => Mux228.IN85
IR[5] => Mux228.IN86
IR[5] => Mux228.IN87
IR[5] => Mux228.IN88
IR[5] => Mux228.IN89
IR[5] => Mux228.IN90
IR[5] => Mux228.IN91
IR[5] => Mux228.IN92
IR[5] => Mux228.IN93
IR[5] => Mux228.IN94
IR[5] => Mux228.IN95
IR[5] => Mux228.IN96
IR[5] => Mux228.IN97
IR[5] => Mux228.IN98
IR[5] => Mux228.IN99
IR[5] => Mux228.IN100
IR[5] => Mux228.IN101
IR[5] => Mux228.IN102
IR[5] => Mux228.IN103
IR[5] => Mux228.IN104
IR[5] => Mux228.IN105
IR[5] => Mux228.IN106
IR[5] => Mux228.IN107
IR[5] => Mux228.IN108
IR[5] => Mux228.IN109
IR[5] => Mux228.IN110
IR[5] => Mux228.IN111
IR[5] => Mux228.IN112
IR[5] => Mux228.IN113
IR[5] => Mux228.IN114
IR[5] => Mux228.IN115
IR[5] => Mux228.IN116
IR[5] => Mux228.IN117
IR[5] => Mux228.IN118
IR[5] => Mux228.IN119
IR[5] => Mux228.IN120
IR[5] => Mux228.IN121
IR[5] => Mux228.IN122
IR[5] => Mux228.IN123
IR[5] => Mux228.IN124
IR[5] => Mux228.IN125
IR[5] => Mux228.IN126
IR[5] => Mux228.IN127
IR[5] => Mux228.IN128
IR[5] => Mux228.IN129
IR[5] => Mux228.IN130
IR[5] => Mux228.IN131
IR[5] => Mux228.IN132
IR[5] => Mux228.IN133
IR[5] => Mux228.IN134
IR[5] => Mux228.IN135
IR[5] => Mux228.IN136
IR[5] => Mux228.IN137
IR[5] => Mux228.IN138
IR[5] => Mux228.IN139
IR[5] => Mux228.IN140
IR[5] => Mux228.IN141
IR[5] => Mux228.IN142
IR[5] => Mux228.IN143
IR[5] => Mux228.IN144
IR[5] => Mux228.IN145
IR[5] => Mux228.IN146
IR[5] => Mux228.IN147
IR[5] => Mux228.IN148
IR[5] => Mux228.IN149
IR[5] => Mux228.IN150
IR[5] => Mux228.IN151
IR[5] => Mux228.IN152
IR[5] => Mux228.IN153
IR[5] => Mux228.IN154
IR[5] => Mux228.IN155
IR[5] => Mux228.IN156
IR[5] => Mux228.IN157
IR[5] => Mux228.IN158
IR[5] => Mux228.IN159
IR[5] => Mux228.IN160
IR[5] => Mux228.IN161
IR[5] => Mux228.IN162
IR[5] => Mux228.IN163
IR[5] => Mux228.IN164
IR[5] => Mux228.IN165
IR[5] => Mux228.IN166
IR[5] => Mux228.IN167
IR[5] => Mux228.IN168
IR[5] => Mux228.IN169
IR[5] => Mux228.IN170
IR[5] => Mux228.IN171
IR[5] => Mux228.IN172
IR[5] => Mux228.IN173
IR[5] => Mux228.IN174
IR[5] => Mux228.IN175
IR[5] => Mux228.IN176
IR[5] => Mux228.IN177
IR[5] => Mux228.IN178
IR[5] => Mux228.IN179
IR[5] => Mux228.IN180
IR[5] => Mux228.IN181
IR[5] => Mux228.IN182
IR[5] => Mux228.IN183
IR[5] => Mux228.IN184
IR[5] => Mux228.IN185
IR[5] => Mux228.IN186
IR[5] => Mux228.IN187
IR[5] => Mux228.IN188
IR[5] => Mux228.IN189
IR[5] => Mux228.IN190
IR[5] => Mux228.IN191
IR[5] => Mux228.IN192
IR[5] => Mux228.IN193
IR[5] => Mux228.IN194
IR[5] => Mux228.IN195
IR[5] => Mux228.IN196
IR[5] => Mux228.IN197
IR[5] => Mux228.IN198
IR[5] => Mux228.IN199
IR[5] => Mux228.IN200
IR[5] => Mux228.IN201
IR[5] => Mux228.IN202
IR[5] => Mux228.IN203
IR[5] => Mux228.IN204
IR[5] => Mux228.IN205
IR[5] => Mux228.IN206
IR[5] => Mux228.IN207
IR[5] => Mux228.IN208
IR[5] => Mux228.IN209
IR[5] => Mux228.IN210
IR[5] => Mux228.IN211
IR[5] => Mux228.IN212
IR[5] => Mux228.IN213
IR[5] => Mux228.IN214
IR[5] => Mux228.IN215
IR[5] => Mux228.IN216
IR[5] => Mux228.IN217
IR[5] => Mux228.IN218
IR[5] => Mux228.IN219
IR[5] => Mux228.IN220
IR[5] => Mux228.IN221
IR[5] => Mux228.IN222
IR[5] => Mux228.IN223
IR[5] => Mux228.IN224
IR[5] => Mux228.IN225
IR[5] => Mux228.IN226
IR[5] => Mux228.IN227
IR[5] => Mux228.IN228
IR[5] => Mux228.IN229
IR[5] => Mux228.IN230
IR[5] => Mux228.IN231
IR[5] => Mux228.IN232
IR[5] => Mux228.IN233
IR[5] => Mux228.IN234
IR[5] => Mux228.IN235
IR[5] => Mux228.IN236
IR[5] => Mux228.IN237
IR[5] => Mux228.IN238
IR[5] => Mux228.IN239
IR[5] => Mux228.IN240
IR[5] => Mux228.IN241
IR[5] => Mux228.IN242
IR[5] => Mux228.IN243
IR[5] => Mux228.IN244
IR[5] => Mux228.IN245
IR[5] => Mux228.IN246
IR[5] => Mux228.IN247
IR[5] => Mux228.IN248
IR[5] => Mux228.IN249
IR[5] => Mux228.IN250
IR[5] => Mux228.IN251
IR[5] => Mux228.IN252
IR[5] => Mux228.IN253
IR[5] => Mux228.IN254
IR[5] => Mux228.IN255
IR[5] => Mux228.IN256
IR[5] => Mux228.IN257
IR[5] => Mux228.IN258
IR[5] => Mux229.IN36
IR[5] => Mux230.IN36
IR[5] => Mux231.IN66
IR[5] => Mux232.IN258
IR[5] => Mux233.IN258
IR[5] => Mux234.IN66
IR[5] => Mux235.IN66
IR[5] => Mux238.IN258
IR[5] => Mux239.IN258
IR[5] => Mux240.IN258
IR[5] => Mux242.IN66
IR[5] => Mux244.IN66
IR[5] => Equal2.IN0
IR[5] => Equal3.IN1
IR[5] => Equal5.IN0
IR[5] => Equal7.IN4
IR[6] => Mux61.IN257
IR[6] => Mux62.IN152
IR[6] => Mux63.IN152
IR[6] => Mux64.IN152
IR[6] => Mux65.IN257
IR[6] => Mux66.IN65
IR[6] => Mux67.IN194
IR[6] => Mux68.IN194
IR[6] => Mux69.IN194
IR[6] => Mux70.IN257
IR[6] => Mux71.IN257
IR[6] => Mux72.IN256
IR[6] => Mux73.IN257
IR[6] => Mux74.IN257
IR[6] => Mux75.IN257
IR[6] => Mux76.IN257
IR[6] => Mux77.IN257
IR[6] => Mux78.IN257
IR[6] => Mux79.IN257
IR[6] => Mux80.IN257
IR[6] => Mux81.IN257
IR[6] => Mux82.IN257
IR[6] => Mux83.IN257
IR[6] => Mux84.IN257
IR[6] => Mux85.IN257
IR[6] => Mux86.IN257
IR[6] => Mux87.IN257
IR[6] => Mux88.IN257
IR[6] => Mux89.IN249
IR[6] => Mux90.IN249
IR[6] => Mux91.IN257
IR[6] => Mux92.IN257
IR[6] => Mux93.IN257
IR[6] => Mux94.IN257
IR[6] => Mux95.IN257
IR[6] => Mux96.IN257
IR[6] => Mux97.IN27
IR[6] => Mux98.IN27
IR[6] => Mux99.IN27
IR[6] => Mux100.IN257
IR[6] => Mux101.IN257
IR[6] => Mux102.IN257
IR[6] => Mux103.IN257
IR[6] => Mux104.IN257
IR[6] => Mux105.IN257
IR[6] => Mux106.IN257
IR[6] => Mux107.IN257
IR[6] => Mux108.IN65
IR[6] => Mux109.IN257
IR[6] => Mux110.IN257
IR[6] => Mux111.IN257
IR[6] => Mux112.IN257
IR[6] => Mux113.IN33
IR[6] => Mux114.IN257
IR[6] => Mux115.IN257
IR[6] => Mux116.IN257
IR[6] => Mux119.IN33
IR[6] => Mux120.IN33
IR[6] => Mux121.IN33
IR[6] => Mux122.IN33
IR[6] => Mux123.IN33
IR[6] => Mux125.IN33
IR[6] => Mux126.IN33
IR[6] => Mux127.IN33
IR[6] => Mux128.IN33
IR[6] => Mux129.IN33
IR[6] => Mux130.IN33
IR[6] => Mux197.IN65
IR[6] => Mux198.IN129
IR[6] => Mux199.IN129
IR[6] => Mux200.IN257
IR[6] => Mux201.IN257
IR[6] => Mux202.IN257
IR[6] => Mux203.IN129
IR[6] => Mux204.IN33
IR[6] => Mux205.IN129
IR[6] => Mux206.IN65
IR[6] => Mux207.IN65
IR[6] => Mux208.IN257
IR[6] => Mux209.IN65
IR[6] => Mux210.IN257
IR[6] => Mux211.IN65
IR[6] => Mux212.IN257
IR[6] => Mux213.IN65
IR[6] => Mux214.IN257
IR[6] => Mux215.IN257
IR[6] => Mux216.IN257
IR[6] => Mux217.IN65
IR[6] => Mux218.IN129
IR[6] => Mux219.IN257
IR[6] => Mux220.IN257
IR[6] => Mux221.IN65
IR[6] => Mux222.IN257
IR[6] => Mux223.IN65
IR[6] => Mux224.IN65
IR[6] => Mux225.IN65
IR[6] => Mux226.IN65
IR[6] => Mux227.IN257
IR[6] => Mux228.IN35
IR[6] => Mux229.IN35
IR[6] => Mux230.IN35
IR[6] => Mux231.IN65
IR[6] => Mux232.IN257
IR[6] => Mux233.IN257
IR[6] => Mux234.IN65
IR[6] => Mux235.IN65
IR[6] => Mux236.IN33
IR[6] => Mux237.IN129
IR[6] => Mux238.IN257
IR[6] => Mux239.IN257
IR[6] => Mux240.IN257
IR[6] => Mux241.IN33
IR[6] => Mux242.IN65
IR[6] => Mux243.IN33
IR[6] => Mux244.IN65
IR[6] => Equal5.IN4
IR[6] => Equal7.IN1
IR[7] => Mux61.IN256
IR[7] => Mux62.IN151
IR[7] => Mux63.IN151
IR[7] => Mux64.IN151
IR[7] => Mux65.IN256
IR[7] => Mux66.IN64
IR[7] => Mux67.IN193
IR[7] => Mux68.IN193
IR[7] => Mux69.IN193
IR[7] => Mux70.IN256
IR[7] => Mux71.IN256
IR[7] => Mux72.IN255
IR[7] => Mux73.IN256
IR[7] => Mux74.IN256
IR[7] => Mux75.IN256
IR[7] => Mux76.IN256
IR[7] => Mux77.IN256
IR[7] => Mux78.IN256
IR[7] => Mux79.IN256
IR[7] => Mux80.IN256
IR[7] => Mux81.IN256
IR[7] => Mux82.IN256
IR[7] => Mux83.IN256
IR[7] => Mux84.IN256
IR[7] => Mux85.IN256
IR[7] => Mux86.IN256
IR[7] => Mux87.IN256
IR[7] => Mux88.IN256
IR[7] => Mux89.IN248
IR[7] => Mux90.IN248
IR[7] => Mux91.IN256
IR[7] => Mux92.IN256
IR[7] => Mux93.IN256
IR[7] => Mux94.IN256
IR[7] => Mux95.IN256
IR[7] => Mux96.IN256
IR[7] => Mux97.IN26
IR[7] => Mux98.IN26
IR[7] => Mux99.IN26
IR[7] => Mux100.IN256
IR[7] => Mux101.IN256
IR[7] => Mux102.IN256
IR[7] => Mux103.IN256
IR[7] => Mux104.IN256
IR[7] => Mux105.IN256
IR[7] => Mux106.IN256
IR[7] => Mux107.IN256
IR[7] => Mux108.IN64
IR[7] => Mux109.IN256
IR[7] => Mux110.IN256
IR[7] => Mux111.IN256
IR[7] => Mux112.IN256
IR[7] => Mux113.IN32
IR[7] => Mux114.IN256
IR[7] => Mux115.IN256
IR[7] => Mux116.IN256
IR[7] => Mux119.IN32
IR[7] => Mux120.IN32
IR[7] => Mux121.IN32
IR[7] => Mux122.IN32
IR[7] => Mux123.IN32
IR[7] => Mux125.IN32
IR[7] => Mux126.IN32
IR[7] => Mux127.IN32
IR[7] => Mux128.IN32
IR[7] => Mux129.IN32
IR[7] => Mux130.IN32
IR[7] => Mux197.IN64
IR[7] => Mux198.IN128
IR[7] => Mux199.IN128
IR[7] => Mux200.IN256
IR[7] => Mux201.IN256
IR[7] => Mux202.IN256
IR[7] => Mux203.IN128
IR[7] => Mux204.IN32
IR[7] => Mux205.IN128
IR[7] => Mux206.IN64
IR[7] => Mux207.IN64
IR[7] => Mux208.IN256
IR[7] => Mux209.IN64
IR[7] => Mux210.IN256
IR[7] => Mux211.IN64
IR[7] => Mux212.IN256
IR[7] => Mux213.IN64
IR[7] => Mux214.IN256
IR[7] => Mux215.IN256
IR[7] => Mux216.IN256
IR[7] => Mux217.IN64
IR[7] => Mux218.IN128
IR[7] => Mux219.IN256
IR[7] => Mux220.IN256
IR[7] => Mux221.IN64
IR[7] => Mux222.IN256
IR[7] => Mux223.IN64
IR[7] => Mux224.IN64
IR[7] => Mux225.IN64
IR[7] => Mux226.IN64
IR[7] => Mux227.IN256
IR[7] => Mux228.IN34
IR[7] => Mux229.IN34
IR[7] => Mux230.IN34
IR[7] => Mux231.IN64
IR[7] => Mux232.IN256
IR[7] => Mux233.IN256
IR[7] => Mux234.IN64
IR[7] => Mux235.IN64
IR[7] => Mux236.IN32
IR[7] => Mux237.IN128
IR[7] => Mux238.IN256
IR[7] => Mux239.IN256
IR[7] => Mux240.IN256
IR[7] => Mux241.IN32
IR[7] => Mux242.IN64
IR[7] => Mux243.IN32
IR[7] => Mux244.IN64
IR[7] => Equal5.IN3
IR[7] => Equal7.IN0
ISet[0] => Mux245.IN5
ISet[0] => Mux246.IN5
ISet[0] => Mux247.IN5
ISet[0] => Mux248.IN5
ISet[0] => Mux249.IN5
ISet[0] => Mux250.IN5
ISet[0] => Mux251.IN5
ISet[0] => Mux252.IN5
ISet[0] => Mux253.IN5
ISet[0] => Mux254.IN5
ISet[0] => Mux255.IN5
ISet[0] => Mux256.IN5
ISet[0] => Mux257.IN5
ISet[0] => Mux258.IN5
ISet[0] => Mux259.IN5
ISet[0] => Mux260.IN5
ISet[0] => Mux261.IN5
ISet[0] => Mux262.IN5
ISet[0] => Mux263.IN5
ISet[0] => Mux264.IN5
ISet[0] => Mux265.IN5
ISet[0] => Mux266.IN5
ISet[0] => Mux267.IN5
ISet[0] => Mux268.IN5
ISet[0] => Mux269.IN5
ISet[0] => Mux270.IN5
ISet[0] => Mux271.IN5
ISet[0] => Mux272.IN5
ISet[0] => Mux273.IN5
ISet[0] => Mux274.IN5
ISet[0] => Mux275.IN5
ISet[0] => Mux276.IN5
ISet[0] => Mux277.IN5
ISet[0] => Mux278.IN5
ISet[0] => Mux279.IN5
ISet[0] => Mux280.IN5
ISet[0] => Mux281.IN5
ISet[0] => Mux282.IN5
ISet[0] => Mux283.IN5
ISet[0] => Mux284.IN5
ISet[0] => Mux285.IN5
ISet[0] => Mux286.IN5
ISet[0] => Mux287.IN5
ISet[0] => Mux288.IN5
ISet[0] => Mux289.IN5
ISet[0] => Mux290.IN5
ISet[0] => Mux291.IN5
ISet[0] => Mux292.IN5
ISet[0] => Mux293.IN5
ISet[0] => Mux294.IN5
ISet[0] => Mux295.IN5
ISet[0] => Mux296.IN5
ISet[0] => Mux297.IN5
ISet[0] => Mux298.IN5
ISet[0] => Mux299.IN5
ISet[0] => Mux300.IN5
ISet[0] => Equal8.IN1
ISet[1] => Mux245.IN4
ISet[1] => Mux246.IN4
ISet[1] => Mux247.IN4
ISet[1] => Mux248.IN4
ISet[1] => Mux249.IN4
ISet[1] => Mux250.IN4
ISet[1] => Mux251.IN4
ISet[1] => Mux252.IN4
ISet[1] => Mux253.IN4
ISet[1] => Mux254.IN4
ISet[1] => Mux255.IN4
ISet[1] => Mux256.IN4
ISet[1] => Mux257.IN4
ISet[1] => Mux258.IN4
ISet[1] => Mux259.IN4
ISet[1] => Mux260.IN4
ISet[1] => Mux261.IN4
ISet[1] => Mux262.IN4
ISet[1] => Mux263.IN4
ISet[1] => Mux264.IN4
ISet[1] => Mux265.IN4
ISet[1] => Mux266.IN4
ISet[1] => Mux267.IN4
ISet[1] => Mux268.IN4
ISet[1] => Mux269.IN4
ISet[1] => Mux270.IN4
ISet[1] => Mux271.IN4
ISet[1] => Mux272.IN4
ISet[1] => Mux273.IN4
ISet[1] => Mux274.IN4
ISet[1] => Mux275.IN4
ISet[1] => Mux276.IN4
ISet[1] => Mux277.IN4
ISet[1] => Mux278.IN4
ISet[1] => Mux279.IN4
ISet[1] => Mux280.IN4
ISet[1] => Mux281.IN4
ISet[1] => Mux282.IN4
ISet[1] => Mux283.IN4
ISet[1] => Mux284.IN4
ISet[1] => Mux285.IN4
ISet[1] => Mux286.IN4
ISet[1] => Mux287.IN4
ISet[1] => Mux288.IN4
ISet[1] => Mux289.IN4
ISet[1] => Mux290.IN4
ISet[1] => Mux291.IN4
ISet[1] => Mux292.IN4
ISet[1] => Mux293.IN4
ISet[1] => Mux294.IN4
ISet[1] => Mux295.IN4
ISet[1] => Mux296.IN4
ISet[1] => Mux297.IN4
ISet[1] => Mux298.IN4
ISet[1] => Mux299.IN4
ISet[1] => Mux300.IN4
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => I_BT.OUTPUTSELECT
ISet[1] => I_BC.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => I_RLD.OUTPUTSELECT
ISet[1] => I_RRD.OUTPUTSELECT
ISet[1] => I_RETN.OUTPUTSELECT
ISet[1] => I_INRC.OUTPUTSELECT
ISet[1] => I_BTR.OUTPUTSELECT
ISet[1] => Equal8.IN0
MCycle[0] => Mux0.IN10
MCycle[0] => Mux1.IN10
MCycle[0] => Mux2.IN10
MCycle[0] => Mux3.IN10
MCycle[0] => Mux4.IN10
MCycle[0] => Mux5.IN10
MCycle[0] => Mux6.IN10
MCycle[0] => Mux7.IN10
MCycle[0] => Mux8.IN10
MCycle[0] => Mux9.IN10
MCycle[0] => Mux10.IN10
MCycle[0] => Mux11.IN10
MCycle[0] => Mux12.IN10
MCycle[0] => Mux13.IN10
MCycle[0] => Mux14.IN10
MCycle[0] => Mux15.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux19.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux21.IN10
MCycle[0] => Mux22.IN10
MCycle[0] => Mux23.IN10
MCycle[0] => Mux24.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux28.IN10
MCycle[0] => Mux29.IN10
MCycle[0] => Mux30.IN10
MCycle[0] => Mux31.IN10
MCycle[0] => Mux32.IN10
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN9
MCycle[0] => Mux36.IN10
MCycle[0] => Mux37.IN10
MCycle[0] => Mux38.IN9
MCycle[0] => Mux39.IN10
MCycle[0] => Mux40.IN5
MCycle[0] => Mux41.IN5
MCycle[0] => Mux42.IN5
MCycle[0] => Mux43.IN10
MCycle[0] => Mux44.IN10
MCycle[0] => Mux46.IN10
MCycle[0] => Mux47.IN10
MCycle[0] => Mux48.IN10
MCycle[0] => Mux49.IN10
MCycle[0] => Mux50.IN10
MCycle[0] => Mux51.IN10
MCycle[0] => Mux52.IN10
MCycle[0] => Mux53.IN10
MCycle[0] => Mux54.IN10
MCycle[0] => Mux55.IN10
MCycle[0] => Mux56.IN10
MCycle[0] => Mux57.IN10
MCycle[0] => Mux58.IN10
MCycle[0] => Mux59.IN10
MCycle[0] => Mux60.IN10
MCycle[0] => Mux117.IN10
MCycle[0] => Mux118.IN10
MCycle[0] => Mux133.IN10
MCycle[0] => Mux134.IN10
MCycle[0] => Mux135.IN10
MCycle[0] => Mux136.IN10
MCycle[0] => Mux137.IN10
MCycle[0] => Mux138.IN10
MCycle[0] => Mux139.IN10
MCycle[0] => Mux140.IN10
MCycle[0] => Mux141.IN10
MCycle[0] => Mux142.IN10
MCycle[0] => Mux143.IN10
MCycle[0] => Mux144.IN10
MCycle[0] => Mux145.IN10
MCycle[0] => Mux146.IN10
MCycle[0] => Mux147.IN10
MCycle[0] => Mux148.IN10
MCycle[0] => Mux149.IN10
MCycle[0] => Mux150.IN10
MCycle[0] => Mux151.IN10
MCycle[0] => Mux159.IN10
MCycle[0] => Mux160.IN10
MCycle[0] => Mux161.IN10
MCycle[0] => Mux162.IN10
MCycle[0] => Mux163.IN10
MCycle[0] => Mux164.IN10
MCycle[0] => Mux165.IN10
MCycle[0] => Mux168.IN10
MCycle[0] => Mux169.IN10
MCycle[0] => Mux170.IN10
MCycle[0] => Mux171.IN10
MCycle[0] => Mux172.IN10
MCycle[0] => Mux173.IN10
MCycle[0] => Mux174.IN10
MCycle[0] => Mux175.IN10
MCycle[0] => Mux176.IN10
MCycle[0] => Mux177.IN10
MCycle[0] => Mux178.IN10
MCycle[0] => Mux179.IN10
MCycle[0] => Mux180.IN10
MCycle[0] => Mux181.IN10
MCycle[0] => Mux182.IN10
MCycle[0] => Mux183.IN10
MCycle[0] => Mux184.IN10
MCycle[0] => Mux185.IN10
MCycle[0] => Mux186.IN10
MCycle[0] => Mux187.IN10
MCycle[0] => Mux188.IN10
MCycle[0] => Mux189.IN10
MCycle[0] => Mux190.IN10
MCycle[0] => Mux191.IN10
MCycle[0] => Mux192.IN10
MCycle[0] => Mux193.IN10
MCycle[0] => Mux194.IN10
MCycle[0] => Mux195.IN10
MCycle[0] => Mux196.IN10
MCycle[0] => Equal0.IN2
MCycle[0] => Equal1.IN1
MCycle[0] => Equal4.IN0
MCycle[0] => Equal6.IN2
MCycle[1] => Mux0.IN9
MCycle[1] => Mux1.IN9
MCycle[1] => Mux2.IN9
MCycle[1] => Mux3.IN9
MCycle[1] => Mux4.IN9
MCycle[1] => Mux5.IN9
MCycle[1] => Mux6.IN9
MCycle[1] => Mux7.IN9
MCycle[1] => Mux8.IN9
MCycle[1] => Mux9.IN9
MCycle[1] => Mux10.IN9
MCycle[1] => Mux11.IN9
MCycle[1] => Mux12.IN9
MCycle[1] => Mux13.IN9
MCycle[1] => Mux14.IN9
MCycle[1] => Mux15.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN9
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN9
MCycle[1] => Mux22.IN9
MCycle[1] => Mux23.IN9
MCycle[1] => Mux24.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux28.IN9
MCycle[1] => Mux29.IN9
MCycle[1] => Mux30.IN9
MCycle[1] => Mux31.IN9
MCycle[1] => Mux32.IN9
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN8
MCycle[1] => Mux36.IN9
MCycle[1] => Mux37.IN9
MCycle[1] => Mux38.IN8
MCycle[1] => Mux39.IN9
MCycle[1] => Mux43.IN9
MCycle[1] => Mux44.IN9
MCycle[1] => Mux46.IN9
MCycle[1] => Mux47.IN9
MCycle[1] => Mux48.IN9
MCycle[1] => Mux49.IN9
MCycle[1] => Mux50.IN9
MCycle[1] => Mux51.IN9
MCycle[1] => Mux52.IN9
MCycle[1] => Mux53.IN9
MCycle[1] => Mux54.IN9
MCycle[1] => Mux55.IN9
MCycle[1] => Mux56.IN9
MCycle[1] => Mux57.IN9
MCycle[1] => Mux58.IN9
MCycle[1] => Mux59.IN9
MCycle[1] => Mux60.IN9
MCycle[1] => Mux117.IN9
MCycle[1] => Mux118.IN9
MCycle[1] => Mux131.IN5
MCycle[1] => Mux132.IN5
MCycle[1] => Mux133.IN9
MCycle[1] => Mux134.IN9
MCycle[1] => Mux135.IN9
MCycle[1] => Mux136.IN9
MCycle[1] => Mux137.IN9
MCycle[1] => Mux138.IN9
MCycle[1] => Mux139.IN9
MCycle[1] => Mux140.IN9
MCycle[1] => Mux141.IN9
MCycle[1] => Mux142.IN9
MCycle[1] => Mux143.IN9
MCycle[1] => Mux144.IN9
MCycle[1] => Mux145.IN9
MCycle[1] => Mux146.IN9
MCycle[1] => Mux147.IN9
MCycle[1] => Mux148.IN9
MCycle[1] => Mux149.IN9
MCycle[1] => Mux150.IN9
MCycle[1] => Mux151.IN9
MCycle[1] => Mux156.IN5
MCycle[1] => Mux157.IN5
MCycle[1] => Mux158.IN5
MCycle[1] => Mux159.IN9
MCycle[1] => Mux160.IN9
MCycle[1] => Mux161.IN9
MCycle[1] => Mux162.IN9
MCycle[1] => Mux163.IN9
MCycle[1] => Mux164.IN9
MCycle[1] => Mux165.IN9
MCycle[1] => Mux166.IN5
MCycle[1] => Mux167.IN5
MCycle[1] => Mux168.IN9
MCycle[1] => Mux169.IN9
MCycle[1] => Mux170.IN9
MCycle[1] => Mux171.IN9
MCycle[1] => Mux172.IN9
MCycle[1] => Mux173.IN9
MCycle[1] => Mux174.IN9
MCycle[1] => Mux175.IN9
MCycle[1] => Mux176.IN9
MCycle[1] => Mux177.IN9
MCycle[1] => Mux178.IN9
MCycle[1] => Mux179.IN9
MCycle[1] => Mux180.IN9
MCycle[1] => Mux181.IN9
MCycle[1] => Mux182.IN9
MCycle[1] => Mux183.IN9
MCycle[1] => Mux184.IN9
MCycle[1] => Mux185.IN9
MCycle[1] => Mux186.IN9
MCycle[1] => Mux187.IN9
MCycle[1] => Mux188.IN9
MCycle[1] => Mux189.IN9
MCycle[1] => Mux190.IN9
MCycle[1] => Mux191.IN9
MCycle[1] => Mux192.IN9
MCycle[1] => Mux193.IN9
MCycle[1] => Mux194.IN9
MCycle[1] => Mux195.IN9
MCycle[1] => Mux196.IN9
MCycle[1] => Equal0.IN1
MCycle[1] => Equal1.IN2
MCycle[1] => Equal4.IN2
MCycle[1] => Equal6.IN1
MCycle[2] => Mux0.IN8
MCycle[2] => Mux1.IN8
MCycle[2] => Mux2.IN8
MCycle[2] => Mux3.IN8
MCycle[2] => Mux4.IN8
MCycle[2] => Mux5.IN8
MCycle[2] => Mux6.IN8
MCycle[2] => Mux7.IN8
MCycle[2] => Mux8.IN8
MCycle[2] => Mux9.IN8
MCycle[2] => Mux10.IN8
MCycle[2] => Mux11.IN8
MCycle[2] => Mux12.IN8
MCycle[2] => Mux13.IN8
MCycle[2] => Mux14.IN8
MCycle[2] => Mux15.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN8
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN8
MCycle[2] => Mux22.IN8
MCycle[2] => Mux23.IN8
MCycle[2] => Mux24.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux28.IN8
MCycle[2] => Mux29.IN8
MCycle[2] => Mux30.IN8
MCycle[2] => Mux31.IN8
MCycle[2] => Mux32.IN8
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN7
MCycle[2] => Mux36.IN8
MCycle[2] => Mux37.IN8
MCycle[2] => Mux38.IN7
MCycle[2] => Mux39.IN8
MCycle[2] => Mux40.IN4
MCycle[2] => Mux41.IN4
MCycle[2] => Mux42.IN4
MCycle[2] => Mux43.IN8
MCycle[2] => Mux44.IN8
MCycle[2] => Mux46.IN8
MCycle[2] => Mux47.IN8
MCycle[2] => Mux48.IN8
MCycle[2] => Mux49.IN8
MCycle[2] => Mux50.IN8
MCycle[2] => Mux51.IN8
MCycle[2] => Mux52.IN8
MCycle[2] => Mux53.IN8
MCycle[2] => Mux54.IN8
MCycle[2] => Mux55.IN8
MCycle[2] => Mux56.IN8
MCycle[2] => Mux57.IN8
MCycle[2] => Mux58.IN8
MCycle[2] => Mux59.IN8
MCycle[2] => Mux60.IN8
MCycle[2] => Mux117.IN8
MCycle[2] => Mux118.IN8
MCycle[2] => Mux131.IN4
MCycle[2] => Mux132.IN4
MCycle[2] => Mux133.IN8
MCycle[2] => Mux134.IN8
MCycle[2] => Mux135.IN8
MCycle[2] => Mux136.IN8
MCycle[2] => Mux137.IN8
MCycle[2] => Mux138.IN8
MCycle[2] => Mux139.IN8
MCycle[2] => Mux140.IN8
MCycle[2] => Mux141.IN8
MCycle[2] => Mux142.IN8
MCycle[2] => Mux143.IN8
MCycle[2] => Mux144.IN8
MCycle[2] => Mux145.IN8
MCycle[2] => Mux146.IN8
MCycle[2] => Mux147.IN8
MCycle[2] => Mux148.IN8
MCycle[2] => Mux149.IN8
MCycle[2] => Mux150.IN8
MCycle[2] => Mux151.IN8
MCycle[2] => Mux156.IN4
MCycle[2] => Mux157.IN4
MCycle[2] => Mux158.IN4
MCycle[2] => Mux159.IN8
MCycle[2] => Mux160.IN8
MCycle[2] => Mux161.IN8
MCycle[2] => Mux162.IN8
MCycle[2] => Mux163.IN8
MCycle[2] => Mux164.IN8
MCycle[2] => Mux165.IN8
MCycle[2] => Mux166.IN4
MCycle[2] => Mux167.IN4
MCycle[2] => Mux168.IN8
MCycle[2] => Mux169.IN8
MCycle[2] => Mux170.IN8
MCycle[2] => Mux171.IN8
MCycle[2] => Mux172.IN8
MCycle[2] => Mux173.IN8
MCycle[2] => Mux174.IN8
MCycle[2] => Mux175.IN8
MCycle[2] => Mux176.IN8
MCycle[2] => Mux177.IN8
MCycle[2] => Mux178.IN8
MCycle[2] => Mux179.IN8
MCycle[2] => Mux180.IN8
MCycle[2] => Mux181.IN8
MCycle[2] => Mux182.IN8
MCycle[2] => Mux183.IN8
MCycle[2] => Mux184.IN8
MCycle[2] => Mux185.IN8
MCycle[2] => Mux186.IN8
MCycle[2] => Mux187.IN8
MCycle[2] => Mux188.IN8
MCycle[2] => Mux189.IN8
MCycle[2] => Mux190.IN8
MCycle[2] => Mux191.IN8
MCycle[2] => Mux192.IN8
MCycle[2] => Mux193.IN8
MCycle[2] => Mux194.IN8
MCycle[2] => Mux195.IN8
MCycle[2] => Mux196.IN8
MCycle[2] => Equal0.IN0
MCycle[2] => Equal1.IN0
MCycle[2] => Equal4.IN1
MCycle[2] => Equal6.IN0
F[0] => Mux35.IN10
F[0] => Mux45.IN10
F[0] => Mux45.IN1
F[0] => Mux37.IN7
F[1] => ~NO_FANOUT~
F[2] => Mux45.IN9
F[2] => Mux45.IN2
F[3] => ~NO_FANOUT~
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~
F[6] => Mux38.IN10
F[6] => Mux45.IN8
F[6] => Mux45.IN0
F[6] => Mux39.IN7
F[7] => Mux45.IN7
F[7] => Mux45.IN3
NMICycle => MCycles.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => IncDec_16.OUTPUTSELECT
NMICycle => Set_Addr_To.OUTPUTSELECT
NMICycle => Set_BusB_To.OUTPUTSELECT
NMICycle => Write.OUTPUTSELECT
NMICycle => LDZ.OUTPUTSELECT
NMICycle => Inc_PC.OUTPUTSELECT
NMICycle => Jump.OUTPUTSELECT
NMICycle => Mux72.IN263
IntCycle => MCycles.DATAA
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => IncDec_16.OUTPUTSELECT
IntCycle => Set_Addr_To.OUTPUTSELECT
IntCycle => Set_BusB_To.OUTPUTSELECT
IntCycle => Write.OUTPUTSELECT
IntCycle => LDZ.OUTPUTSELECT
IntCycle => Inc_PC.OUTPUTSELECT
IntCycle => Jump.OUTPUTSELECT
MCycles[0] <= Mux257.DB_MAX_OUTPUT_PORT_TYPE
MCycles[1] <= Mux256.DB_MAX_OUTPUT_PORT_TYPE
MCycles[2] <= Mux255.DB_MAX_OUTPUT_PORT_TYPE
TStates[0] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[1] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[2] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
Prefix[0] <= Mux300.DB_MAX_OUTPUT_PORT_TYPE
Prefix[1] <= Mux299.DB_MAX_OUTPUT_PORT_TYPE
Inc_PC <= Inc_PC.DB_MAX_OUTPUT_PORT_TYPE
Inc_WZ <= Mux266.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[0] <= Mux274.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[1] <= Mux273.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[2] <= Mux272.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[3] <= Mux271.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Reg <= Mux254.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Acc <= Mux263.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux253.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux252.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux251.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[3] <= Mux250.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[0] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[1] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[2] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[3] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux283.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux282.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux281.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux280.DB_MAX_OUTPUT_PORT_TYPE
Save_ALU <= Mux278.DB_MAX_OUTPUT_PORT_TYPE
PreserveC <= Mux279.DB_MAX_OUTPUT_PORT_TYPE
Arith16 <= Mux292.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[2] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Mux298.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux287.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= Mux293.DB_MAX_OUTPUT_PORT_TYPE
JumpXY <= Mux294.DB_MAX_OUTPUT_PORT_TYPE
Call <= Mux296.DB_MAX_OUTPUT_PORT_TYPE
RstP <= Mux297.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= Mux264.DB_MAX_OUTPUT_PORT_TYPE
LDW <= Mux265.DB_MAX_OUTPUT_PORT_TYPE
LDSPHL <= Mux270.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[0] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[1] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[2] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
ExchangeDH <= Mux275.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRp <= Mux249.DB_MAX_OUTPUT_PORT_TYPE
ExchangeAF <= Mux276.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRS <= Mux277.DB_MAX_OUTPUT_PORT_TYPE
I_DJNZ <= Mux295.DB_MAX_OUTPUT_PORT_TYPE
I_CPL <= Mux284.DB_MAX_OUTPUT_PORT_TYPE
I_CCF <= Mux285.DB_MAX_OUTPUT_PORT_TYPE
I_SCF <= Mux286.DB_MAX_OUTPUT_PORT_TYPE
I_RETN <= I_RETN.DB_MAX_OUTPUT_PORT_TYPE
I_BT <= I_BT.DB_MAX_OUTPUT_PORT_TYPE
I_BC <= I_BC.DB_MAX_OUTPUT_PORT_TYPE
I_BTR <= I_BTR.DB_MAX_OUTPUT_PORT_TYPE
I_RLD <= I_RLD.DB_MAX_OUTPUT_PORT_TYPE
I_RRD <= I_RRD.DB_MAX_OUTPUT_PORT_TYPE
I_INRC <= I_INRC.DB_MAX_OUTPUT_PORT_TYPE
SetDI <= Mux289.DB_MAX_OUTPUT_PORT_TYPE
SetEI <= Mux290.DB_MAX_OUTPUT_PORT_TYPE
IMode[0] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
IMode[1] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Mux288.DB_MAX_OUTPUT_PORT_TYPE
NoRead <= NoRead.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux262.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|pooyan:pooyan|T80se:cpu|T80:u0|T80_ALU:alu
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Z16 => F_Out.OUTPUTSELECT
ALU_Op[0] => UseCarry.IN0
ALU_Op[0] => Mux8.IN5
ALU_Op[0] => Mux9.IN5
ALU_Op[0] => Mux10.IN5
ALU_Op[0] => Mux11.IN5
ALU_Op[0] => Mux12.IN5
ALU_Op[0] => Mux13.IN5
ALU_Op[0] => Mux14.IN5
ALU_Op[0] => Mux15.IN5
ALU_Op[0] => Mux16.IN8
ALU_Op[0] => Mux17.IN2
ALU_Op[0] => Mux18.IN10
ALU_Op[0] => Mux19.IN8
ALU_Op[0] => Mux20.IN10
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Mux23.IN13
ALU_Op[0] => Mux24.IN16
ALU_Op[0] => Mux25.IN13
ALU_Op[0] => Mux26.IN16
ALU_Op[0] => Mux27.IN15
ALU_Op[0] => Mux28.IN16
ALU_Op[0] => Mux29.IN15
ALU_Op[0] => Mux30.IN13
ALU_Op[0] => Mux31.IN16
ALU_Op[0] => Mux32.IN16
ALU_Op[0] => Mux33.IN16
ALU_Op[0] => Mux34.IN16
ALU_Op[0] => Mux35.IN18
ALU_Op[0] => Mux36.IN18
ALU_Op[0] => Mux37.IN18
ALU_Op[0] => Mux38.IN18
ALU_Op[0] => Equal0.IN2
ALU_Op[1] => comb.IN1
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => Mux8.IN4
ALU_Op[1] => Mux9.IN4
ALU_Op[1] => Mux10.IN4
ALU_Op[1] => Mux11.IN4
ALU_Op[1] => Mux12.IN4
ALU_Op[1] => Mux13.IN4
ALU_Op[1] => Mux14.IN4
ALU_Op[1] => Mux15.IN4
ALU_Op[1] => Mux16.IN7
ALU_Op[1] => Mux17.IN1
ALU_Op[1] => Mux18.IN9
ALU_Op[1] => Mux19.IN7
ALU_Op[1] => Mux20.IN9
ALU_Op[1] => Mux23.IN12
ALU_Op[1] => Mux24.IN15
ALU_Op[1] => Mux25.IN12
ALU_Op[1] => Mux26.IN15
ALU_Op[1] => Mux27.IN14
ALU_Op[1] => Mux28.IN15
ALU_Op[1] => Mux29.IN14
ALU_Op[1] => Mux30.IN12
ALU_Op[1] => Mux31.IN15
ALU_Op[1] => Mux32.IN15
ALU_Op[1] => Mux33.IN15
ALU_Op[1] => Mux34.IN15
ALU_Op[1] => Mux35.IN17
ALU_Op[1] => Mux36.IN17
ALU_Op[1] => Mux37.IN17
ALU_Op[1] => Mux38.IN17
ALU_Op[1] => Equal0.IN1
ALU_Op[2] => Mux8.IN3
ALU_Op[2] => Mux9.IN3
ALU_Op[2] => Mux10.IN3
ALU_Op[2] => Mux11.IN3
ALU_Op[2] => Mux12.IN3
ALU_Op[2] => Mux13.IN3
ALU_Op[2] => Mux14.IN3
ALU_Op[2] => Mux15.IN3
ALU_Op[2] => Mux16.IN6
ALU_Op[2] => Mux17.IN0
ALU_Op[2] => Mux18.IN8
ALU_Op[2] => Mux19.IN6
ALU_Op[2] => Mux20.IN8
ALU_Op[2] => Mux23.IN11
ALU_Op[2] => Mux24.IN14
ALU_Op[2] => Mux25.IN11
ALU_Op[2] => Mux26.IN14
ALU_Op[2] => Mux27.IN13
ALU_Op[2] => Mux28.IN14
ALU_Op[2] => Mux29.IN13
ALU_Op[2] => Mux30.IN11
ALU_Op[2] => Mux31.IN14
ALU_Op[2] => Mux32.IN14
ALU_Op[2] => Mux33.IN14
ALU_Op[2] => Mux34.IN14
ALU_Op[2] => Mux35.IN16
ALU_Op[2] => Mux36.IN16
ALU_Op[2] => Mux37.IN16
ALU_Op[2] => Mux38.IN16
ALU_Op[2] => UseCarry.IN1
ALU_Op[2] => Equal0.IN0
ALU_Op[3] => Mux23.IN10
ALU_Op[3] => Mux24.IN13
ALU_Op[3] => Mux25.IN10
ALU_Op[3] => Mux26.IN13
ALU_Op[3] => Mux27.IN12
ALU_Op[3] => Mux28.IN13
ALU_Op[3] => Mux29.IN12
ALU_Op[3] => Mux30.IN10
ALU_Op[3] => Mux31.IN13
ALU_Op[3] => Mux32.IN13
ALU_Op[3] => Mux33.IN13
ALU_Op[3] => Mux34.IN13
ALU_Op[3] => Mux35.IN15
ALU_Op[3] => Mux36.IN15
ALU_Op[3] => Mux37.IN15
ALU_Op[3] => Mux38.IN15
IR[0] => Equal5.IN0
IR[1] => Equal5.IN2
IR[2] => Equal5.IN1
IR[3] => Mux0.IN10
IR[3] => Mux1.IN10
IR[3] => Mux2.IN10
IR[3] => Mux3.IN10
IR[3] => Mux4.IN10
IR[3] => Mux5.IN10
IR[3] => Mux6.IN10
IR[3] => Mux7.IN10
IR[3] => Mux21.IN3
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Mux22.IN4
IR[3] => F_Out.OUTPUTSELECT
IR[4] => Mux0.IN9
IR[4] => Mux1.IN9
IR[4] => Mux2.IN9
IR[4] => Mux3.IN9
IR[4] => Mux4.IN9
IR[4] => Mux5.IN9
IR[4] => Mux6.IN9
IR[4] => Mux7.IN9
IR[4] => Mux21.IN2
IR[4] => Mux22.IN3
IR[5] => Mux0.IN8
IR[5] => Mux1.IN8
IR[5] => Mux2.IN8
IR[5] => Mux3.IN8
IR[5] => Mux4.IN8
IR[5] => Mux5.IN8
IR[5] => Mux6.IN8
IR[5] => Mux7.IN8
IR[5] => Mux21.IN1
IR[5] => Mux22.IN2
ISet[0] => Equal7.IN1
ISet[1] => Equal7.IN0
BusA[0] => Add0.IN10
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => LessThan1.IN8
BusA[0] => LessThan2.IN8
BusA[0] => LessThan3.IN16
BusA[0] => Equal2.IN8
BusA[0] => F_Out.IN1
BusA[0] => Mux21.IN9
BusA[0] => Q_t.DATAA
BusA[0] => F_Out.DATAB
BusA[0] => Mux38.IN19
BusA[1] => Add0.IN9
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add3.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan1.IN7
BusA[1] => LessThan2.IN7
BusA[1] => Add5.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan3.IN15
BusA[1] => Q_t.DATAA
BusA[1] => Mux22.IN6
BusA[1] => Mux22.IN7
BusA[1] => Mux22.IN8
BusA[1] => Mux22.IN9
BusA[2] => Add0.IN8
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add3.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan1.IN6
BusA[2] => LessThan2.IN6
BusA[2] => Add5.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan3.IN14
BusA[2] => Q_t.DATAA
BusA[2] => Q_t.DATAB
BusA[3] => Add0.IN7
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add3.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan1.IN5
BusA[3] => LessThan2.IN5
BusA[3] => Add5.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan3.IN13
BusA[3] => Q_t.DATAA
BusA[3] => Q_t.DATAB
BusA[4] => Add1.IN7
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add3.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => Add5.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => LessThan3.IN12
BusA[4] => F_Out.IN1
BusA[4] => Q_t.DATAA
BusA[4] => Q_t.DATAB
BusA[4] => Mux34.IN17
BusA[4] => Mux34.IN18
BusA[4] => Equal3.IN3
BusA[5] => Add1.IN6
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add3.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => Add5.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => LessThan3.IN11
BusA[5] => F_Out.IN1
BusA[5] => Q_t.DATAA
BusA[5] => Q_t.DATAB
BusA[5] => Mux25.IN14
BusA[5] => Mux25.IN15
BusA[5] => Mux33.IN17
BusA[5] => Mux33.IN18
BusA[5] => Equal3.IN2
BusA[6] => Add1.IN5
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add3.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => Add5.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => LessThan3.IN10
BusA[6] => F_Out.IN1
BusA[6] => Mux21.IN5
BusA[6] => Mux21.IN6
BusA[6] => Mux21.IN7
BusA[6] => Mux21.IN8
BusA[6] => Q_t.DATAB
BusA[6] => Mux32.IN17
BusA[6] => Mux32.IN18
BusA[6] => Equal3.IN1
BusA[7] => Add2.IN3
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add3.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => Add5.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => LessThan3.IN9
BusA[7] => F_Out.IN1
BusA[7] => Mux21.IN4
BusA[7] => Q_t.DATAB
BusA[7] => Mux22.IN5
BusA[7] => F_Out.DATAA
BusA[7] => Mux23.IN14
BusA[7] => Mux23.IN15
BusA[7] => Mux31.IN17
BusA[7] => Mux31.IN18
BusA[7] => Equal3.IN0
BusB[0] => B_i.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => B_i.DATAB
BusB[1] => B_i.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => B_i.DATAB
BusB[2] => B_i.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => B_i.DATAB
BusB[3] => B_i.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.DATAA
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => B_i.DATAB
BusB[4] => B_i.DATAA
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.DATAB
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => B_i.DATAB
BusB[5] => B_i.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.DATAB
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => B_i.DATAB
BusB[6] => B_i.DATAA
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.DATAB
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => B_i.DATAB
BusB[7] => B_i.DATAA
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.DATAB
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => B_i.DATAB
F_In[0] => comb.IN1
F_In[0] => process_0.IN1
F_In[0] => process_0.IN1
F_In[0] => F_Out.IN1
F_In[0] => Mux21.IN10
F_In[0] => Mux22.IN10
F_In[0] => Mux30.IN14
F_In[0] => Mux30.IN15
F_In[0] => Mux30.IN16
F_In[0] => Mux30.IN17
F_In[0] => Mux30.IN18
F_In[0] => Mux30.IN19
F_In[1] => Mux29.IN16
F_In[1] => Mux29.IN17
F_In[1] => Mux29.IN18
F_In[1] => Mux29.IN19
F_In[1] => F_Out.OUTPUTSELECT
F_In[1] => DAA_Q[8].OUTPUTSELECT
F_In[1] => DAA_Q[7].OUTPUTSELECT
F_In[1] => DAA_Q[6].OUTPUTSELECT
F_In[1] => DAA_Q[5].OUTPUTSELECT
F_In[1] => DAA_Q[4].OUTPUTSELECT
F_In[1] => DAA_Q[3].OUTPUTSELECT
F_In[1] => DAA_Q[2].OUTPUTSELECT
F_In[1] => DAA_Q[1].OUTPUTSELECT
F_In[2] => Mux17.IN3
F_In[2] => Mux17.IN4
F_In[2] => Mux17.IN5
F_In[2] => F_Out.DATAB
F_In[2] => F_Out.DATAB
F_In[2] => Mux28.IN17
F_In[2] => Mux28.IN18
F_In[2] => Mux28.IN19
F_In[3] => Mux27.IN16
F_In[3] => Mux27.IN17
F_In[3] => Mux27.IN18
F_In[4] => F_Out.DATAA
F_In[4] => process_0.IN1
F_In[4] => F_Out.DATAA
F_In[4] => F_Out.DATAA
F_In[4] => Mux26.IN17
F_In[4] => Mux26.IN18
F_In[4] => Mux26.IN19
F_In[5] => Mux25.IN16
F_In[5] => Mux25.IN17
F_In[5] => Mux25.IN18
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => Mux24.IN17
F_In[6] => Mux24.IN18
F_In[6] => Mux24.IN19
F_In[7] => F_Out.DATAB
F_In[7] => F_Out.DATAB
F_In[7] => Mux23.IN16
F_In[7] => Mux23.IN17
F_In[7] => Mux23.IN18
Q[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F_Out[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F_Out[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F_Out[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F_Out[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F_Out[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F_Out[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F_Out[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F_Out[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs
Clk => RegsL[7][0].CLK
Clk => RegsL[7][1].CLK
Clk => RegsL[7][2].CLK
Clk => RegsL[7][3].CLK
Clk => RegsL[7][4].CLK
Clk => RegsL[7][5].CLK
Clk => RegsL[7][6].CLK
Clk => RegsL[7][7].CLK
Clk => RegsL[6][0].CLK
Clk => RegsL[6][1].CLK
Clk => RegsL[6][2].CLK
Clk => RegsL[6][3].CLK
Clk => RegsL[6][4].CLK
Clk => RegsL[6][5].CLK
Clk => RegsL[6][6].CLK
Clk => RegsL[6][7].CLK
Clk => RegsL[5][0].CLK
Clk => RegsL[5][1].CLK
Clk => RegsL[5][2].CLK
Clk => RegsL[5][3].CLK
Clk => RegsL[5][4].CLK
Clk => RegsL[5][5].CLK
Clk => RegsL[5][6].CLK
Clk => RegsL[5][7].CLK
Clk => RegsL[4][0].CLK
Clk => RegsL[4][1].CLK
Clk => RegsL[4][2].CLK
Clk => RegsL[4][3].CLK
Clk => RegsL[4][4].CLK
Clk => RegsL[4][5].CLK
Clk => RegsL[4][6].CLK
Clk => RegsL[4][7].CLK
Clk => RegsL[3][0].CLK
Clk => RegsL[3][1].CLK
Clk => RegsL[3][2].CLK
Clk => RegsL[3][3].CLK
Clk => RegsL[3][4].CLK
Clk => RegsL[3][5].CLK
Clk => RegsL[3][6].CLK
Clk => RegsL[3][7].CLK
Clk => RegsL[2][0].CLK
Clk => RegsL[2][1].CLK
Clk => RegsL[2][2].CLK
Clk => RegsL[2][3].CLK
Clk => RegsL[2][4].CLK
Clk => RegsL[2][5].CLK
Clk => RegsL[2][6].CLK
Clk => RegsL[2][7].CLK
Clk => RegsL[1][0].CLK
Clk => RegsL[1][1].CLK
Clk => RegsL[1][2].CLK
Clk => RegsL[1][3].CLK
Clk => RegsL[1][4].CLK
Clk => RegsL[1][5].CLK
Clk => RegsL[1][6].CLK
Clk => RegsL[1][7].CLK
Clk => RegsL[0][0].CLK
Clk => RegsL[0][1].CLK
Clk => RegsL[0][2].CLK
Clk => RegsL[0][3].CLK
Clk => RegsL[0][4].CLK
Clk => RegsL[0][5].CLK
Clk => RegsL[0][6].CLK
Clk => RegsL[0][7].CLK
Clk => RegsH[7][0].CLK
Clk => RegsH[7][1].CLK
Clk => RegsH[7][2].CLK
Clk => RegsH[7][3].CLK
Clk => RegsH[7][4].CLK
Clk => RegsH[7][5].CLK
Clk => RegsH[7][6].CLK
Clk => RegsH[7][7].CLK
Clk => RegsH[6][0].CLK
Clk => RegsH[6][1].CLK
Clk => RegsH[6][2].CLK
Clk => RegsH[6][3].CLK
Clk => RegsH[6][4].CLK
Clk => RegsH[6][5].CLK
Clk => RegsH[6][6].CLK
Clk => RegsH[6][7].CLK
Clk => RegsH[5][0].CLK
Clk => RegsH[5][1].CLK
Clk => RegsH[5][2].CLK
Clk => RegsH[5][3].CLK
Clk => RegsH[5][4].CLK
Clk => RegsH[5][5].CLK
Clk => RegsH[5][6].CLK
Clk => RegsH[5][7].CLK
Clk => RegsH[4][0].CLK
Clk => RegsH[4][1].CLK
Clk => RegsH[4][2].CLK
Clk => RegsH[4][3].CLK
Clk => RegsH[4][4].CLK
Clk => RegsH[4][5].CLK
Clk => RegsH[4][6].CLK
Clk => RegsH[4][7].CLK
Clk => RegsH[3][0].CLK
Clk => RegsH[3][1].CLK
Clk => RegsH[3][2].CLK
Clk => RegsH[3][3].CLK
Clk => RegsH[3][4].CLK
Clk => RegsH[3][5].CLK
Clk => RegsH[3][6].CLK
Clk => RegsH[3][7].CLK
Clk => RegsH[2][0].CLK
Clk => RegsH[2][1].CLK
Clk => RegsH[2][2].CLK
Clk => RegsH[2][3].CLK
Clk => RegsH[2][4].CLK
Clk => RegsH[2][5].CLK
Clk => RegsH[2][6].CLK
Clk => RegsH[2][7].CLK
Clk => RegsH[1][0].CLK
Clk => RegsH[1][1].CLK
Clk => RegsH[1][2].CLK
Clk => RegsH[1][3].CLK
Clk => RegsH[1][4].CLK
Clk => RegsH[1][5].CLK
Clk => RegsH[1][6].CLK
Clk => RegsH[1][7].CLK
Clk => RegsH[0][0].CLK
Clk => RegsH[0][1].CLK
Clk => RegsH[0][2].CLK
Clk => RegsH[0][3].CLK
Clk => RegsH[0][4].CLK
Clk => RegsH[0][5].CLK
Clk => RegsH[0][6].CLK
Clk => RegsH[0][7].CLK
CEN => RegsL[7][0].ENA
CEN => RegsL[7][1].ENA
CEN => RegsL[7][2].ENA
CEN => RegsL[7][3].ENA
CEN => RegsL[7][4].ENA
CEN => RegsL[7][5].ENA
CEN => RegsL[7][6].ENA
CEN => RegsL[7][7].ENA
CEN => RegsL[6][0].ENA
CEN => RegsL[6][1].ENA
CEN => RegsL[6][2].ENA
CEN => RegsL[6][3].ENA
CEN => RegsL[6][4].ENA
CEN => RegsL[6][5].ENA
CEN => RegsL[6][6].ENA
CEN => RegsL[6][7].ENA
CEN => RegsL[5][0].ENA
CEN => RegsL[5][1].ENA
CEN => RegsL[5][2].ENA
CEN => RegsL[5][3].ENA
CEN => RegsL[5][4].ENA
CEN => RegsL[5][5].ENA
CEN => RegsL[5][6].ENA
CEN => RegsL[5][7].ENA
CEN => RegsL[4][0].ENA
CEN => RegsL[4][1].ENA
CEN => RegsL[4][2].ENA
CEN => RegsL[4][3].ENA
CEN => RegsL[4][4].ENA
CEN => RegsL[4][5].ENA
CEN => RegsL[4][6].ENA
CEN => RegsL[4][7].ENA
CEN => RegsL[3][0].ENA
CEN => RegsL[3][1].ENA
CEN => RegsL[3][2].ENA
CEN => RegsL[3][3].ENA
CEN => RegsL[3][4].ENA
CEN => RegsL[3][5].ENA
CEN => RegsL[3][6].ENA
CEN => RegsL[3][7].ENA
CEN => RegsL[2][0].ENA
CEN => RegsL[2][1].ENA
CEN => RegsL[2][2].ENA
CEN => RegsL[2][3].ENA
CEN => RegsL[2][4].ENA
CEN => RegsL[2][5].ENA
CEN => RegsL[2][6].ENA
CEN => RegsL[2][7].ENA
CEN => RegsL[1][0].ENA
CEN => RegsL[1][1].ENA
CEN => RegsL[1][2].ENA
CEN => RegsL[1][3].ENA
CEN => RegsL[1][4].ENA
CEN => RegsL[1][5].ENA
CEN => RegsL[1][6].ENA
CEN => RegsL[1][7].ENA
CEN => RegsL[0][0].ENA
CEN => RegsL[0][1].ENA
CEN => RegsL[0][2].ENA
CEN => RegsL[0][3].ENA
CEN => RegsL[0][4].ENA
CEN => RegsL[0][5].ENA
CEN => RegsL[0][6].ENA
CEN => RegsL[0][7].ENA
CEN => RegsH[7][0].ENA
CEN => RegsH[7][1].ENA
CEN => RegsH[7][2].ENA
CEN => RegsH[7][3].ENA
CEN => RegsH[7][4].ENA
CEN => RegsH[7][5].ENA
CEN => RegsH[7][6].ENA
CEN => RegsH[7][7].ENA
CEN => RegsH[6][0].ENA
CEN => RegsH[6][1].ENA
CEN => RegsH[6][2].ENA
CEN => RegsH[6][3].ENA
CEN => RegsH[6][4].ENA
CEN => RegsH[6][5].ENA
CEN => RegsH[6][6].ENA
CEN => RegsH[6][7].ENA
CEN => RegsH[5][0].ENA
CEN => RegsH[5][1].ENA
CEN => RegsH[5][2].ENA
CEN => RegsH[5][3].ENA
CEN => RegsH[5][4].ENA
CEN => RegsH[5][5].ENA
CEN => RegsH[5][6].ENA
CEN => RegsH[5][7].ENA
CEN => RegsH[4][0].ENA
CEN => RegsH[4][1].ENA
CEN => RegsH[4][2].ENA
CEN => RegsH[4][3].ENA
CEN => RegsH[4][4].ENA
CEN => RegsH[4][5].ENA
CEN => RegsH[4][6].ENA
CEN => RegsH[4][7].ENA
CEN => RegsH[3][0].ENA
CEN => RegsH[3][1].ENA
CEN => RegsH[3][2].ENA
CEN => RegsH[3][3].ENA
CEN => RegsH[3][4].ENA
CEN => RegsH[3][5].ENA
CEN => RegsH[3][6].ENA
CEN => RegsH[3][7].ENA
CEN => RegsH[2][0].ENA
CEN => RegsH[2][1].ENA
CEN => RegsH[2][2].ENA
CEN => RegsH[2][3].ENA
CEN => RegsH[2][4].ENA
CEN => RegsH[2][5].ENA
CEN => RegsH[2][6].ENA
CEN => RegsH[2][7].ENA
CEN => RegsH[1][0].ENA
CEN => RegsH[1][1].ENA
CEN => RegsH[1][2].ENA
CEN => RegsH[1][3].ENA
CEN => RegsH[1][4].ENA
CEN => RegsH[1][5].ENA
CEN => RegsH[1][6].ENA
CEN => RegsH[1][7].ENA
CEN => RegsH[0][0].ENA
CEN => RegsH[0][1].ENA
CEN => RegsH[0][2].ENA
CEN => RegsH[0][3].ENA
CEN => RegsH[0][4].ENA
CEN => RegsH[0][5].ENA
CEN => RegsH[0][6].ENA
CEN => RegsH[0][7].ENA
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
AddrA[0] => Decoder0.IN2
AddrA[0] => Mux0.IN2
AddrA[0] => Mux1.IN2
AddrA[0] => Mux2.IN2
AddrA[0] => Mux3.IN2
AddrA[0] => Mux4.IN2
AddrA[0] => Mux5.IN2
AddrA[0] => Mux6.IN2
AddrA[0] => Mux7.IN2
AddrA[0] => Mux8.IN2
AddrA[0] => Mux9.IN2
AddrA[0] => Mux10.IN2
AddrA[0] => Mux11.IN2
AddrA[0] => Mux12.IN2
AddrA[0] => Mux13.IN2
AddrA[0] => Mux14.IN2
AddrA[0] => Mux15.IN2
AddrA[1] => Decoder0.IN1
AddrA[1] => Mux0.IN1
AddrA[1] => Mux1.IN1
AddrA[1] => Mux2.IN1
AddrA[1] => Mux3.IN1
AddrA[1] => Mux4.IN1
AddrA[1] => Mux5.IN1
AddrA[1] => Mux6.IN1
AddrA[1] => Mux7.IN1
AddrA[1] => Mux8.IN1
AddrA[1] => Mux9.IN1
AddrA[1] => Mux10.IN1
AddrA[1] => Mux11.IN1
AddrA[1] => Mux12.IN1
AddrA[1] => Mux13.IN1
AddrA[1] => Mux14.IN1
AddrA[1] => Mux15.IN1
AddrA[2] => Decoder0.IN0
AddrA[2] => Mux0.IN0
AddrA[2] => Mux1.IN0
AddrA[2] => Mux2.IN0
AddrA[2] => Mux3.IN0
AddrA[2] => Mux4.IN0
AddrA[2] => Mux5.IN0
AddrA[2] => Mux6.IN0
AddrA[2] => Mux7.IN0
AddrA[2] => Mux8.IN0
AddrA[2] => Mux9.IN0
AddrA[2] => Mux10.IN0
AddrA[2] => Mux11.IN0
AddrA[2] => Mux12.IN0
AddrA[2] => Mux13.IN0
AddrA[2] => Mux14.IN0
AddrA[2] => Mux15.IN0
AddrB[0] => Mux16.IN2
AddrB[0] => Mux17.IN2
AddrB[0] => Mux18.IN2
AddrB[0] => Mux19.IN2
AddrB[0] => Mux20.IN2
AddrB[0] => Mux21.IN2
AddrB[0] => Mux22.IN2
AddrB[0] => Mux23.IN2
AddrB[0] => Mux24.IN2
AddrB[0] => Mux25.IN2
AddrB[0] => Mux26.IN2
AddrB[0] => Mux27.IN2
AddrB[0] => Mux28.IN2
AddrB[0] => Mux29.IN2
AddrB[0] => Mux30.IN2
AddrB[0] => Mux31.IN2
AddrB[1] => Mux16.IN1
AddrB[1] => Mux17.IN1
AddrB[1] => Mux18.IN1
AddrB[1] => Mux19.IN1
AddrB[1] => Mux20.IN1
AddrB[1] => Mux21.IN1
AddrB[1] => Mux22.IN1
AddrB[1] => Mux23.IN1
AddrB[1] => Mux24.IN1
AddrB[1] => Mux25.IN1
AddrB[1] => Mux26.IN1
AddrB[1] => Mux27.IN1
AddrB[1] => Mux28.IN1
AddrB[1] => Mux29.IN1
AddrB[1] => Mux30.IN1
AddrB[1] => Mux31.IN1
AddrB[2] => Mux16.IN0
AddrB[2] => Mux17.IN0
AddrB[2] => Mux18.IN0
AddrB[2] => Mux19.IN0
AddrB[2] => Mux20.IN0
AddrB[2] => Mux21.IN0
AddrB[2] => Mux22.IN0
AddrB[2] => Mux23.IN0
AddrB[2] => Mux24.IN0
AddrB[2] => Mux25.IN0
AddrB[2] => Mux26.IN0
AddrB[2] => Mux27.IN0
AddrB[2] => Mux28.IN0
AddrB[2] => Mux29.IN0
AddrB[2] => Mux30.IN0
AddrB[2] => Mux31.IN0
AddrC[0] => Mux32.IN2
AddrC[0] => Mux33.IN2
AddrC[0] => Mux34.IN2
AddrC[0] => Mux35.IN2
AddrC[0] => Mux36.IN2
AddrC[0] => Mux37.IN2
AddrC[0] => Mux38.IN2
AddrC[0] => Mux39.IN2
AddrC[0] => Mux40.IN2
AddrC[0] => Mux41.IN2
AddrC[0] => Mux42.IN2
AddrC[0] => Mux43.IN2
AddrC[0] => Mux44.IN2
AddrC[0] => Mux45.IN2
AddrC[0] => Mux46.IN2
AddrC[0] => Mux47.IN2
AddrC[1] => Mux32.IN1
AddrC[1] => Mux33.IN1
AddrC[1] => Mux34.IN1
AddrC[1] => Mux35.IN1
AddrC[1] => Mux36.IN1
AddrC[1] => Mux37.IN1
AddrC[1] => Mux38.IN1
AddrC[1] => Mux39.IN1
AddrC[1] => Mux40.IN1
AddrC[1] => Mux41.IN1
AddrC[1] => Mux42.IN1
AddrC[1] => Mux43.IN1
AddrC[1] => Mux44.IN1
AddrC[1] => Mux45.IN1
AddrC[1] => Mux46.IN1
AddrC[1] => Mux47.IN1
AddrC[2] => Mux32.IN0
AddrC[2] => Mux33.IN0
AddrC[2] => Mux34.IN0
AddrC[2] => Mux35.IN0
AddrC[2] => Mux36.IN0
AddrC[2] => Mux37.IN0
AddrC[2] => Mux38.IN0
AddrC[2] => Mux39.IN0
AddrC[2] => Mux40.IN0
AddrC[2] => Mux41.IN0
AddrC[2] => Mux42.IN0
AddrC[2] => Mux43.IN0
AddrC[2] => Mux44.IN0
AddrC[2] => Mux45.IN0
AddrC[2] => Mux46.IN0
AddrC[2] => Mux47.IN0
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DOAH[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DOAH[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DOAH[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DOAH[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DOAH[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DOAH[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DOAH[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DOAH[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DOAL[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DOAL[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
DOAL[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
DOAL[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
DOAL[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
DOAL[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
DOAL[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
DOAL[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
DOBH[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
DOBH[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
DOBH[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DOBH[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
DOBH[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
DOBH[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DOBH[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
DOBH[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
DOBL[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DOBL[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DOBL[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DOBL[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DOBL[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DOBL[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DOBL[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DOBL[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DOCH[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
DOCH[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
DOCH[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
DOCH[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
DOCH[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
DOCH[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DOCH[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DOCH[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
DOCL[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
DOCL[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
DOCL[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
DOCL[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
DOCL[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
DOCL[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
DOCL[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
DOCL[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|pooyan:pooyan|pooyan_prog:rom_cpu1
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
addr[0] => rom_data.RADDR
addr[1] => rom_data.RADDR1
addr[2] => rom_data.RADDR2
addr[3] => rom_data.RADDR3
addr[4] => rom_data.RADDR4
addr[5] => rom_data.RADDR5
addr[6] => rom_data.RADDR6
addr[7] => rom_data.RADDR7
addr[8] => rom_data.RADDR8
addr[9] => rom_data.RADDR9
addr[10] => rom_data.RADDR10
addr[11] => rom_data.RADDR11
addr[12] => rom_data.RADDR12
addr[13] => rom_data.RADDR13
addr[14] => rom_data.RADDR14
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|pooyan:pooyan|gen_ram:spram1
clk => ram~16.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => ram.CLK0
we => ram~16.DATAIN
we => ram.WE
addr[0] => ram~7.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~6.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~5.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~4.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~3.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~2.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~1.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~0.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
d[0] => ram~15.DATAIN
d[0] => ram.DATAIN
d[1] => ram~14.DATAIN
d[1] => ram.DATAIN1
d[2] => ram~13.DATAIN
d[2] => ram.DATAIN2
d[3] => ram~12.DATAIN
d[3] => ram.DATAIN3
d[4] => ram~11.DATAIN
d[4] => ram.DATAIN4
d[5] => ram~10.DATAIN
d[5] => ram.DATAIN5
d[6] => ram~9.DATAIN
d[6] => ram.DATAIN6
d[7] => ram~8.DATAIN
d[7] => ram.DATAIN7
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|pooyan:pooyan|gen_ram:spram2
clk => ram~16.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => ram.CLK0
we => ram~16.DATAIN
we => ram.WE
addr[0] => ram~7.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~6.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~5.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~4.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~3.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~2.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~1.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~0.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
d[0] => ram~15.DATAIN
d[0] => ram.DATAIN
d[1] => ram~14.DATAIN
d[1] => ram.DATAIN1
d[2] => ram~13.DATAIN
d[2] => ram.DATAIN2
d[3] => ram~12.DATAIN
d[3] => ram.DATAIN3
d[4] => ram~11.DATAIN
d[4] => ram.DATAIN4
d[5] => ram~10.DATAIN
d[5] => ram.DATAIN5
d[6] => ram~9.DATAIN
d[6] => ram.DATAIN6
d[7] => ram~8.DATAIN
d[7] => ram.DATAIN7
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|pooyan:pooyan|gen_ram:splinebuf1
clk => ram~12.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => ram.CLK0
we => ram~12.DATAIN
we => ram.WE
addr[0] => ram~7.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~6.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~5.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~4.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~3.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~2.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~1.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~0.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
d[0] => ram~11.DATAIN
d[0] => ram.DATAIN
d[1] => ram~10.DATAIN
d[1] => ram.DATAIN1
d[2] => ram~9.DATAIN
d[2] => ram.DATAIN2
d[3] => ram~8.DATAIN
d[3] => ram.DATAIN3
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|pooyan:pooyan|gen_ram:splinebuf2
clk => ram~12.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => ram.CLK0
we => ram~12.DATAIN
we => ram.WE
addr[0] => ram~7.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~6.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~5.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~4.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~3.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~2.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~1.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~0.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
d[0] => ram~11.DATAIN
d[0] => ram.DATAIN
d[1] => ram~10.DATAIN
d[1] => ram.DATAIN1
d[2] => ram~9.DATAIN
d[2] => ram.DATAIN2
d[3] => ram~8.DATAIN
d[3] => ram.DATAIN3
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|pooyan:pooyan|pooyan_char_grphx1:char_graphics_1
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
addr[0] => rom_data.RADDR
addr[1] => rom_data.RADDR1
addr[2] => rom_data.RADDR2
addr[3] => rom_data.RADDR3
addr[4] => rom_data.RADDR4
addr[5] => rom_data.RADDR5
addr[6] => rom_data.RADDR6
addr[7] => rom_data.RADDR7
addr[8] => rom_data.RADDR8
addr[9] => rom_data.RADDR9
addr[10] => rom_data.RADDR10
addr[11] => rom_data.RADDR11
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|pooyan:pooyan|pooyan_char_grphx2:char_graphics_2
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
addr[0] => rom_data.RADDR
addr[1] => rom_data.RADDR1
addr[2] => rom_data.RADDR2
addr[3] => rom_data.RADDR3
addr[4] => rom_data.RADDR4
addr[5] => rom_data.RADDR5
addr[6] => rom_data.RADDR6
addr[7] => rom_data.RADDR7
addr[8] => rom_data.RADDR8
addr[9] => rom_data.RADDR9
addr[10] => rom_data.RADDR10
addr[11] => rom_data.RADDR11
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|pooyan:pooyan|pooyan_char_color_lut:ch_palette
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
addr[0] => rom_data.RADDR
addr[1] => rom_data.RADDR1
addr[2] => rom_data.RADDR2
addr[3] => rom_data.RADDR3
addr[4] => rom_data.RADDR4
addr[5] => rom_data.RADDR5
addr[6] => rom_data.RADDR6
addr[7] => rom_data.RADDR7
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|pooyan:pooyan|pooyan_sprite_grphx1:sp_graphics_1
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
addr[0] => rom_data.RADDR
addr[1] => rom_data.RADDR1
addr[2] => rom_data.RADDR2
addr[3] => rom_data.RADDR3
addr[4] => rom_data.RADDR4
addr[5] => rom_data.RADDR5
addr[6] => rom_data.RADDR6
addr[7] => rom_data.RADDR7
addr[8] => rom_data.RADDR8
addr[9] => rom_data.RADDR9
addr[10] => rom_data.RADDR10
addr[11] => rom_data.RADDR11
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|pooyan:pooyan|pooyan_sprite_grphx2:sp_graphics_2
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
addr[0] => rom_data.RADDR
addr[1] => rom_data.RADDR1
addr[2] => rom_data.RADDR2
addr[3] => rom_data.RADDR3
addr[4] => rom_data.RADDR4
addr[5] => rom_data.RADDR5
addr[6] => rom_data.RADDR6
addr[7] => rom_data.RADDR7
addr[8] => rom_data.RADDR8
addr[9] => rom_data.RADDR9
addr[10] => rom_data.RADDR10
addr[11] => rom_data.RADDR11
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|pooyan:pooyan|pooyan_sprite_color_lut:sp_palette
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
addr[0] => rom_data.RADDR
addr[1] => rom_data.RADDR1
addr[2] => rom_data.RADDR2
addr[3] => rom_data.RADDR3
addr[4] => rom_data.RADDR4
addr[5] => rom_data.RADDR5
addr[6] => rom_data.RADDR6
addr[7] => rom_data.RADDR7
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|pooyan:pooyan|pooyan_palette:rgb_palette_gb
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
addr[0] => rom_data.RADDR
addr[1] => rom_data.RADDR1
addr[2] => rom_data.RADDR2
addr[3] => rom_data.RADDR3
addr[4] => rom_data.RADDR4
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|dac:dac
clk_i => dac_o~reg0.CLK
clk_i => sig_in[0].CLK
clk_i => sig_in[1].CLK
clk_i => sig_in[2].CLK
clk_i => sig_in[3].CLK
clk_i => sig_in[4].CLK
clk_i => sig_in[5].CLK
clk_i => sig_in[6].CLK
clk_i => sig_in[7].CLK
clk_i => sig_in[8].CLK
clk_i => sig_in[9].CLK
clk_i => sig_in[10].CLK
res_n_i => dac_o~reg0.ACLR
res_n_i => sig_in[0].ACLR
res_n_i => sig_in[1].ACLR
res_n_i => sig_in[2].ACLR
res_n_i => sig_in[3].ACLR
res_n_i => sig_in[4].ACLR
res_n_i => sig_in[5].ACLR
res_n_i => sig_in[6].ACLR
res_n_i => sig_in[7].ACLR
res_n_i => sig_in[8].ACLR
res_n_i => sig_in[9].ACLR
res_n_i => sig_in[10].PRESET
dac_i[0] => Add0.IN10
dac_i[1] => Add0.IN9
dac_i[2] => Add0.IN8
dac_i[3] => Add0.IN7
dac_i[4] => Add0.IN6
dac_i[5] => Add0.IN5
dac_i[6] => Add0.IN4
dac_i[7] => Add0.IN3
dac_i[8] => Add0.IN2
dac_i[9] => Add0.IN1
dac_o <= dac_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pooyan_MiST|dpSDRAM256Mb:mram
clock_i => ram1_dout_s[0].CLK
clock_i => ram1_dout_s[1].CLK
clock_i => ram1_dout_s[2].CLK
clock_i => ram1_dout_s[3].CLK
clock_i => ram1_dout_s[4].CLK
clock_i => ram1_dout_s[5].CLK
clock_i => ram1_dout_s[6].CLK
clock_i => ram1_dout_s[7].CLK
clock_i => ram0_dout_s[0].CLK
clock_i => ram0_dout_s[1].CLK
clock_i => ram0_dout_s[2].CLK
clock_i => ram0_dout_s[3].CLK
clock_i => ram0_dout_s[4].CLK
clock_i => ram0_dout_s[5].CLK
clock_i => ram0_dout_s[6].CLK
clock_i => ram0_dout_s[7].CLK
clock_i => SdrLdq_s.CLK
clock_i => SdrUdq_s.CLK
clock_i => SdrBa_s[0].CLK
clock_i => SdrBa_s[1].CLK
clock_i => SdrAdr_s[0].CLK
clock_i => SdrAdr_s[1].CLK
clock_i => SdrAdr_s[2].CLK
clock_i => SdrAdr_s[3].CLK
clock_i => SdrAdr_s[4].CLK
clock_i => SdrAdr_s[5].CLK
clock_i => SdrAdr_s[6].CLK
clock_i => SdrAdr_s[7].CLK
clock_i => SdrAdr_s[8].CLK
clock_i => SdrAdr_s[9].CLK
clock_i => SdrAdr_s[10].CLK
clock_i => SdrAdr_s[11].CLK
clock_i => SdrAdr_s[12].CLK
clock_i => SdrDat_s[0].CLK
clock_i => SdrDat_s[0]~en.CLK
clock_i => SdrDat_s[1].CLK
clock_i => SdrDat_s[1]~en.CLK
clock_i => SdrDat_s[2].CLK
clock_i => SdrDat_s[2]~en.CLK
clock_i => SdrDat_s[3].CLK
clock_i => SdrDat_s[3]~en.CLK
clock_i => SdrDat_s[4].CLK
clock_i => SdrDat_s[4]~en.CLK
clock_i => SdrDat_s[5].CLK
clock_i => SdrDat_s[5]~en.CLK
clock_i => SdrDat_s[6].CLK
clock_i => SdrDat_s[6]~en.CLK
clock_i => SdrDat_s[7].CLK
clock_i => SdrDat_s[7]~en.CLK
clock_i => SdrDat_s[8].CLK
clock_i => SdrDat_s[8]~en.CLK
clock_i => SdrDat_s[9].CLK
clock_i => SdrDat_s[9]~en.CLK
clock_i => SdrDat_s[10].CLK
clock_i => SdrDat_s[10]~en.CLK
clock_i => SdrDat_s[11].CLK
clock_i => SdrDat_s[11]~en.CLK
clock_i => SdrDat_s[12].CLK
clock_i => SdrDat_s[12]~en.CLK
clock_i => SdrDat_s[13].CLK
clock_i => SdrDat_s[13]~en.CLK
clock_i => SdrDat_s[14].CLK
clock_i => SdrDat_s[14]~en.CLK
clock_i => SdrDat_s[15].CLK
clock_i => SdrDat_s[15]~en.CLK
clock_i => SdrCmd_s[0].CLK
clock_i => SdrCmd_s[1].CLK
clock_i => SdrCmd_s[2].CLK
clock_i => SdrCmd_s[3].CLK
clock_i => ram1_ack_s.CLK
clock_i => ram0_ack_s.CLK
clock_i => refreshDelayCounter_v[0].CLK
clock_i => refreshDelayCounter_v[1].CLK
clock_i => refreshDelayCounter_v[2].CLK
clock_i => refreshDelayCounter_v[3].CLK
clock_i => refreshDelayCounter_v[4].CLK
clock_i => refreshDelayCounter_v[5].CLK
clock_i => refreshDelayCounter_v[6].CLK
clock_i => refreshDelayCounter_v[7].CLK
clock_i => refreshDelayCounter_v[8].CLK
clock_i => refreshDelayCounter_v[9].CLK
clock_i => refreshDelayCounter_v[10].CLK
clock_i => refreshDelayCounter_v[11].CLK
clock_i => refreshDelayCounter_v[12].CLK
clock_i => refreshDelayCounter_v[13].CLK
clock_i => refreshDelayCounter_v[14].CLK
clock_i => refreshDelayCounter_v[15].CLK
clock_i => refreshDelayCounter_v[16].CLK
clock_i => refreshDelayCounter_v[17].CLK
clock_i => refreshDelayCounter_v[18].CLK
clock_i => refreshDelayCounter_v[19].CLK
clock_i => refreshDelayCounter_v[20].CLK
clock_i => refreshDelayCounter_v[21].CLK
clock_i => refreshDelayCounter_v[22].CLK
clock_i => refreshDelayCounter_v[23].CLK
clock_i => SdrRefreshCounter_v[0].CLK
clock_i => SdrRefreshCounter_v[1].CLK
clock_i => SdrRefreshCounter_v[2].CLK
clock_i => SdrRefreshCounter_v[3].CLK
clock_i => SdrRefreshCounter_v[4].CLK
clock_i => SdrRefreshCounter_v[5].CLK
clock_i => SdrRefreshCounter_v[6].CLK
clock_i => SdrRefreshCounter_v[7].CLK
clock_i => SdrRefreshCounter_v[8].CLK
clock_i => SdrRefreshCounter_v[9].CLK
clock_i => SdrRefreshCounter_v[10].CLK
clock_i => SdrRefreshCounter_v[11].CLK
clock_i => SdrRefreshCounter_v[12].CLK
clock_i => SdrRefreshCounter_v[13].CLK
clock_i => SdrRefreshCounter_v[14].CLK
clock_i => SdrRefreshCounter_v[15].CLK
clock_i => SdrAddress_v[0].CLK
clock_i => SdrAddress_v[1].CLK
clock_i => SdrAddress_v[2].CLK
clock_i => SdrAddress_v[3].CLK
clock_i => SdrAddress_v[4].CLK
clock_i => SdrAddress_v[5].CLK
clock_i => SdrAddress_v[6].CLK
clock_i => SdrAddress_v[7].CLK
clock_i => SdrAddress_v[8].CLK
clock_i => SdrAddress_v[9].CLK
clock_i => SdrAddress_v[10].CLK
clock_i => SdrAddress_v[11].CLK
clock_i => SdrAddress_v[12].CLK
clock_i => SdrAddress_v[13].CLK
clock_i => SdrAddress_v[14].CLK
clock_i => SdrAddress_v[15].CLK
clock_i => SdrAddress_v[16].CLK
clock_i => SdrAddress_v[17].CLK
clock_i => SdrAddress_v[18].CLK
clock_i => SdrAddress_v[19].CLK
clock_i => SdrAddress_v[20].CLK
clock_i => SdrAddress_v[21].CLK
clock_i => SdrAddress_v[22].CLK
clock_i => SdrAddress_v[23].CLK
clock_i => SdrAddress_v[24].CLK
clock_i => SdrPort_v.CLK
clock_i => SdrRoutineSeq_v[0].CLK
clock_i => SdrRoutineSeq_v[1].CLK
clock_i => SdrRoutineSeq_v[2].CLK
clock_i => SdrRoutineSeq_v[3].CLK
clock_i => SdrRoutineSeq_v[4].CLK
clock_i => SdrRoutineSeq_v[5].CLK
clock_i => SdrRoutineSeq_v[6].CLK
clock_i => SdrRoutineSeq_v[7].CLK
clock_i => ram1_din_s[0].CLK
clock_i => ram1_din_s[1].CLK
clock_i => ram1_din_s[2].CLK
clock_i => ram1_din_s[3].CLK
clock_i => ram1_din_s[4].CLK
clock_i => ram1_din_s[5].CLK
clock_i => ram1_din_s[6].CLK
clock_i => ram1_din_s[7].CLK
clock_i => ram1_addr_s[0].CLK
clock_i => ram1_addr_s[1].CLK
clock_i => ram1_addr_s[2].CLK
clock_i => ram1_addr_s[3].CLK
clock_i => ram1_addr_s[4].CLK
clock_i => ram1_addr_s[5].CLK
clock_i => ram1_addr_s[6].CLK
clock_i => ram1_addr_s[7].CLK
clock_i => ram1_addr_s[8].CLK
clock_i => ram1_addr_s[9].CLK
clock_i => ram1_addr_s[10].CLK
clock_i => ram1_addr_s[11].CLK
clock_i => ram1_addr_s[12].CLK
clock_i => ram1_addr_s[13].CLK
clock_i => ram1_addr_s[14].CLK
clock_i => ram1_addr_s[15].CLK
clock_i => ram1_addr_s[16].CLK
clock_i => ram1_addr_s[17].CLK
clock_i => ram1_addr_s[18].CLK
clock_i => ram1_addr_s[19].CLK
clock_i => ram1_addr_s[20].CLK
clock_i => ram1_addr_s[21].CLK
clock_i => ram1_addr_s[22].CLK
clock_i => ram1_addr_s[23].CLK
clock_i => ram1_addr_s[24].CLK
clock_i => ram1_req_s.CLK
clock_i => ram1_we_s.CLK
clock_i => port1_data_o[0]~reg0.CLK
clock_i => port1_data_o[1]~reg0.CLK
clock_i => port1_data_o[2]~reg0.CLK
clock_i => port1_data_o[3]~reg0.CLK
clock_i => port1_data_o[4]~reg0.CLK
clock_i => port1_data_o[5]~reg0.CLK
clock_i => port1_data_o[6]~reg0.CLK
clock_i => port1_data_o[7]~reg0.CLK
clock_i => \process_1:pcs_v[0].CLK
clock_i => \process_1:pcs_v[1].CLK
clock_i => ram0_din_s[0].CLK
clock_i => ram0_din_s[1].CLK
clock_i => ram0_din_s[2].CLK
clock_i => ram0_din_s[3].CLK
clock_i => ram0_din_s[4].CLK
clock_i => ram0_din_s[5].CLK
clock_i => ram0_din_s[6].CLK
clock_i => ram0_din_s[7].CLK
clock_i => ram0_addr_s[0].CLK
clock_i => ram0_addr_s[1].CLK
clock_i => ram0_addr_s[2].CLK
clock_i => ram0_addr_s[3].CLK
clock_i => ram0_addr_s[4].CLK
clock_i => ram0_addr_s[5].CLK
clock_i => ram0_addr_s[6].CLK
clock_i => ram0_addr_s[7].CLK
clock_i => ram0_addr_s[8].CLK
clock_i => ram0_addr_s[9].CLK
clock_i => ram0_addr_s[10].CLK
clock_i => ram0_addr_s[11].CLK
clock_i => ram0_addr_s[12].CLK
clock_i => ram0_addr_s[13].CLK
clock_i => ram0_addr_s[14].CLK
clock_i => ram0_addr_s[15].CLK
clock_i => ram0_addr_s[16].CLK
clock_i => ram0_addr_s[17].CLK
clock_i => ram0_addr_s[18].CLK
clock_i => ram0_addr_s[19].CLK
clock_i => ram0_addr_s[20].CLK
clock_i => ram0_addr_s[21].CLK
clock_i => ram0_addr_s[22].CLK
clock_i => ram0_addr_s[23].CLK
clock_i => ram0_addr_s[24].CLK
clock_i => ram0_req_s.CLK
clock_i => ram0_we_s.CLK
clock_i => port0_data_o[0]~reg0.CLK
clock_i => port0_data_o[1]~reg0.CLK
clock_i => port0_data_o[2]~reg0.CLK
clock_i => port0_data_o[3]~reg0.CLK
clock_i => port0_data_o[4]~reg0.CLK
clock_i => port0_data_o[5]~reg0.CLK
clock_i => port0_data_o[6]~reg0.CLK
clock_i => port0_data_o[7]~reg0.CLK
clock_i => pcs_v[0].CLK
clock_i => pcs_v[1].CLK
clock_i => SdrRoutine_v~7.DATAIN
reset_i => ram1_req_s.ACLR
reset_i => ram1_we_s.ACLR
reset_i => port1_data_o[0]~reg0.PRESET
reset_i => port1_data_o[1]~reg0.PRESET
reset_i => port1_data_o[2]~reg0.PRESET
reset_i => port1_data_o[3]~reg0.PRESET
reset_i => port1_data_o[4]~reg0.PRESET
reset_i => port1_data_o[5]~reg0.PRESET
reset_i => port1_data_o[6]~reg0.PRESET
reset_i => port1_data_o[7]~reg0.PRESET
reset_i => \process_1:pcs_v[0].ACLR
reset_i => \process_1:pcs_v[1].ACLR
reset_i => ram0_req_s.ACLR
reset_i => ram0_we_s.ACLR
reset_i => port0_data_o[0]~reg0.PRESET
reset_i => port0_data_o[1]~reg0.PRESET
reset_i => port0_data_o[2]~reg0.PRESET
reset_i => port0_data_o[3]~reg0.PRESET
reset_i => port0_data_o[4]~reg0.PRESET
reset_i => port0_data_o[5]~reg0.PRESET
reset_i => port0_data_o[6]~reg0.PRESET
reset_i => port0_data_o[7]~reg0.PRESET
reset_i => pcs_v[0].ACLR
reset_i => pcs_v[1].ACLR
reset_i => ram0_addr_s[24].ENA
reset_i => ram0_addr_s[23].ENA
reset_i => ram0_addr_s[22].ENA
reset_i => ram0_addr_s[21].ENA
reset_i => ram0_addr_s[20].ENA
reset_i => ram0_addr_s[19].ENA
reset_i => ram0_addr_s[18].ENA
reset_i => ram0_addr_s[17].ENA
reset_i => ram0_addr_s[16].ENA
reset_i => ram0_addr_s[15].ENA
reset_i => ram0_addr_s[14].ENA
reset_i => ram0_addr_s[13].ENA
reset_i => ram0_addr_s[12].ENA
reset_i => ram0_addr_s[11].ENA
reset_i => ram0_addr_s[10].ENA
reset_i => ram0_addr_s[9].ENA
reset_i => ram0_addr_s[8].ENA
reset_i => ram0_addr_s[7].ENA
reset_i => ram0_addr_s[6].ENA
reset_i => ram0_addr_s[5].ENA
reset_i => ram0_addr_s[4].ENA
reset_i => ram0_addr_s[3].ENA
reset_i => ram0_addr_s[2].ENA
reset_i => ram0_addr_s[1].ENA
reset_i => ram0_addr_s[0].ENA
reset_i => ram0_din_s[7].ENA
reset_i => ram0_din_s[6].ENA
reset_i => ram0_din_s[5].ENA
reset_i => ram0_din_s[4].ENA
reset_i => ram0_din_s[3].ENA
reset_i => ram0_din_s[2].ENA
reset_i => ram0_din_s[1].ENA
reset_i => ram0_din_s[0].ENA
reset_i => ram1_addr_s[24].ENA
reset_i => ram1_addr_s[23].ENA
reset_i => ram1_addr_s[22].ENA
reset_i => ram1_addr_s[21].ENA
reset_i => ram1_addr_s[20].ENA
reset_i => ram1_addr_s[19].ENA
reset_i => ram1_addr_s[18].ENA
reset_i => ram1_addr_s[17].ENA
reset_i => ram1_addr_s[16].ENA
reset_i => ram1_addr_s[15].ENA
reset_i => ram1_addr_s[14].ENA
reset_i => ram1_addr_s[13].ENA
reset_i => ram1_addr_s[12].ENA
reset_i => ram1_addr_s[11].ENA
reset_i => ram1_addr_s[10].ENA
reset_i => ram1_addr_s[9].ENA
reset_i => ram1_addr_s[8].ENA
reset_i => ram1_addr_s[7].ENA
reset_i => ram1_addr_s[6].ENA
reset_i => ram1_addr_s[5].ENA
reset_i => ram1_addr_s[4].ENA
reset_i => ram1_addr_s[3].ENA
reset_i => ram1_addr_s[2].ENA
reset_i => ram1_addr_s[1].ENA
reset_i => ram1_addr_s[0].ENA
reset_i => ram1_din_s[7].ENA
reset_i => ram1_din_s[6].ENA
reset_i => ram1_din_s[5].ENA
reset_i => ram1_din_s[4].ENA
reset_i => ram1_din_s[3].ENA
reset_i => ram1_din_s[2].ENA
reset_i => ram1_din_s[1].ENA
reset_i => ram1_din_s[0].ENA
refresh_i => process_2.IN1
port0_cs_i => acesso_v.IN1
port0_oe_i => acesso_v.IN0
port0_we_i => ram0_din_s.OUTPUTSELECT
port0_we_i => ram0_din_s.OUTPUTSELECT
port0_we_i => ram0_din_s.OUTPUTSELECT
port0_we_i => ram0_din_s.OUTPUTSELECT
port0_we_i => ram0_din_s.OUTPUTSELECT
port0_we_i => ram0_din_s.OUTPUTSELECT
port0_we_i => ram0_din_s.OUTPUTSELECT
port0_we_i => ram0_din_s.OUTPUTSELECT
port0_we_i => acesso_v.IN1
port0_we_i => ram0_we_s.DATAIN
port0_addr_i[0] => ram0_addr_s.DATAB
port0_addr_i[1] => ram0_addr_s.DATAB
port0_addr_i[2] => ram0_addr_s.DATAB
port0_addr_i[3] => ram0_addr_s.DATAB
port0_addr_i[4] => ram0_addr_s.DATAB
port0_addr_i[5] => ram0_addr_s.DATAB
port0_addr_i[6] => ram0_addr_s.DATAB
port0_addr_i[7] => ram0_addr_s.DATAB
port0_addr_i[8] => ram0_addr_s.DATAB
port0_addr_i[9] => ram0_addr_s.DATAB
port0_addr_i[10] => ram0_addr_s.DATAB
port0_addr_i[11] => ram0_addr_s.DATAB
port0_addr_i[12] => ram0_addr_s.DATAB
port0_addr_i[13] => ram0_addr_s.DATAB
port0_addr_i[14] => ram0_addr_s.DATAB
port0_addr_i[15] => ram0_addr_s.DATAB
port0_addr_i[16] => ram0_addr_s.DATAB
port0_addr_i[17] => ram0_addr_s.DATAB
port0_addr_i[18] => ram0_addr_s.DATAB
port0_addr_i[19] => ram0_addr_s.DATAB
port0_addr_i[20] => ram0_addr_s.DATAB
port0_addr_i[21] => ram0_addr_s.DATAB
port0_addr_i[22] => ram0_addr_s.DATAB
port0_addr_i[23] => ram0_addr_s.DATAB
port0_addr_i[24] => ram0_addr_s.DATAB
port0_data_i[0] => ram0_din_s.DATAB
port0_data_i[1] => ram0_din_s.DATAB
port0_data_i[2] => ram0_din_s.DATAB
port0_data_i[3] => ram0_din_s.DATAB
port0_data_i[4] => ram0_din_s.DATAB
port0_data_i[5] => ram0_din_s.DATAB
port0_data_i[6] => ram0_din_s.DATAB
port0_data_i[7] => ram0_din_s.DATAB
port0_data_o[0] <= port0_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port0_data_o[1] <= port0_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port0_data_o[2] <= port0_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port0_data_o[3] <= port0_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port0_data_o[4] <= port0_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port0_data_o[5] <= port0_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port0_data_o[6] <= port0_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port0_data_o[7] <= port0_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_cs_i => acesso_v.IN1
port1_oe_i => acesso_v.IN0
port1_we_i => ram1_din_s.OUTPUTSELECT
port1_we_i => ram1_din_s.OUTPUTSELECT
port1_we_i => ram1_din_s.OUTPUTSELECT
port1_we_i => ram1_din_s.OUTPUTSELECT
port1_we_i => ram1_din_s.OUTPUTSELECT
port1_we_i => ram1_din_s.OUTPUTSELECT
port1_we_i => ram1_din_s.OUTPUTSELECT
port1_we_i => ram1_din_s.OUTPUTSELECT
port1_we_i => acesso_v.IN1
port1_we_i => ram1_we_s.DATAIN
port1_addr_i[0] => ram1_addr_s.DATAB
port1_addr_i[1] => ram1_addr_s.DATAB
port1_addr_i[2] => ram1_addr_s.DATAB
port1_addr_i[3] => ram1_addr_s.DATAB
port1_addr_i[4] => ram1_addr_s.DATAB
port1_addr_i[5] => ram1_addr_s.DATAB
port1_addr_i[6] => ram1_addr_s.DATAB
port1_addr_i[7] => ram1_addr_s.DATAB
port1_addr_i[8] => ram1_addr_s.DATAB
port1_addr_i[9] => ram1_addr_s.DATAB
port1_addr_i[10] => ram1_addr_s.DATAB
port1_addr_i[11] => ram1_addr_s.DATAB
port1_addr_i[12] => ram1_addr_s.DATAB
port1_addr_i[13] => ram1_addr_s.DATAB
port1_addr_i[14] => ram1_addr_s.DATAB
port1_addr_i[15] => ram1_addr_s.DATAB
port1_addr_i[16] => ram1_addr_s.DATAB
port1_addr_i[17] => ram1_addr_s.DATAB
port1_addr_i[18] => ram1_addr_s.DATAB
port1_addr_i[19] => ram1_addr_s.DATAB
port1_addr_i[20] => ram1_addr_s.DATAB
port1_addr_i[21] => ram1_addr_s.DATAB
port1_addr_i[22] => ram1_addr_s.DATAB
port1_addr_i[23] => ram1_addr_s.DATAB
port1_addr_i[24] => ram1_addr_s.DATAB
port1_data_i[0] => ram1_din_s.DATAB
port1_data_i[1] => ram1_din_s.DATAB
port1_data_i[2] => ram1_din_s.DATAB
port1_data_i[3] => ram1_din_s.DATAB
port1_data_i[4] => ram1_din_s.DATAB
port1_data_i[5] => ram1_din_s.DATAB
port1_data_i[6] => ram1_din_s.DATAB
port1_data_i[7] => ram1_din_s.DATAB
port1_data_o[0] <= port1_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_data_o[1] <= port1_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_data_o[2] <= port1_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_data_o[3] <= port1_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_data_o[4] <= port1_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_data_o[5] <= port1_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_data_o[6] <= port1_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_data_o[7] <= port1_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_cke_o <= <VCC>
mem_cs_n_o <= SdrCmd_s[3].DB_MAX_OUTPUT_PORT_TYPE
mem_ras_n_o <= SdrCmd_s[2].DB_MAX_OUTPUT_PORT_TYPE
mem_cas_n_o <= SdrCmd_s[1].DB_MAX_OUTPUT_PORT_TYPE
mem_we_n_o <= SdrCmd_s[0].DB_MAX_OUTPUT_PORT_TYPE
mem_udq_o <= SdrUdq_s.DB_MAX_OUTPUT_PORT_TYPE
mem_ldq_o <= SdrLdq_s.DB_MAX_OUTPUT_PORT_TYPE
mem_ba_o[0] <= SdrBa_s[0].DB_MAX_OUTPUT_PORT_TYPE
mem_ba_o[1] <= SdrBa_s[1].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[0] <= SdrAdr_s[0].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[1] <= SdrAdr_s[1].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[2] <= SdrAdr_s[2].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[3] <= SdrAdr_s[3].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[4] <= SdrAdr_s[4].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[5] <= SdrAdr_s[5].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[6] <= SdrAdr_s[6].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[7] <= SdrAdr_s[7].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[8] <= SdrAdr_s[8].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[9] <= SdrAdr_s[9].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[10] <= SdrAdr_s[10].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[11] <= SdrAdr_s[11].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[12] <= SdrAdr_s[12].DB_MAX_OUTPUT_PORT_TYPE
mem_data_io[0] <> mem_data_io[0]
mem_data_io[1] <> mem_data_io[1]
mem_data_io[2] <> mem_data_io[2]
mem_data_io[3] <> mem_data_io[3]
mem_data_io[4] <> mem_data_io[4]
mem_data_io[5] <> mem_data_io[5]
mem_data_io[6] <> mem_data_io[6]
mem_data_io[7] <> mem_data_io[7]
mem_data_io[8] <> mem_data_io[8]
mem_data_io[9] <> mem_data_io[9]
mem_data_io[10] <> mem_data_io[10]
mem_data_io[11] <> mem_data_io[11]
mem_data_io[12] <> mem_data_io[12]
mem_data_io[13] <> mem_data_io[13]
mem_data_io[14] <> mem_data_io[14]
mem_data_io[15] <> mem_data_io[15]


