#include <unistd.h>
#include <stdlib.h>
#include <assert.h>
#include <stdio.h>
#include <mios/io.h>
#include <mios/type_macros.h>
#include <mios/task.h>

#include "irq.h"
#include "stm32h7_clk.h"


#include "platform/stm32/stm32_i2c_v2.c"



static const struct i2c_config {
  uint32_t base_addr;
  uint16_t clk_id;
  uint8_t irq1;
  uint8_t irq2;

} i2c_configs[] = {
  { 0x40005400, CLK_I2C1, 31, 32 },
  { 0x40005800, CLK_I2C2, 33, 34 },
  { 0x40005c00, CLK_I2C3, 72, 73 },
  { 0x58001c00, CLK_I2C4, 95, 96 },
};


static stm32_i2c_t *g_i2c[ARRAYSIZE(i2c_configs)];

i2c_t *
i2c_get_bus(unsigned int bus_id)
{
  bus_id--;
  if(bus_id > ARRAYSIZE(g_i2c))
    return NULL;
  return (i2c_t *)g_i2c[bus_id];
}


void irq_31(void) { i2c_irq(g_i2c[0]); }
void irq_32(void) { i2c_irq(g_i2c[0]); }
void irq_33(void) { i2c_irq(g_i2c[1]); }
void irq_34(void) { i2c_irq(g_i2c[1]); }
void irq_72(void) { i2c_irq(g_i2c[2]); }
void irq_73(void) { i2c_irq(g_i2c[2]); }
void irq_95(void) { i2c_irq(g_i2c[3]); }
void irq_96(void) { i2c_irq(g_i2c[3]); }



i2c_t *
stm32h7_i2c_create(unsigned int instance, gpio_t scl, gpio_t sda,
                   gpio_pull_t pull)
{
  instance--;
  if(instance > ARRAYSIZE(i2c_configs))
    return NULL;

  if(g_i2c[instance])
    return NULL;

  const struct i2c_config *c = &i2c_configs[instance];

  gpio_conf_af(scl, 4, GPIO_OPEN_DRAIN, GPIO_SPEED_HIGH, pull);
  gpio_conf_af(sda, 4, GPIO_OPEN_DRAIN, GPIO_SPEED_HIGH, pull);

  clk_enable(c->clk_id);

  stm32_i2c_t *d = stm32_i2c_create(c->base_addr);
  irq_enable(c->irq1, IRQ_LEVEL_IO);
  irq_enable(c->irq2, IRQ_LEVEL_IO);

  g_i2c[instance] = d;

  // 64MHz input clock -> 100kHz i2c

  int presc = 0xf;
  int scll = 0x13;
  int sclh = 0xf;
  int sdadel = 0x2;
  int scldel = 0x4;

  reg_wr(d->base_addr + I2C_TIMINGR,
         (presc << 28) |
         (scldel << 20) |
         (sdadel << 16) |
         (sclh << 8) |
         (scll));

  return &d->i2c;
}
