{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 19:52:23 2014 " "Info: Processing started: Thu Jan 16 19:52:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DESIGN4TG -c DESIGN4TG " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DESIGN4TG -c DESIGN4TG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DESIGN4TG_CLK.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DESIGN4TG_CLK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DESIGN4TG_CLK-BEHAVIORAL " "Info: Found design unit 1: DESIGN4TG_CLK-BEHAVIORAL" {  } { { "DESIGN4TG_CLK.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_CLK.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DESIGN4TG_CLK " "Info: Found entity 1: DESIGN4TG_CLK" {  } { { "DESIGN4TG_CLK.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_CLK.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DESIGN4TG_NINE_CNT.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DESIGN4TG_NINE_CNT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DESIGN4TG_NINE_CNT-BEHAVIORAL " "Info: Found design unit 1: DESIGN4TG_NINE_CNT-BEHAVIORAL" {  } { { "DESIGN4TG_NINE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_NINE_CNT.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DESIGN4TG_NINE_CNT " "Info: Found entity 1: DESIGN4TG_NINE_CNT" {  } { { "DESIGN4TG_NINE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_NINE_CNT.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DESIGN4TG_FIVE_CNT.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DESIGN4TG_FIVE_CNT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DESIGN4TG_FIVE_CNT-BEHAVIORAL " "Info: Found design unit 1: DESIGN4TG_FIVE_CNT-BEHAVIORAL" {  } { { "DESIGN4TG_FIVE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_FIVE_CNT.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DESIGN4TG_FIVE_CNT " "Info: Found entity 1: DESIGN4TG_FIVE_CNT" {  } { { "DESIGN4TG_FIVE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_FIVE_CNT.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Z:/DESIGN2TG/DESIGN4TG_7SEG_DECODER.vhd " "Warning: Can't analyze file -- file Z:/DESIGN2TG/DESIGN4TG_7SEG_DECODER.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DESIGN4TG_7SEG_DECODER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DESIGN4TG_7SEG_DECODER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DESIGN4TG_7SEG_DECODER-BEHAVIORAL " "Info: Found design unit 1: DESIGN4TG_7SEG_DECODER-BEHAVIORAL" {  } { { "DESIGN4TG_7SEG_DECODER.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_7SEG_DECODER.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DESIGN4TG_7SEG_DECODER " "Info: Found entity 1: DESIGN4TG_7SEG_DECODER" {  } { { "DESIGN4TG_7SEG_DECODER.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_7SEG_DECODER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DESIGN4TG_7SEG_DEC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DESIGN4TG_7SEG_DEC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DESIGN4TG_7SEG_DEC-BEHAVIORAL " "Info: Found design unit 1: DESIGN4TG_7SEG_DEC-BEHAVIORAL" {  } { { "DESIGN4TG_7SEG_DEC.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_7SEG_DEC.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DESIGN4TG_7SEG_DEC " "Info: Found entity 1: DESIGN4TG_7SEG_DEC" {  } { { "DESIGN4TG_7SEG_DEC.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_7SEG_DEC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DESIGN4TG.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DESIGN4TG.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DESIGN4TG " "Info: Found entity 1: DESIGN4TG" {  } { { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_GEN.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLK_GEN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_GEN-BEHAVIORAL " "Info: Found design unit 1: CLK_GEN-BEHAVIORAL" {  } { { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLK_GEN " "Info: Found entity 1: CLK_GEN" {  } { { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DESIGN4TG_ALARM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DESIGN4TG_ALARM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DESIGN6TG_ALARM-BEHAVIORAL " "Info: Found design unit 1: DESIGN6TG_ALARM-BEHAVIORAL" {  } { { "DESIGN4TG_ALARM.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_ALARM.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DESIGN6TG_ALARM " "Info: Found entity 1: DESIGN6TG_ALARM" {  } { { "DESIGN4TG_ALARM.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_ALARM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DESIGN4TG " "Info: Elaborating entity \"DESIGN4TG\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DESIGN4TG_FIVE_CNT DESIGN4TG_FIVE_CNT:inst4 " "Info: Elaborating entity \"DESIGN4TG_FIVE_CNT\" for hierarchy \"DESIGN4TG_FIVE_CNT:inst4\"" {  } { { "DESIGN4TG.bdf" "inst4" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 352 472 656 448 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_GEN CLK_GEN:inst5 " "Info: Elaborating entity \"CLK_GEN\" for hierarchy \"CLK_GEN:inst5\"" {  } { { "DESIGN4TG.bdf" "inst5" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 184 192 360 280 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DESIGN4TG_NINE_CNT DESIGN4TG_NINE_CNT:inst1 " "Info: Elaborating entity \"DESIGN4TG_NINE_CNT\" for hierarchy \"DESIGN4TG_NINE_CNT:inst1\"" {  } { { "DESIGN4TG.bdf" "inst1" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 16 472 656 112 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DESIGN6TG_ALARM DESIGN6TG_ALARM:inst10 " "Info: Elaborating entity \"DESIGN6TG_ALARM\" for hierarchy \"DESIGN6TG_ALARM:inst10\"" {  } { { "DESIGN4TG.bdf" "inst10" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 216 1168 1368 344 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DESIGN4TG_7SEG_DEC DESIGN4TG_7SEG_DEC:inst7 " "Info: Elaborating entity \"DESIGN4TG_7SEG_DEC\" for hierarchy \"DESIGN4TG_7SEG_DEC:inst7\"" {  } { { "DESIGN4TG.bdf" "inst7" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 144 864 1040 240 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "CLK_GEN:inst5\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"CLK_GEN:inst5\|Add0\"" {  } { { "CLK_GEN.vhd" "Add0" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_GEN:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\"" {  } { { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_GEN:inst5\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"CLK_GEN:inst5\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Info: Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder CLK_GEN:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node CLK_GEN:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node CLK_GEN:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst5\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs CLK_GEN:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst5\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs CLK_GEN:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LED_FIVE_MIN\[4\] GND " "Warning (13410): Pin \"LED_FIVE_MIN\[4\]\" is stuck at GND" {  } { { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 392 888 1086 408 "LED_FIVE_MIN\[4..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_FIVE_SEC\[1\] VCC " "Warning (13410): Pin \"LED_FIVE_SEC\[1\]\" is stuck at VCC" {  } { { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 168 1104 1305 184 "LED_FIVE_SEC\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_NINE_SEC\[1\] VCC " "Warning (13410): Pin \"LED_NINE_SEC\[1\]\" is stuck at VCC" {  } { { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 56 1104 1307 72 "LED_NINE_SEC\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Info: Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Info: Implemented 113 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Info: Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 19:52:30 2014 " "Info: Processing ended: Thu Jan 16 19:52:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 19:52:32 2014 " "Info: Processing started: Thu Jan 16 19:52:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DESIGN4TG -c DESIGN4TG " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DESIGN4TG -c DESIGN4TG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DESIGN4TG EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"DESIGN4TG\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Thu Jan 16 2014 19:52:33 " "Info: Started fitting attempt 1 on Thu Jan 16 2014 at 19:52:33" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Info: Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 19:52:36 2014 " "Info: Processing ended: Thu Jan 16 19:52:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 19:52:38 2014 " "Info: Processing started: Thu Jan 16 19:52:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DESIGN4TG -c DESIGN4TG " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DESIGN4TG -c DESIGN4TG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 19:52:40 2014 " "Info: Processing ended: Thu Jan 16 19:52:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 19:52:41 2014 " "Info: Processing started: Thu Jan 16 19:52:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DESIGN4TG -c DESIGN4TG " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DESIGN4TG -c DESIGN4TG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 208 -16 152 224 "CLK" "" } } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK_GEN:inst5\|CLK_1HZ_BFR " "Info: Detected ripple clock \"CLK_GEN:inst5\|CLK_1HZ_BFR\" as buffer" {  } { { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 33 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_GEN:inst5\|CLK_1HZ_BFR" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register CLK_GEN:inst5\|CLK_1HZ_CNT_BFR\[1\] register CLK_GEN:inst5\|CLK_1HZ_CNT_BFR\[23\] 44.64 MHz 22.4 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 44.64 MHz between source register \"CLK_GEN:inst5\|CLK_1HZ_CNT_BFR\[1\]\" and destination register \"CLK_GEN:inst5\|CLK_1HZ_CNT_BFR\[23\]\" (period= 22.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.400 ns + Longest register register " "Info: + Longest register to register delay is 18.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_GEN:inst5\|CLK_1HZ_CNT_BFR\[1\] 1 REG LC1_B17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_B17; Fanout = 3; REG Node = 'CLK_GEN:inst5\|CLK_1HZ_CNT_BFR\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_GEN:inst5|CLK_1HZ_CNT_BFR[1] } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.400 ns) 4.300 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 2 COMB LC2_B16 2 " "Info: 2: + IC(2.900 ns) + CELL(1.400 ns) = 4.300 ns; Loc. = LC2_B16; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.300 ns" { CLK_GEN:inst5|CLK_1HZ_CNT_BFR[1] CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.600 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 3 COMB LC3_B16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 4.600 ns; Loc. = LC3_B16; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.900 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 4 COMB LC4_B16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 4.900 ns; Loc. = LC4_B16; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.200 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 5 COMB LC5_B16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 5.200 ns; Loc. = LC5_B16; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.500 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 6 COMB LC6_B16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 5.500 ns; Loc. = LC6_B16; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.800 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 7 COMB LC7_B16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 5.800 ns; Loc. = LC7_B16; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.100 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT 8 COMB LC8_B16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 6.100 ns; Loc. = LC8_B16; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 7.500 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~COUT 9 COMB LC1_B18 2 " "Info: 9: + IC(1.100 ns) + CELL(0.300 ns) = 7.500 ns; Loc. = LC1_B18; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.400 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 7.800 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~COUT 10 COMB LC2_B18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.300 ns) = 7.800 ns; Loc. = LC2_B18; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.100 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~COUT 11 COMB LC3_B18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.300 ns) = 8.100 ns; Loc. = LC3_B18; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.400 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~COUT 12 COMB LC4_B18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.300 ns) = 8.400 ns; Loc. = LC4_B18; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.700 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~COUT 13 COMB LC5_B18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.300 ns) = 8.700 ns; Loc. = LC5_B18; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.000 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~COUT 14 COMB LC6_B18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.300 ns) = 9.000 ns; Loc. = LC6_B18; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.300 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~COUT 15 COMB LC7_B18 2 " "Info: 15: + IC(0.000 ns) + CELL(0.300 ns) = 9.300 ns; Loc. = LC7_B18; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.600 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~COUT 16 COMB LC8_B18 2 " "Info: 16: + IC(0.000 ns) + CELL(0.300 ns) = 9.600 ns; Loc. = LC8_B18; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 11.000 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~COUT 17 COMB LC1_B20 2 " "Info: 17: + IC(1.100 ns) + CELL(0.300 ns) = 11.000 ns; Loc. = LC1_B20; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.400 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.300 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~COUT 18 COMB LC2_B20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.300 ns) = 11.300 ns; Loc. = LC2_B20; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.600 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~COUT 19 COMB LC3_B20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.300 ns) = 11.600 ns; Loc. = LC3_B20; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.900 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~COUT 20 COMB LC4_B20 2 " "Info: 20: + IC(0.000 ns) + CELL(0.300 ns) = 11.900 ns; Loc. = LC4_B20; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.200 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~COUT 21 COMB LC5_B20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.300 ns) = 12.200 ns; Loc. = LC5_B20; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.500 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~COUT 22 COMB LC6_B20 2 " "Info: 22: + IC(0.000 ns) + CELL(0.300 ns) = 12.500 ns; Loc. = LC6_B20; Fanout = 2; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.800 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~COUT 23 COMB LC7_B20 1 " "Info: 23: + IC(0.000 ns) + CELL(0.300 ns) = 12.800 ns; Loc. = LC7_B20; Fanout = 1; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~COUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 14.000 ns CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|unreg_res_node\[23\] 24 COMB LC8_B20 1 " "Info: 24: + IC(0.000 ns) + CELL(1.200 ns) = 14.000 ns; Loc. = LC8_B20; Fanout = 1; COMB Node = 'CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|unreg_res_node\[23\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.200 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.700 ns) 18.400 ns CLK_GEN:inst5\|CLK_1HZ_CNT_BFR\[23\] 25 REG LC8_B19 2 " "Info: 25: + IC(2.700 ns) + CELL(1.700 ns) = 18.400 ns; Loc. = LC8_B19; Fanout = 2; REG Node = 'CLK_GEN:inst5\|CLK_1HZ_CNT_BFR\[23\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.400 ns" { CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23] CLK_GEN:inst5|CLK_1HZ_CNT_BFR[23] } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.600 ns ( 57.61 % ) " "Info: Total cell delay = 10.600 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.800 ns ( 42.39 % ) " "Info: Total interconnect delay = 7.800 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "18.400 ns" { CLK_GEN:inst5|CLK_1HZ_CNT_BFR[1] CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23] CLK_GEN:inst5|CLK_1HZ_CNT_BFR[23] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "18.400 ns" { CLK_GEN:inst5|CLK_1HZ_CNT_BFR[1] {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23] {} CLK_GEN:inst5|CLK_1HZ_CNT_BFR[23] {} } { 0.000ns 2.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.700ns } { 0.000ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 208 -16 152 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns CLK_GEN:inst5\|CLK_1HZ_CNT_BFR\[23\] 2 REG LC8_B19 2 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC8_B19; Fanout = 2; REG Node = 'CLK_GEN:inst5\|CLK_1HZ_CNT_BFR\[23\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.100 ns" { CLK CLK_GEN:inst5|CLK_1HZ_CNT_BFR[23] } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK CLK_GEN:inst5|CLK_1HZ_CNT_BFR[23] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.000 ns" { CLK {} CLK~out {} CLK_GEN:inst5|CLK_1HZ_CNT_BFR[23] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 208 -16 152 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns CLK_GEN:inst5\|CLK_1HZ_CNT_BFR\[1\] 2 REG LC1_B17 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_B17; Fanout = 3; REG Node = 'CLK_GEN:inst5\|CLK_1HZ_CNT_BFR\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.100 ns" { CLK CLK_GEN:inst5|CLK_1HZ_CNT_BFR[1] } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK CLK_GEN:inst5|CLK_1HZ_CNT_BFR[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.000 ns" { CLK {} CLK~out {} CLK_GEN:inst5|CLK_1HZ_CNT_BFR[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK CLK_GEN:inst5|CLK_1HZ_CNT_BFR[23] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.000 ns" { CLK {} CLK~out {} CLK_GEN:inst5|CLK_1HZ_CNT_BFR[23] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK CLK_GEN:inst5|CLK_1HZ_CNT_BFR[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.000 ns" { CLK {} CLK~out {} CLK_GEN:inst5|CLK_1HZ_CNT_BFR[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "18.400 ns" { CLK_GEN:inst5|CLK_1HZ_CNT_BFR[1] CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23] CLK_GEN:inst5|CLK_1HZ_CNT_BFR[23] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "18.400 ns" { CLK_GEN:inst5|CLK_1HZ_CNT_BFR[1] {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT {} CLK_GEN:inst5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23] {} CLK_GEN:inst5|CLK_1HZ_CNT_BFR[23] {} } { 0.000ns 2.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.700ns } { 0.000ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 1.700ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK CLK_GEN:inst5|CLK_1HZ_CNT_BFR[23] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.000 ns" { CLK {} CLK~out {} CLK_GEN:inst5|CLK_1HZ_CNT_BFR[23] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK CLK_GEN:inst5|CLK_1HZ_CNT_BFR[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.000 ns" { CLK {} CLK~out {} CLK_GEN:inst5|CLK_1HZ_CNT_BFR[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DESIGN4TG_FIVE_CNT:inst3\|HEX_Z\[1\] RESET CLK 11.200 ns register " "Info: tsu for register \"DESIGN4TG_FIVE_CNT:inst3\|HEX_Z\[1\]\" (data pin = \"RESET\", clock pin = \"CLK\") is 11.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.100 ns + Longest pin register " "Info: + Longest pin to register delay is 25.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns RESET 1 PIN PIN_29 12 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 12; PIN Node = 'RESET'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 40 144 312 56 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.900 ns) + CELL(2.700 ns) 20.900 ns DESIGN4TG_FIVE_CNT:inst3\|HEX_Z\[1\]~25 2 COMB LC1_C39 4 " "Info: 2: + IC(7.900 ns) + CELL(2.700 ns) = 20.900 ns; Loc. = LC1_C39; Fanout = 4; COMB Node = 'DESIGN4TG_FIVE_CNT:inst3\|HEX_Z\[1\]~25'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "10.600 ns" { RESET DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1]~25 } "NODE_NAME" } } { "DESIGN4TG_FIVE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_FIVE_CNT.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.200 ns) 25.100 ns DESIGN4TG_FIVE_CNT:inst3\|HEX_Z\[1\] 3 REG LC5_C52 14 " "Info: 3: + IC(3.000 ns) + CELL(1.200 ns) = 25.100 ns; Loc. = LC5_C52; Fanout = 14; REG Node = 'DESIGN4TG_FIVE_CNT:inst3\|HEX_Z\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.200 ns" { DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1]~25 DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] } "NODE_NAME" } } { "DESIGN4TG_FIVE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_FIVE_CNT.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.200 ns ( 56.57 % ) " "Info: Total cell delay = 14.200 ns ( 56.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.900 ns ( 43.43 % ) " "Info: Total interconnect delay = 10.900 ns ( 43.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "25.100 ns" { RESET DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1]~25 DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "25.100 ns" { RESET {} RESET~out {} DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1]~25 {} DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] {} } { 0.000ns 0.000ns 7.900ns 3.000ns } { 0.000ns 10.300ns 2.700ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "DESIGN4TG_FIVE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_FIVE_CNT.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 16.500 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 16.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 208 -16 152 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns CLK_GEN:inst5\|CLK_1HZ_BFR 2 REG LC1_B15 21 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B15; Fanout = 21; REG Node = 'CLK_GEN:inst5\|CLK_1HZ_BFR'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.500 ns" { CLK CLK_GEN:inst5|CLK_1HZ_BFR } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.100 ns) + CELL(0.000 ns) 16.500 ns DESIGN4TG_FIVE_CNT:inst3\|HEX_Z\[1\] 3 REG LC5_C52 14 " "Info: 3: + IC(8.100 ns) + CELL(0.000 ns) = 16.500 ns; Loc. = LC5_C52; Fanout = 14; REG Node = 'DESIGN4TG_FIVE_CNT:inst3\|HEX_Z\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.100 ns" { CLK_GEN:inst5|CLK_1HZ_BFR DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] } "NODE_NAME" } } { "DESIGN4TG_FIVE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_FIVE_CNT.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 26.06 % ) " "Info: Total cell delay = 4.300 ns ( 26.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.200 ns ( 73.94 % ) " "Info: Total interconnect delay = 12.200 ns ( 73.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "16.500 ns" { CLK CLK_GEN:inst5|CLK_1HZ_BFR DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "16.500 ns" { CLK {} CLK~out {} CLK_GEN:inst5|CLK_1HZ_BFR {} DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] {} } { 0.000ns 0.000ns 4.100ns 8.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "25.100 ns" { RESET DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1]~25 DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "25.100 ns" { RESET {} RESET~out {} DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1]~25 {} DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] {} } { 0.000ns 0.000ns 7.900ns 3.000ns } { 0.000ns 10.300ns 2.700ns 1.200ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "16.500 ns" { CLK CLK_GEN:inst5|CLK_1HZ_BFR DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "16.500 ns" { CLK {} CLK~out {} CLK_GEN:inst5|CLK_1HZ_BFR {} DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] {} } { 0.000ns 0.000ns 4.100ns 8.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK LED_FIVE_SEC\[3\] DESIGN4TG_FIVE_CNT:inst3\|HEX_Z\[1\] 33.800 ns register " "Info: tco from clock \"CLK\" to destination pin \"LED_FIVE_SEC\[3\]\" through register \"DESIGN4TG_FIVE_CNT:inst3\|HEX_Z\[1\]\" is 33.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 16.500 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 16.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 208 -16 152 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns CLK_GEN:inst5\|CLK_1HZ_BFR 2 REG LC1_B15 21 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B15; Fanout = 21; REG Node = 'CLK_GEN:inst5\|CLK_1HZ_BFR'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.500 ns" { CLK CLK_GEN:inst5|CLK_1HZ_BFR } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.100 ns) + CELL(0.000 ns) 16.500 ns DESIGN4TG_FIVE_CNT:inst3\|HEX_Z\[1\] 3 REG LC5_C52 14 " "Info: 3: + IC(8.100 ns) + CELL(0.000 ns) = 16.500 ns; Loc. = LC5_C52; Fanout = 14; REG Node = 'DESIGN4TG_FIVE_CNT:inst3\|HEX_Z\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.100 ns" { CLK_GEN:inst5|CLK_1HZ_BFR DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] } "NODE_NAME" } } { "DESIGN4TG_FIVE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_FIVE_CNT.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 26.06 % ) " "Info: Total cell delay = 4.300 ns ( 26.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.200 ns ( 73.94 % ) " "Info: Total interconnect delay = 12.200 ns ( 73.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "16.500 ns" { CLK CLK_GEN:inst5|CLK_1HZ_BFR DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "16.500 ns" { CLK {} CLK~out {} CLK_GEN:inst5|CLK_1HZ_BFR {} DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] {} } { 0.000ns 0.000ns 4.100ns 8.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "DESIGN4TG_FIVE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_FIVE_CNT.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.900 ns + Longest register pin " "Info: + Longest register to pin delay is 15.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DESIGN4TG_FIVE_CNT:inst3\|HEX_Z\[1\] 1 REG LC5_C52 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_C52; Fanout = 14; REG Node = 'DESIGN4TG_FIVE_CNT:inst3\|HEX_Z\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] } "NODE_NAME" } } { "DESIGN4TG_FIVE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_FIVE_CNT.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.700 ns) 6.700 ns DESIGN4TG_7SEG_DEC:inst7\|Mux5~0 2 COMB LC1_C30 1 " "Info: 2: + IC(4.000 ns) + CELL(2.700 ns) = 6.700 ns; Loc. = LC1_C30; Fanout = 1; COMB Node = 'DESIGN4TG_7SEG_DEC:inst7\|Mux5~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.700 ns" { DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] DESIGN4TG_7SEG_DEC:inst7|Mux5~0 } "NODE_NAME" } } { "DESIGN4TG_7SEG_DEC.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_7SEG_DEC.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(5.000 ns) 15.900 ns LED_FIVE_SEC\[3\] 3 PIN PIN_12 0 " "Info: 3: + IC(4.200 ns) + CELL(5.000 ns) = 15.900 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'LED_FIVE_SEC\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "9.200 ns" { DESIGN4TG_7SEG_DEC:inst7|Mux5~0 LED_FIVE_SEC[3] } "NODE_NAME" } } { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 168 1104 1305 184 "LED_FIVE_SEC\[8..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 48.43 % ) " "Info: Total cell delay = 7.700 ns ( 48.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 51.57 % ) " "Info: Total interconnect delay = 8.200 ns ( 51.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "15.900 ns" { DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] DESIGN4TG_7SEG_DEC:inst7|Mux5~0 LED_FIVE_SEC[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "15.900 ns" { DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] {} DESIGN4TG_7SEG_DEC:inst7|Mux5~0 {} LED_FIVE_SEC[3] {} } { 0.000ns 4.000ns 4.200ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "16.500 ns" { CLK CLK_GEN:inst5|CLK_1HZ_BFR DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "16.500 ns" { CLK {} CLK~out {} CLK_GEN:inst5|CLK_1HZ_BFR {} DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] {} } { 0.000ns 0.000ns 4.100ns 8.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "15.900 ns" { DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] DESIGN4TG_7SEG_DEC:inst7|Mux5~0 LED_FIVE_SEC[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "15.900 ns" { DESIGN4TG_FIVE_CNT:inst3|HEX_Z[1] {} DESIGN4TG_7SEG_DEC:inst7|Mux5~0 {} LED_FIVE_SEC[3] {} } { 0.000ns 4.000ns 4.200ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DESIGN4TG_NINE_CNT:inst1\|HEX_Z\[1\] RESET CLK -0.200 ns register " "Info: th for register \"DESIGN4TG_NINE_CNT:inst1\|HEX_Z\[1\]\" (data pin = \"RESET\", clock pin = \"CLK\") is -0.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 16.500 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 16.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 208 -16 152 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns CLK_GEN:inst5\|CLK_1HZ_BFR 2 REG LC1_B15 21 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B15; Fanout = 21; REG Node = 'CLK_GEN:inst5\|CLK_1HZ_BFR'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.500 ns" { CLK CLK_GEN:inst5|CLK_1HZ_BFR } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.100 ns) + CELL(0.000 ns) 16.500 ns DESIGN4TG_NINE_CNT:inst1\|HEX_Z\[1\] 3 REG LC4_C50 12 " "Info: 3: + IC(8.100 ns) + CELL(0.000 ns) = 16.500 ns; Loc. = LC4_C50; Fanout = 12; REG Node = 'DESIGN4TG_NINE_CNT:inst1\|HEX_Z\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.100 ns" { CLK_GEN:inst5|CLK_1HZ_BFR DESIGN4TG_NINE_CNT:inst1|HEX_Z[1] } "NODE_NAME" } } { "DESIGN4TG_NINE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_NINE_CNT.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 26.06 % ) " "Info: Total cell delay = 4.300 ns ( 26.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.200 ns ( 73.94 % ) " "Info: Total interconnect delay = 12.200 ns ( 73.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "16.500 ns" { CLK CLK_GEN:inst5|CLK_1HZ_BFR DESIGN4TG_NINE_CNT:inst1|HEX_Z[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "16.500 ns" { CLK {} CLK~out {} CLK_GEN:inst5|CLK_1HZ_BFR {} DESIGN4TG_NINE_CNT:inst1|HEX_Z[1] {} } { 0.000ns 0.000ns 4.100ns 8.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "DESIGN4TG_NINE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_NINE_CNT.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 19.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns RESET 1 PIN PIN_29 12 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 12; PIN Node = 'RESET'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 40 144 312 56 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.500 ns) + CELL(2.000 ns) 19.800 ns DESIGN4TG_NINE_CNT:inst1\|HEX_Z\[1\] 2 REG LC4_C50 12 " "Info: 2: + IC(7.500 ns) + CELL(2.000 ns) = 19.800 ns; Loc. = LC4_C50; Fanout = 12; REG Node = 'DESIGN4TG_NINE_CNT:inst1\|HEX_Z\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "9.500 ns" { RESET DESIGN4TG_NINE_CNT:inst1|HEX_Z[1] } "NODE_NAME" } } { "DESIGN4TG_NINE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_NINE_CNT.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.300 ns ( 62.12 % ) " "Info: Total cell delay = 12.300 ns ( 62.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.500 ns ( 37.88 % ) " "Info: Total interconnect delay = 7.500 ns ( 37.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "19.800 ns" { RESET DESIGN4TG_NINE_CNT:inst1|HEX_Z[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "19.800 ns" { RESET {} RESET~out {} DESIGN4TG_NINE_CNT:inst1|HEX_Z[1] {} } { 0.000ns 0.000ns 7.500ns } { 0.000ns 10.300ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "16.500 ns" { CLK CLK_GEN:inst5|CLK_1HZ_BFR DESIGN4TG_NINE_CNT:inst1|HEX_Z[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "16.500 ns" { CLK {} CLK~out {} CLK_GEN:inst5|CLK_1HZ_BFR {} DESIGN4TG_NINE_CNT:inst1|HEX_Z[1] {} } { 0.000ns 0.000ns 4.100ns 8.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "19.800 ns" { RESET DESIGN4TG_NINE_CNT:inst1|HEX_Z[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "19.800 ns" { RESET {} RESET~out {} DESIGN4TG_NINE_CNT:inst1|HEX_Z[1] {} } { 0.000ns 0.000ns 7.500ns } { 0.000ns 10.300ns 2.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 19:52:44 2014 " "Info: Processing ended: Thu Jan 16 19:52:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
