// Seed: 2863366588
module module_0;
  logic [7:0] id_2;
  id_3(
      1, 1, id_1 && id_2[1] & 1'b0
  );
endmodule
module module_1 (
    output wor   id_0,
    input  wire  id_1,
    input  wire  id_2,
    output logic id_3,
    output tri0  id_4,
    input  wire  id_5,
    input  tri0  id_6
);
  assign id_4 = 1;
  final begin
    id_3 <= id_1 === 1;
  end
  module_0();
  always @(id_5 or negedge 1);
  logic [7:0] id_8;
  assign id_8[1] = 1'b0;
endmodule
