// Seed: 1451363310
module module_0 (
    output wand id_0,
    output tri1 id_1
    , id_4,
    output tri0 id_2
);
  assign id_2 = 1;
endmodule
module module_1 (
    input  wor   id_0
    , id_7, id_8,
    input  uwire id_1,
    output tri0  id_2,
    input  wor   id_3,
    output uwire id_4,
    output tri1  id_5
);
  wire id_9;
  module_0(
      id_4, id_2, id_4
  );
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    output wor id_3,
    output logic id_4,
    input supply1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    output uwire id_8,
    input wire id_9,
    input supply0 id_10,
    output wire id_11
);
  initial begin
    id_4 <= 1;
  end
  module_0(
      id_8, id_3, id_8
  );
endmodule
