$date
	Sat Oct 31 11:52:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module E2 $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # E $end
$var reg 1 $ R $end
$scope module U4 $end
$var wire 1 " CLK $end
$var wire 1 # E $end
$var wire 1 $ R $end
$var wire 1 ! Q $end
$scope module O5 $end
$var wire 1 " CLK $end
$var wire 1 % D $end
$var wire 1 $ E $end
$var wire 1 # R $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
0"
x!
$end
#2
1"
#4
0"
0#
1$
#5
1%
0!
1#
0$
#6
1"
#8
0"
#10
1"
#12
0"
#14
1"
#16
0"
#17
