This is a Verilog visualizer that displays the gate-level logic of a Verilog combinational script. 

To run with a Verilog gate-level script

python3 Thesis.py G library input-file
example: python3 Thesis.py G mylib.genlib f2-aig-gate.v
To run with a verilog boolean level script

python3 Thesis.py B input-file

example: python3 Thesis.py B f2-aig.v
