{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 17 09:02:37 2024 " "Info: Processing started: Tue Sep 17 09:02:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50mhz " "Info: Assuming node \"clk_50mhz\" is an undefined clock" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50mhz register compteur_f\[5\] register compteur_f\[7\] 299.94 MHz 3.334 ns Internal " "Info: Clock \"clk_50mhz\" has Internal fmax of 299.94 MHz between source register \"compteur_f\[5\]\" and destination register \"compteur_f\[7\]\" (period= 3.334 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.070 ns + Longest register register " "Info: + Longest register to register delay is 3.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns compteur_f\[5\] 1 REG LCFF_X1_Y6_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N11; Fanout = 4; REG Node = 'compteur_f\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { compteur_f[5] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.646 ns) 1.139 ns Equal0~1 2 COMB LCCOMB_X1_Y6_N26 1 " "Info: 2: + IC(0.493 ns) + CELL(0.646 ns) = 1.139 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { compteur_f[5] Equal0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.589 ns) 2.085 ns Equal0~4 3 COMB LCCOMB_X1_Y6_N24 8 " "Info: 3: + IC(0.357 ns) + CELL(0.589 ns) = 2.085 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 8; COMB Node = 'Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { Equal0~1 Equal0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.660 ns) 3.070 ns compteur_f\[7\] 4 REG LCFF_X1_Y6_N15 3 " "Info: 4: + IC(0.325 ns) + CELL(0.660 ns) = 3.070 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 3; REG Node = 'compteur_f\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { Equal0~4 compteur_f[7] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.895 ns ( 61.73 % ) " "Info: Total cell delay = 1.895 ns ( 61.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.175 ns ( 38.27 % ) " "Info: Total interconnect delay = 1.175 ns ( 38.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { compteur_f[5] Equal0~1 Equal0~4 compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.070 ns" { compteur_f[5] {} Equal0~1 {} Equal0~4 {} compteur_f[7] {} } { 0.000ns 0.493ns 0.357ns 0.325ns } { 0.000ns 0.646ns 0.589ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50mhz destination 2.761 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50mhz\" to destination register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk_50mhz 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk_50mhz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50mhz } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk_50mhz~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk_50mhz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_50mhz clk_50mhz~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.761 ns compteur_f\[7\] 3 REG LCFF_X1_Y6_N15 3 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 3; REG Node = 'compteur_f\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.41 % ) " "Info: Total cell delay = 1.806 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.955 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[7] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50mhz source 2.761 ns - Longest register " "Info: - Longest clock path from clock \"clk_50mhz\" to source register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk_50mhz 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk_50mhz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50mhz } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk_50mhz~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk_50mhz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_50mhz clk_50mhz~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.761 ns compteur_f\[5\] 3 REG LCFF_X1_Y6_N11 4 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X1_Y6_N11; Fanout = 4; REG Node = 'compteur_f\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk_50mhz~clkctrl compteur_f[5] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.41 % ) " "Info: Total cell delay = 1.806 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.955 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[5] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[7] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[5] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { compteur_f[5] Equal0~1 Equal0~4 compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.070 ns" { compteur_f[5] {} Equal0~1 {} Equal0~4 {} compteur_f[7] {} } { 0.000ns 0.493ns 0.357ns 0.325ns } { 0.000ns 0.646ns 0.589ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[7] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[5] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "compteur_f\[7\] Nfreq\[5\] clk_50mhz 6.726 ns register " "Info: tsu for register \"compteur_f\[7\]\" (data pin = \"Nfreq\[5\]\", clock pin = \"clk_50mhz\") is 6.726 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.527 ns + Longest pin register " "Info: + Longest pin to register delay is 9.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns Nfreq\[5\] 1 PIN PIN_6 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 1; PIN Node = 'Nfreq\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nfreq[5] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.968 ns) + CELL(0.623 ns) 7.596 ns Equal0~1 2 COMB LCCOMB_X1_Y6_N26 1 " "Info: 2: + IC(5.968 ns) + CELL(0.623 ns) = 7.596 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.591 ns" { Nfreq[5] Equal0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.589 ns) 8.542 ns Equal0~4 3 COMB LCCOMB_X1_Y6_N24 8 " "Info: 3: + IC(0.357 ns) + CELL(0.589 ns) = 8.542 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 8; COMB Node = 'Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { Equal0~1 Equal0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.660 ns) 9.527 ns compteur_f\[7\] 4 REG LCFF_X1_Y6_N15 3 " "Info: 4: + IC(0.325 ns) + CELL(0.660 ns) = 9.527 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 3; REG Node = 'compteur_f\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { Equal0~4 compteur_f[7] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.877 ns ( 30.20 % ) " "Info: Total cell delay = 2.877 ns ( 30.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.650 ns ( 69.80 % ) " "Info: Total interconnect delay = 6.650 ns ( 69.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.527 ns" { Nfreq[5] Equal0~1 Equal0~4 compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.527 ns" { Nfreq[5] {} Nfreq[5]~combout {} Equal0~1 {} Equal0~4 {} compteur_f[7] {} } { 0.000ns 0.000ns 5.968ns 0.357ns 0.325ns } { 0.000ns 1.005ns 0.623ns 0.589ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50mhz destination 2.761 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50mhz\" to destination register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk_50mhz 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk_50mhz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50mhz } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk_50mhz~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk_50mhz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_50mhz clk_50mhz~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.761 ns compteur_f\[7\] 3 REG LCFF_X1_Y6_N15 3 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 3; REG Node = 'compteur_f\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.41 % ) " "Info: Total cell delay = 1.806 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.955 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[7] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.527 ns" { Nfreq[5] Equal0~1 Equal0~4 compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.527 ns" { Nfreq[5] {} Nfreq[5]~combout {} Equal0~1 {} Equal0~4 {} compteur_f[7] {} } { 0.000ns 0.000ns 5.968ns 0.357ns 0.325ns } { 0.000ns 1.005ns 0.623ns 0.589ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[7] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50mhz pwm_out compteur_f\[0\] 10.308 ns register " "Info: tco from clock \"clk_50mhz\" to destination pin \"pwm_out\" through register \"compteur_f\[0\]\" is 10.308 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50mhz source 2.761 ns + Longest register " "Info: + Longest clock path from clock \"clk_50mhz\" to source register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk_50mhz 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk_50mhz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50mhz } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk_50mhz~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk_50mhz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_50mhz clk_50mhz~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.761 ns compteur_f\[0\] 3 REG LCFF_X1_Y6_N1 4 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 4; REG Node = 'compteur_f\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk_50mhz~clkctrl compteur_f[0] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.41 % ) " "Info: Total cell delay = 1.806 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.955 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[0] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.243 ns + Longest register pin " "Info: + Longest register to pin delay is 7.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns compteur_f\[0\] 1 REG LCFF_X1_Y6_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 4; REG Node = 'compteur_f\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { compteur_f[0] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.621 ns) 1.821 ns LessThan0~1 2 COMB LCCOMB_X1_Y3_N8 1 " "Info: 2: + IC(1.200 ns) + CELL(0.621 ns) = 1.821 ns; Loc. = LCCOMB_X1_Y3_N8; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { compteur_f[0] LessThan0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.907 ns LessThan0~3 3 COMB LCCOMB_X1_Y3_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.907 ns; Loc. = LCCOMB_X1_Y3_N10; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~1 LessThan0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.993 ns LessThan0~5 4 COMB LCCOMB_X1_Y3_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.993 ns; Loc. = LCCOMB_X1_Y3_N12; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~3 LessThan0~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.183 ns LessThan0~7 5 COMB LCCOMB_X1_Y3_N14 1 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 2.183 ns; Loc. = LCCOMB_X1_Y3_N14; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { LessThan0~5 LessThan0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.269 ns LessThan0~9 6 COMB LCCOMB_X1_Y3_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.269 ns; Loc. = LCCOMB_X1_Y3_N16; Fanout = 1; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~7 LessThan0~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.355 ns LessThan0~11 7 COMB LCCOMB_X1_Y3_N18 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.355 ns; Loc. = LCCOMB_X1_Y3_N18; Fanout = 1; COMB Node = 'LessThan0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~9 LessThan0~11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.441 ns LessThan0~13 8 COMB LCCOMB_X1_Y3_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.441 ns; Loc. = LCCOMB_X1_Y3_N20; Fanout = 1; COMB Node = 'LessThan0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~11 LessThan0~13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.947 ns LessThan0~14 9 COMB LCCOMB_X1_Y3_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 2.947 ns; Loc. = LCCOMB_X1_Y3_N22; Fanout = 1; COMB Node = 'LessThan0~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan0~13 LessThan0~14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(3.270 ns) 7.243 ns pwm_out 10 PIN PIN_48 0 " "Info: 10: + IC(1.026 ns) + CELL(3.270 ns) = 7.243 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { LessThan0~14 pwm_out } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.017 ns ( 69.27 % ) " "Info: Total cell delay = 5.017 ns ( 69.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.226 ns ( 30.73 % ) " "Info: Total interconnect delay = 2.226 ns ( 30.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { compteur_f[0] LessThan0~1 LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~11 LessThan0~13 LessThan0~14 pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.243 ns" { compteur_f[0] {} LessThan0~1 {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~11 {} LessThan0~13 {} LessThan0~14 {} pwm_out {} } { 0.000ns 1.200ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.026ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 3.270ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[0] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { compteur_f[0] LessThan0~1 LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~11 LessThan0~13 LessThan0~14 pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.243 ns" { compteur_f[0] {} LessThan0~1 {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~11 {} LessThan0~13 {} LessThan0~14 {} pwm_out {} } { 0.000ns 1.200ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.026ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 3.270ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "duty\[5\] pwm_out 12.842 ns Longest " "Info: Longest tpd from source pin \"duty\[5\]\" to destination pin \"pwm_out\" is 12.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns duty\[5\] 1 PIN PIN_205 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_205; Fanout = 1; PIN Node = 'duty\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { duty[5] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.349 ns) + CELL(0.621 ns) 7.954 ns LessThan0~11 2 COMB LCCOMB_X1_Y3_N18 1 " "Info: 2: + IC(6.349 ns) + CELL(0.621 ns) = 7.954 ns; Loc. = LCCOMB_X1_Y3_N18; Fanout = 1; COMB Node = 'LessThan0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.970 ns" { duty[5] LessThan0~11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.040 ns LessThan0~13 3 COMB LCCOMB_X1_Y3_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 8.040 ns; Loc. = LCCOMB_X1_Y3_N20; Fanout = 1; COMB Node = 'LessThan0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~11 LessThan0~13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.546 ns LessThan0~14 4 COMB LCCOMB_X1_Y3_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 8.546 ns; Loc. = LCCOMB_X1_Y3_N22; Fanout = 1; COMB Node = 'LessThan0~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan0~13 LessThan0~14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(3.270 ns) 12.842 ns pwm_out 5 PIN PIN_48 0 " "Info: 5: + IC(1.026 ns) + CELL(3.270 ns) = 12.842 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { LessThan0~14 pwm_out } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.467 ns ( 42.57 % ) " "Info: Total cell delay = 5.467 ns ( 42.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.375 ns ( 57.43 % ) " "Info: Total interconnect delay = 7.375 ns ( 57.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.842 ns" { duty[5] LessThan0~11 LessThan0~13 LessThan0~14 pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.842 ns" { duty[5] {} duty[5]~combout {} LessThan0~11 {} LessThan0~13 {} LessThan0~14 {} pwm_out {} } { 0.000ns 0.000ns 6.349ns 0.000ns 0.000ns 1.026ns } { 0.000ns 0.984ns 0.621ns 0.086ns 0.506ns 3.270ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "compteur_f\[7\] Nfreq\[7\] clk_50mhz -1.230 ns register " "Info: th for register \"compteur_f\[7\]\" (data pin = \"Nfreq\[7\]\", clock pin = \"clk_50mhz\") is -1.230 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50mhz destination 2.761 ns + Longest register " "Info: + Longest clock path from clock \"clk_50mhz\" to destination register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk_50mhz 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk_50mhz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50mhz } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk_50mhz~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk_50mhz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_50mhz clk_50mhz~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.761 ns compteur_f\[7\] 3 REG LCFF_X1_Y6_N15 3 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 3; REG Node = 'compteur_f\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.41 % ) " "Info: Total cell delay = 1.806 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.955 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[7] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.297 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Nfreq\[7\] 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'Nfreq\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nfreq[7] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.651 ns) 2.302 ns Equal0~0 2 COMB LCCOMB_X1_Y6_N16 1 " "Info: 2: + IC(0.511 ns) + CELL(0.651 ns) = 2.302 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { Nfreq[7] Equal0~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.614 ns) 3.312 ns Equal0~4 3 COMB LCCOMB_X1_Y6_N24 8 " "Info: 3: + IC(0.396 ns) + CELL(0.614 ns) = 3.312 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 8; COMB Node = 'Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { Equal0~0 Equal0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.660 ns) 4.297 ns compteur_f\[7\] 4 REG LCFF_X1_Y6_N15 3 " "Info: 4: + IC(0.325 ns) + CELL(0.660 ns) = 4.297 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 3; REG Node = 'compteur_f\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { Equal0~4 compteur_f[7] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pwm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.065 ns ( 71.33 % ) " "Info: Total cell delay = 3.065 ns ( 71.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 28.67 % ) " "Info: Total interconnect delay = 1.232 ns ( 28.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.297 ns" { Nfreq[7] Equal0~0 Equal0~4 compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.297 ns" { Nfreq[7] {} Nfreq[7]~combout {} Equal0~0 {} Equal0~4 {} compteur_f[7] {} } { 0.000ns 0.000ns 0.511ns 0.396ns 0.325ns } { 0.000ns 1.140ns 0.651ns 0.614ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[7] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.297 ns" { Nfreq[7] Equal0~0 Equal0~4 compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.297 ns" { Nfreq[7] {} Nfreq[7]~combout {} Equal0~0 {} Equal0~4 {} compteur_f[7] {} } { 0.000ns 0.000ns 0.511ns 0.396ns 0.325ns } { 0.000ns 1.140ns 0.651ns 0.614ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 17 09:02:37 2024 " "Info: Processing ended: Tue Sep 17 09:02:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
