<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="my_AD_DA_Exp_my_AD_Converter_0_0_synth_1" LaunchDir="/home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.runs/my_AD_DA_Exp_my_AD_Converter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="my_AD_DA_Exp_my_Vector_Length_Mod_0_0_synth_1" LaunchDir="/home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.runs/my_AD_DA_Exp_my_Vector_Length_Mod_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="my_AD_DA_Exp_my_Vector_Length_Mod_1_0_synth_1" LaunchDir="/home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.runs/my_AD_DA_Exp_my_Vector_Length_Mod_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="my_AD_DA_Exp_processing_system7_0_0_synth_1" LaunchDir="/home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.runs/my_AD_DA_Exp_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="my_AD_DA_Exp_my_DA_Converter_0_0_synth_1" LaunchDir="/home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.runs/my_AD_DA_Exp_my_DA_Converter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="my_AD_DA_Exp_my_AD_Converter_0_0_synth_1"/>
		<Parent Id="my_AD_DA_Exp_my_Vector_Length_Mod_0_0_synth_1"/>
		<Parent Id="my_AD_DA_Exp_my_Vector_Length_Mod_1_0_synth_1"/>
		<Parent Id="my_AD_DA_Exp_processing_system7_0_0_synth_1"/>
		<Parent Id="my_AD_DA_Exp_my_DA_Converter_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="my_AD_DA_Exp_my_AD_Converter_0_0_synth_1"/>
		<Parent Id="my_AD_DA_Exp_my_Vector_Length_Mod_0_0_synth_1"/>
		<Parent Id="my_AD_DA_Exp_my_Vector_Length_Mod_1_0_synth_1"/>
		<Parent Id="my_AD_DA_Exp_processing_system7_0_0_synth_1"/>
		<Parent Id="my_AD_DA_Exp_my_DA_Converter_0_0_synth_1"/>
	</Run>
</Runs>

