

================================================================
== Vitis HLS Report for 'case_1_Pipeline_L_s6_1'
================================================================
* Date:           Fri Jan 23 09:54:33 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_componentsolution_tmp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.360 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       35|       35|  0.420 us|  0.420 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_s6_1  |       33|       33|         3|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m18 = alloca i32 1" [cc/case_1.cc:22]   --->   Operation 6 'alloca' 'm18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_s6_0 = alloca i32 1" [cc/case_1.cc:330]   --->   Operation 7 'alloca' 'i_s6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul_i1557_31_cast929_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %mul_i1557_31_cast929"   --->   Operation 8 'read' 'mul_i1557_31_cast929_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_ln321_90_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln321_90"   --->   Operation 9 'read' 'add_ln321_90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_i1557_31_cast929_cast = sext i3 %mul_i1557_31_cast929_read"   --->   Operation 10 'sext' 'mul_i1557_31_cast929_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_8, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln330 = store i6 0, i6 %i_s6_0" [cc/case_1.cc:330]   --->   Operation 12 'store' 'store_ln330' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %add_ln321_90_read, i32 %m18" [cc/case_1.cc:22]   --->   Operation 13 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc1273"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_s6_0_1 = load i6 %i_s6_0" [cc/case_1.cc:330]   --->   Operation 15 'load' 'i_s6_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.82ns)   --->   "%icmp_ln330 = icmp_eq  i6 %i_s6_0_1, i6 32" [cc/case_1.cc:330]   --->   Operation 16 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.82ns)   --->   "%add_ln330 = add i6 %i_s6_0_1, i6 1" [cc/case_1.cc:330]   --->   Operation 17 'add' 'add_ln330' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln330 = br i1 %icmp_ln330, void %fpga_resource_hint.for.inc1273.16, void %for.end1275.exitStub" [cc/case_1.cc:330]   --->   Operation 18 'br' 'br_ln330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln330 = zext i6 %i_s6_0_1" [cc/case_1.cc:330]   --->   Operation 19 'zext' 'zext_ln330' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_data_8_addr = getelementptr i3 %in_data_8, i64 0, i64 %zext_ln330" [cc/case_1.cc:331]   --->   Operation 20 'getelementptr' 'in_data_8_addr' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%in_data_8_load = load i5 %in_data_8_addr" [cc/case_1.cc:331]   --->   Operation 21 'load' 'in_data_8_load' <Predicate = (!icmp_ln330)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln330 = store i6 %add_ln330, i6 %i_s6_0" [cc/case_1.cc:330]   --->   Operation 22 'store' 'store_ln330' <Predicate = (!icmp_ln330)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 23 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load = load i5 %in_data_8_addr" [cc/case_1.cc:331]   --->   Operation 23 'load' 'in_data_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%m18_load = load i32 %m18"   --->   Operation 53 'load' 'm18_load' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %m18_31_out, i32 %m18_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln330)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.36>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%m18_load_1 = load i32 %m18" [cc/case_1.cc:332]   --->   Operation 24 'load' 'm18_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln966 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:966]   --->   Operation 25 'specpipeline' 'specpipeline_ln966' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [cc/case_1.cc:22]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [cc/case_1.cc:330]   --->   Operation 27 'specloopname' 'specloopname_ln330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [cc/case_1.cc:330]   --->   Operation 28 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln331 = sext i3 %in_data_8_load" [cc/case_1.cc:331]   --->   Operation 29 'sext' 'sext_ln331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.22ns)   --->   "%m152 = mul i6 %sext_ln331, i6 %mul_i1557_31_cast929_cast" [cc/case_1.cc:331]   --->   Operation 30 'mul' 'm152' <Predicate = true> <Delay = 3.22> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:77]   --->   Operation 31 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specfucore_ln75 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:75]   --->   Operation 32 'specfucore' 'specfucore_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specfucore_ln556 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:556]   --->   Operation 33 'specfucore' 'specfucore_ln556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specfucore_ln524 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:524]   --->   Operation 34 'specfucore' 'specfucore_ln524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specfucore_ln486 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:486]   --->   Operation 35 'specfucore' 'specfucore_ln486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specfucore_ln452 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:452]   --->   Operation 36 'specfucore' 'specfucore_ln452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:42]   --->   Operation 37 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specfucore_ln417 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:417]   --->   Operation 38 'specfucore' 'specfucore_ln417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specfucore_ln383 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:383]   --->   Operation 39 'specfucore' 'specfucore_ln383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specfucore_ln348 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:348]   --->   Operation 40 'specfucore' 'specfucore_ln348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:314]   --->   Operation 41 'specfucore' 'specfucore_ln314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specfucore_ln280 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:280]   --->   Operation 42 'specfucore' 'specfucore_ln280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specfucore_ln247 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:247]   --->   Operation 43 'specfucore' 'specfucore_ln247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specfucore_ln215 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:215]   --->   Operation 44 'specfucore' 'specfucore_ln215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specfucore_ln181 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:181]   --->   Operation 45 'specfucore' 'specfucore_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specfucore_ln149 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:149]   --->   Operation 46 'specfucore' 'specfucore_ln149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specfucore_ln111 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:111]   --->   Operation 47 'specfucore' 'specfucore_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%rend94656 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [cc/case_1.cc:331]   --->   Operation 48 'specregionend' 'rend94656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln332 = sext i6 %m152" [cc/case_1.cc:332]   --->   Operation 49 'sext' 'sext_ln332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.55ns)   --->   "%m18_1 = add i32 %sext_ln332, i32 %m18_load_1" [cc/case_1.cc:332]   --->   Operation 50 'add' 'm18_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m18_1, i32 %m18" [cc/case_1.cc:22]   --->   Operation 51 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln330 = br void %for.inc1273" [cc/case_1.cc:330]   --->   Operation 52 'br' 'br_ln330' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 5.001ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln330', cc/case_1.cc:330) of constant 0 on local variable 'i_s6_0', cc/case_1.cc:330 [11]  (1.588 ns)
	'load' operation 6 bit ('i_s6_0', cc/case_1.cc:330) on local variable 'i_s6_0', cc/case_1.cc:330 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln330', cc/case_1.cc:330) [16]  (1.825 ns)
	'store' operation 0 bit ('store_ln330', cc/case_1.cc:330) of variable 'add_ln330', cc/case_1.cc:330 on local variable 'i_s6_0', cc/case_1.cc:330 [50]  (1.588 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_8_load', cc/case_1.cc:331) on array 'in_data_8' [27]  (2.322 ns)

 <State 3>: 7.360ns
The critical path consists of the following:
	'mul' operation 6 bit ('m152', cc/case_1.cc:331) [29]  (3.220 ns)
	'add' operation 32 bit ('m18', cc/case_1.cc:332) [49]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', cc/case_1.cc:22) of variable 'm18', cc/case_1.cc:332 on local variable 'm18', cc/case_1.cc:22 [51]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
