<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3730" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3730{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3730{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3730{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3730{left:69px;bottom:1084px;}
#t5_3730{left:95px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t6_3730{left:292px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3730{left:95px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t8_3730{left:95px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.9px;}
#t9_3730{left:95px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_3730{left:285px;bottom:1037px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#tb_3730{left:374px;bottom:1037px;letter-spacing:-0.12px;word-spacing:-0.4px;}
#tc_3730{left:423px;bottom:1037px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#td_3730{left:516px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#te_3730{left:95px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tf_3730{left:95px;bottom:1004px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tg_3730{left:95px;bottom:987px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_3730{left:95px;bottom:970px;letter-spacing:-0.2px;word-spacing:-0.44px;}
#ti_3730{left:69px;bottom:944px;}
#tj_3730{left:95px;bottom:947px;letter-spacing:-0.17px;word-spacing:-0.75px;}
#tk_3730{left:257px;bottom:947px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#tl_3730{left:95px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_3730{left:95px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_3730{left:95px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_3730{left:95px;bottom:880px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tp_3730{left:95px;bottom:863px;letter-spacing:-0.15px;word-spacing:-0.86px;}
#tq_3730{left:95px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_3730{left:95px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_3730{left:69px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_3730{left:69px;bottom:781px;letter-spacing:-0.15px;word-spacing:-1.39px;}
#tu_3730{left:69px;bottom:764px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tv_3730{left:69px;bottom:747px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_3730{left:69px;bottom:730px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tx_3730{left:69px;bottom:706px;letter-spacing:-0.17px;word-spacing:-1px;}
#ty_3730{left:69px;bottom:689px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3730{left:69px;bottom:672px;letter-spacing:-0.16px;word-spacing:-1.1px;}
#t10_3730{left:69px;bottom:655px;letter-spacing:-0.17px;word-spacing:-0.68px;}
#t11_3730{left:69px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_3730{left:69px;bottom:614px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t13_3730{left:69px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_3730{left:69px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t15_3730{left:69px;bottom:556px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#t16_3730{left:69px;bottom:539px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#t17_3730{left:69px;bottom:522px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t18_3730{left:69px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t19_3730{left:69px;bottom:481px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1a_3730{left:69px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_3730{left:69px;bottom:440px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t1c_3730{left:69px;bottom:423px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_3730{left:69px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1e_3730{left:69px;bottom:360px;letter-spacing:0.13px;}
#t1f_3730{left:155px;bottom:360px;letter-spacing:0.13px;}
#t1g_3730{left:69px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_3730{left:69px;bottom:319px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1i_3730{left:69px;bottom:302px;letter-spacing:-0.38px;word-spacing:-0.99px;}
#t1j_3730{left:184px;bottom:302px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#t1k_3730{left:69px;bottom:286px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t1l_3730{left:69px;bottom:269px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1m_3730{left:69px;bottom:244px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t1n_3730{left:69px;bottom:218px;}
#t1o_3730{left:95px;bottom:221px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1p_3730{left:95px;bottom:205px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1q_3730{left:95px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1r_3730{left:95px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1s_3730{left:95px;bottom:154px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t1t_3730{left:95px;bottom:137px;letter-spacing:-0.19px;word-spacing:-0.43px;}

.s1_3730{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3730{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3730{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3730{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3730{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3730{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3730" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3730Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3730" style="-webkit-user-select: none;"><object width="935" height="1210" data="3730/3730.svg" type="image/svg+xml" id="pdf3730" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3730" class="t s1_3730">20-22 </span><span id="t2_3730" class="t s1_3730">Vol. 3B </span>
<span id="t3_3730" class="t s2_3730">PERFORMANCE MONITORING </span>
<span id="t4_3730" class="t s3_3730">• </span><span id="t5_3730" class="t s4_3730">PEBS Interrupt Threshold</span><span id="t6_3730" class="t s5_3730">: This field specifies the threshold value to trigger a performance interrupt and </span>
<span id="t7_3730" class="t s5_3730">notify software that the PEBS buffer is nearly full. This field is programmed with the linear address of the first </span>
<span id="t8_3730" class="t s5_3730">byte of the PEBS record within the PEBS buffer that represents the threshold record. After the processor writes </span>
<span id="t9_3730" class="t s5_3730">a PEBS record and updates </span><span id="ta_3730" class="t s4_3730">PEBS Index</span><span id="tb_3730" class="t s5_3730">, if the </span><span id="tc_3730" class="t s4_3730">PEBS Index </span><span id="td_3730" class="t s5_3730">reaches the threshold value of this field, the </span>
<span id="te_3730" class="t s5_3730">processor will generate a performance interrupt. This is the same interrupt that is generated by a performance </span>
<span id="tf_3730" class="t s5_3730">counter overflow, as programmed in the Performance Monitoring Counters vector in the Local Vector Table of </span>
<span id="tg_3730" class="t s5_3730">the Local APIC. When a performance interrupt due to PEBS buffer full is generated, the IA32_PERF_- </span>
<span id="th_3730" class="t s5_3730">GLOBAL_STATUS.PEBS_Ovf bit will be set. </span>
<span id="ti_3730" class="t s3_3730">• </span><span id="tj_3730" class="t s4_3730">PEBS CounterX Reset</span><span id="tk_3730" class="t s5_3730">: This field allows software to set up PEBS counter overflow condition to occur at a rate </span>
<span id="tl_3730" class="t s5_3730">useful for profiling workload, thereby generating multiple PEBS records to facilitate characterizing the profile </span>
<span id="tm_3730" class="t s5_3730">the execution of test code. After each PEBS record is written, the processor checks each counter to see if it </span>
<span id="tn_3730" class="t s5_3730">overflowed and was enabled for PEBS (the corresponding bit in IA32_PEBS_ENABLED was set). If these </span>
<span id="to_3730" class="t s5_3730">conditions are met, then the reset value for each overflowed counter is loaded from the DS Buffer Management </span>
<span id="tp_3730" class="t s5_3730">Area. For example, if counter IA32_PMC0 caused a PEBS record to be written, then the value of “PEBS Counter </span>
<span id="tq_3730" class="t s5_3730">0 Reset” would be written to counter IA32_PMC0. If a counter is not enabled for PEBS, its value will not be </span>
<span id="tr_3730" class="t s5_3730">modified by the PEBS assist. </span>
<span id="ts_3730" class="t s4_3730">Performance Counter Prioritization </span>
<span id="tt_3730" class="t s5_3730">Performance monitoring interrupts are triggered by a counter transitioning from maximum count to zero (assuming </span>
<span id="tu_3730" class="t s5_3730">IA32_PerfEvtSelX.INT is set). This same transition will cause PEBS hardware to arm, but not trigger. PEBS hard- </span>
<span id="tv_3730" class="t s5_3730">ware triggers upon detection of the first PEBS event after the PEBS hardware has been armed (a 0 to 1 transition </span>
<span id="tw_3730" class="t s5_3730">of the counter). At this point, a PEBS assist will be undertaken by the processor. </span>
<span id="tx_3730" class="t s5_3730">Performance counters (fixed and general-purpose) are prioritized in index order. That is, counter IA32_PMC0 takes </span>
<span id="ty_3730" class="t s5_3730">precedence over all other counters. Counter IA32_PMC1 takes precedence over counters IA32_PMC2 and </span>
<span id="tz_3730" class="t s5_3730">IA32_PMC3, and so on. This means that if simultaneous overflows or PEBS assists occur, the appropriate action will </span>
<span id="t10_3730" class="t s5_3730">be taken for the highest priority performance counter. For example, if IA32_PMC1 cause an overflow interrupt and </span>
<span id="t11_3730" class="t s5_3730">IA32_PMC2 causes an PEBS assist simultaneously, then the overflow interrupt will be serviced first. </span>
<span id="t12_3730" class="t s5_3730">The PEBS threshold interrupt is triggered by the PEBS assist, and is by definition prioritized lower than the PEBS </span>
<span id="t13_3730" class="t s5_3730">assist. Hardware will not generate separate interrupts for each counter that simultaneously overflows. General- </span>
<span id="t14_3730" class="t s5_3730">purpose performance counters are prioritized over fixed counters. </span>
<span id="t15_3730" class="t s5_3730">If a counter is programmed with a precise (PEBS-enabled) event and programmed to generate a counter overflow </span>
<span id="t16_3730" class="t s5_3730">interrupt, the PEBS assist is serviced before the counter overflow interrupt is serviced. If in addition the PEBS inter- </span>
<span id="t17_3730" class="t s5_3730">rupt threshold is met, the </span>
<span id="t18_3730" class="t s5_3730">threshold interrupt is generated after the PEBS assist completes, followed by the counter overflow interrupt (two </span>
<span id="t19_3730" class="t s5_3730">separate interrupts are generated). </span>
<span id="t1a_3730" class="t s5_3730">Uncore counters may be programmed to interrupt one or more processor cores (see Section 20.3.1.2). It is </span>
<span id="t1b_3730" class="t s5_3730">possible for interrupts posted from the uncore facility to occur coincident with counter overflow interrupts from the </span>
<span id="t1c_3730" class="t s5_3730">processor core. Software must check core and uncore status registers to determine the exact origin of counter </span>
<span id="t1d_3730" class="t s5_3730">overflow interrupts. </span>
<span id="t1e_3730" class="t s6_3730">20.3.1.1.2 </span><span id="t1f_3730" class="t s6_3730">Load Latency Performance Monitoring Facility </span>
<span id="t1g_3730" class="t s5_3730">The load latency facility provides software a means to characterize the average load latency to different levels of </span>
<span id="t1h_3730" class="t s5_3730">cache/memory hierarchy. This facility requires processor supporting enhanced PEBS record format in the PEBS </span>
<span id="t1i_3730" class="t s5_3730">buffer, see Table </span><span id="t1j_3730" class="t s5_3730">20-3. This field measures the load latency from load's first dispatch of till final data writeback from </span>
<span id="t1k_3730" class="t s5_3730">the memory subsystem. The latency is reported for retired demand load operations and in core cycles (it accounts </span>
<span id="t1l_3730" class="t s5_3730">for re-dispatches). </span>
<span id="t1m_3730" class="t s5_3730">To use this feature software must assure: </span>
<span id="t1n_3730" class="t s3_3730">• </span><span id="t1o_3730" class="t s5_3730">One of the IA32_PERFEVTSELx MSR is programmed to specify the event unit MEM_INST_RETIRED, and the </span>
<span id="t1p_3730" class="t s5_3730">LATENCY_ABOVE_THRESHOLD event mask must be specified (IA32_PerfEvtSelX[15:0] = 100H). The corre- </span>
<span id="t1q_3730" class="t s5_3730">sponding counter IA32_PMCx will accumulate event counts for architecturally visible loads which exceed the </span>
<span id="t1r_3730" class="t s5_3730">programmed latency threshold specified separately in a MSR. Stores are ignored when this event is </span>
<span id="t1s_3730" class="t s5_3730">programmed. The CMASK or INV fields of the IA32_PerfEvtSelX register used for counting load latency must be </span>
<span id="t1t_3730" class="t s5_3730">0. Writing other values will result in undefined behavior. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
