 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : mac_col
Version: K-2015.06-SP2
Date   : Mon Mar 10 14:48:39 2025
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: key_q_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product7_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_61_/CP (EDFQD4)                                        0.000     0.000      0.000 r
  key_q_reg_61_/Q (EDFQD4)                                         0.023     0.117      0.117 f
  key_q[61] (net)                               3        0.007               0.000      0.117 f
  mac_8in_instance/b[61] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.117 f
  mac_8in_instance/b[61] (net)                           0.007               0.000      0.117 f
  mac_8in_instance/U1630/ZN (XNR2D4)                               0.055     0.112      0.229 r
  mac_8in_instance/n1850 (net)                 12        0.015               0.000      0.229 r
  mac_8in_instance/U302/ZN (ND2D2)                                 0.036     0.035      0.264 f
  mac_8in_instance/n433 (net)                   3        0.004               0.000      0.264 f
  mac_8in_instance/U1656/Z (BUFFD2)                                0.025     0.049      0.313 f
  mac_8in_instance/n1851 (net)                  6        0.005               0.000      0.313 f
  mac_8in_instance/U1657/ZN (OAI22D1)                              0.099     0.069      0.382 r
  mac_8in_instance/n501 (net)                   1        0.002               0.000      0.382 r
  mac_8in_instance/U1695/CO (FA1D1)                                0.036     0.074      0.456 r
  mac_8in_instance/n508 (net)                   1        0.002               0.000      0.456 r
  mac_8in_instance/U1697/S (FA1D1)                                 0.036     0.148      0.605 f
  mac_8in_instance/n516 (net)                   2        0.003               0.000      0.605 f
  mac_8in_instance/U1272/ZN (ND2D1)                                0.035     0.028      0.633 r
  mac_8in_instance/n1799 (net)                  2        0.002               0.000      0.633 r
  mac_8in_instance/U642/ZN (OAI21D1)                               0.062     0.054      0.687 f
  mac_8in_instance/n517 (net)                   1        0.004               0.000      0.687 f
  mac_8in_instance/U1700/ZN (AOI21D4)                              0.058     0.061      0.747 r
  mac_8in_instance/n1847 (net)                  4        0.006               0.000      0.747 r
  mac_8in_instance/U205/ZN (INVD2)                                 0.027     0.029      0.776 f
  mac_8in_instance/n1833 (net)                  3        0.006               0.000      0.776 f
  mac_8in_instance/U2180/ZN (AOI21D2)                              0.049     0.033      0.809 r
  mac_8in_instance/n1354 (net)                  1        0.002               0.000      0.809 r
  mac_8in_instance/U4/Z (CKXOR2D1)                                 0.031     0.073      0.883 r
  mac_8in_instance/N128 (net)                   1        0.001               0.000      0.883 r
  mac_8in_instance/product7_reg_13_/D (DFKCNQD1)                   0.031     0.000      0.883 r
  data arrival time                                                                     0.883

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product7_reg_13_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: key_q_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product7_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_61_/CP (EDFQD4)                                        0.000     0.000      0.000 r
  key_q_reg_61_/Q (EDFQD4)                                         0.023     0.117      0.117 f
  key_q[61] (net)                               3        0.007               0.000      0.117 f
  mac_8in_instance/b[61] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.117 f
  mac_8in_instance/b[61] (net)                           0.007               0.000      0.117 f
  mac_8in_instance/U1630/ZN (XNR2D4)                               0.055     0.112      0.229 r
  mac_8in_instance/n1850 (net)                 12        0.015               0.000      0.229 r
  mac_8in_instance/U302/ZN (ND2D2)                                 0.036     0.035      0.264 f
  mac_8in_instance/n433 (net)                   3        0.004               0.000      0.264 f
  mac_8in_instance/U1656/Z (BUFFD2)                                0.025     0.049      0.313 f
  mac_8in_instance/n1851 (net)                  6        0.005               0.000      0.313 f
  mac_8in_instance/U1657/ZN (OAI22D1)                              0.099     0.069      0.382 r
  mac_8in_instance/n501 (net)                   1        0.002               0.000      0.382 r
  mac_8in_instance/U1695/CO (FA1D1)                                0.036     0.074      0.456 r
  mac_8in_instance/n508 (net)                   1        0.002               0.000      0.456 r
  mac_8in_instance/U1697/S (FA1D1)                                 0.036     0.148      0.605 f
  mac_8in_instance/n516 (net)                   2        0.003               0.000      0.605 f
  mac_8in_instance/U1272/ZN (ND2D1)                                0.035     0.028      0.633 r
  mac_8in_instance/n1799 (net)                  2        0.002               0.000      0.633 r
  mac_8in_instance/U642/ZN (OAI21D1)                               0.062     0.054      0.687 f
  mac_8in_instance/n517 (net)                   1        0.004               0.000      0.687 f
  mac_8in_instance/U1700/ZN (AOI21D4)                              0.058     0.061      0.747 r
  mac_8in_instance/n1847 (net)                  4        0.006               0.000      0.747 r
  mac_8in_instance/U205/ZN (INVD2)                                 0.027     0.029      0.776 f
  mac_8in_instance/n1833 (net)                  3        0.006               0.000      0.776 f
  mac_8in_instance/U2191/ZN (AOI21D2)                              0.049     0.033      0.809 r
  mac_8in_instance/n1383 (net)                  1        0.002               0.000      0.809 r
  mac_8in_instance/U2192/Z (CKXOR2D1)                              0.031     0.073      0.883 r
  mac_8in_instance/N127 (net)                   1        0.001               0.000      0.883 r
  mac_8in_instance/product7_reg_12_/D (DFKCNQD1)                   0.031     0.000      0.883 r
  data arrival time                                                                     0.883

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product7_reg_12_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: query_q_reg_54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product6_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  query_q_reg_54_/CP (EDFQD4)                                      0.000     0.000      0.000 r
  query_q_reg_54_/Q (EDFQD4)                                       0.126     0.167      0.167 r
  q_out[54] (net)                               5        0.056               0.000      0.167 r
  mac_8in_instance/a[54] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.167 r
  mac_8in_instance/a[54] (net)                           0.056               0.000      0.167 r
  mac_8in_instance/U1277/ZN (XNR2D1)                               0.039     0.100      0.267 f
  mac_8in_instance/n292 (net)                   2        0.002               0.000      0.267 f
  mac_8in_instance/U32/ZN (OAI22D1)                                0.097     0.067      0.334 r
  mac_8in_instance/n307 (net)                   1        0.002               0.000      0.334 r
  mac_8in_instance/U1206/S (FA1D1)                                 0.028     0.159      0.493 f
  mac_8in_instance/n338 (net)                   1        0.001               0.000      0.493 f
  mac_8in_instance/U1595/S (FA1D0)                                 0.050     0.108      0.601 f
  mac_8in_instance/n345 (net)                   2        0.002               0.000      0.601 f
  mac_8in_instance/U912/ZN (NR2D1)                                 0.055     0.045      0.646 r
  mac_8in_instance/n1756 (net)                  2        0.002               0.000      0.646 r
  mac_8in_instance/U18/ZN (OAI21D1)                                0.053     0.047      0.693 f
  mac_8in_instance/n1745 (net)                  2        0.003               0.000      0.693 f
  mac_8in_instance/U1282/ZN (ND2D2)                                0.030     0.031      0.724 r
  mac_8in_instance/n52 (net)                    1        0.003               0.000      0.724 r
  mac_8in_instance/U9/ZN (ND2D3)                                   0.044     0.038      0.762 f
  mac_8in_instance/n1778 (net)                  6        0.010               0.000      0.762 f
  mac_8in_instance/U2300/ZN (AOI21D1)                              0.062     0.043      0.805 r
  mac_8in_instance/n1783 (net)                  1        0.002               0.000      0.805 r
  mac_8in_instance/U2302/Z (CKXOR2D1)                              0.031     0.077      0.882 r
  mac_8in_instance/N109 (net)                   1        0.001               0.000      0.882 r
  mac_8in_instance/product6_reg_10_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product6_reg_10_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: query_q_reg_54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product6_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  query_q_reg_54_/CP (EDFQD4)                                      0.000     0.000      0.000 r
  query_q_reg_54_/Q (EDFQD4)                                       0.126     0.167      0.167 r
  q_out[54] (net)                               5        0.056               0.000      0.167 r
  mac_8in_instance/a[54] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.167 r
  mac_8in_instance/a[54] (net)                           0.056               0.000      0.167 r
  mac_8in_instance/U1277/ZN (XNR2D1)                               0.039     0.100      0.267 f
  mac_8in_instance/n292 (net)                   2        0.002               0.000      0.267 f
  mac_8in_instance/U32/ZN (OAI22D1)                                0.097     0.067      0.334 r
  mac_8in_instance/n307 (net)                   1        0.002               0.000      0.334 r
  mac_8in_instance/U1206/S (FA1D1)                                 0.028     0.159      0.493 f
  mac_8in_instance/n338 (net)                   1        0.001               0.000      0.493 f
  mac_8in_instance/U1595/S (FA1D0)                                 0.050     0.108      0.601 f
  mac_8in_instance/n345 (net)                   2        0.002               0.000      0.601 f
  mac_8in_instance/U912/ZN (NR2D1)                                 0.055     0.045      0.646 r
  mac_8in_instance/n1756 (net)                  2        0.002               0.000      0.646 r
  mac_8in_instance/U18/ZN (OAI21D1)                                0.053     0.047      0.693 f
  mac_8in_instance/n1745 (net)                  2        0.003               0.000      0.693 f
  mac_8in_instance/U1282/ZN (ND2D2)                                0.030     0.031      0.724 r
  mac_8in_instance/n52 (net)                    1        0.003               0.000      0.724 r
  mac_8in_instance/U9/ZN (ND2D3)                                   0.044     0.038      0.762 f
  mac_8in_instance/n1778 (net)                  6        0.010               0.000      0.762 f
  mac_8in_instance/U1624/ZN (AOI21D1)                              0.062     0.043      0.805 r
  mac_8in_instance/n416 (net)                   1        0.002               0.000      0.805 r
  mac_8in_instance/U1125/Z (CKXOR2D1)                              0.031     0.077      0.882 r
  mac_8in_instance/N110 (net)                   1        0.001               0.000      0.882 r
  mac_8in_instance/product6_reg_11_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product6_reg_11_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: key_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product1_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_10_/CP (EDFQD2)                                        0.000     0.000      0.000 r
  key_q_reg_10_/Q (EDFQD2)                                         0.024     0.135      0.135 f
  key_q[10] (net)                               2        0.005               0.000      0.135 f
  mac_8in_instance/b[10] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.135 f
  mac_8in_instance/b[10] (net)                           0.005               0.000      0.135 f
  mac_8in_instance/U1349/ZN (XNR2D4)                               0.055     0.098      0.233 r
  mac_8in_instance/n732 (net)                  11        0.015               0.000      0.233 r
  mac_8in_instance/U1293/ZN (ND2D4)                                0.036     0.035      0.269 f
  mac_8in_instance/n57 (net)                    9        0.009               0.000      0.269 f
  mac_8in_instance/U49/ZN (OAI22D1)                                0.118     0.082      0.350 r
  mac_8in_instance/n772 (net)                   2        0.003               0.000      0.350 r
  mac_8in_instance/U1794/ZN (INVD1)                                0.038     0.036      0.387 f
  mac_8in_instance/n674 (net)                   1        0.002               0.000      0.387 f
  mac_8in_instance/U1803/S (FA1D1)                                 0.039     0.093      0.479 r
  mac_8in_instance/n690 (net)                   1        0.002               0.000      0.479 r
  mac_8in_instance/U1809/S (FA1D1)                                 0.038     0.140      0.619 r
  mac_8in_instance/n763 (net)                   2        0.002               0.000      0.619 r
  mac_8in_instance/U12/ZN (ND2D1)                                  0.053     0.045      0.665 f
  mac_8in_instance/n1453 (net)                  3        0.004               0.000      0.665 f
  mac_8in_instance/U10/ZN (OAI21D2)                                0.076     0.062      0.727 r
  mac_8in_instance/n1282 (net)                  4        0.006               0.000      0.727 r
  mac_8in_instance/U1270/ZN (ND2D1)                                0.039     0.040      0.767 f
  mac_8in_instance/n38 (net)                    1        0.002               0.000      0.767 f
  mac_8in_instance/U1269/ZN (CKND2D2)                              0.033     0.026      0.792 r
  mac_8in_instance/n77 (net)                    1        0.002               0.000      0.792 r
  mac_8in_instance/U1310/ZN (AOI21D2)                              0.030     0.022      0.815 f
  mac_8in_instance/n76 (net)                    1        0.002               0.000      0.815 f
  mac_8in_instance/U1309/Z (CKXOR2D1)                              0.031     0.068      0.882 r
  mac_8in_instance/N31 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product1_reg_12_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product1_reg_12_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_8in_instance/psum_0_3_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/psum_1_1_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_8in_instance/psum_0_3_reg_5_/CP (EDFQD1)                     0.000     0.000      0.000 r
  mac_8in_instance/psum_0_3_reg_5_/Q (EDFQD1)                      0.021     0.129      0.129 f
  mac_8in_instance/psum_0_3[5] (net)            2        0.001               0.000      0.129 f
  mac_8in_instance/U568/ZN (NR2D0)                                 0.109     0.073      0.202 r
  mac_8in_instance/n2400 (net)                  3        0.002               0.000      0.202 r
  mac_8in_instance/U443/ZN (OAI21D0)                               0.064     0.063      0.264 f
  mac_8in_instance/n2386 (net)                  2        0.002               0.000      0.264 f
  mac_8in_instance/U2404/ZN (AOI21D1)                              0.056     0.049      0.313 r
  mac_8in_instance/n1939 (net)                  1        0.001               0.000      0.313 r
  mac_8in_instance/U2405/ZN (OAI21D1)                              0.039     0.045      0.358 f
  mac_8in_instance/n2337 (net)                  2        0.002               0.000      0.358 f
  mac_8in_instance/U2411/ZN (AOI21D1)                              0.080     0.052      0.410 r
  mac_8in_instance/n2336 (net)                  2        0.003               0.000      0.410 r
  mac_8in_instance/U2412/ZN (OAI21D1)                              0.053     0.046      0.457 f
  mac_8in_instance/n2331 (net)                  2        0.003               0.000      0.457 f
  mac_8in_instance/U2413/ZN (AOI21D1)                              0.075     0.052      0.509 r
  mac_8in_instance/n2327 (net)                  2        0.002               0.000      0.509 r
  mac_8in_instance/U902/ZN (OAI21D0)                               0.080     0.066      0.574 f
  mac_8in_instance/n2322 (net)                  2        0.003               0.000      0.574 f
  mac_8in_instance/U2414/Z (AO21D1)                                0.025     0.068      0.642 f
  mac_8in_instance/n2315 (net)                  1        0.001               0.000      0.642 f
  mac_8in_instance/U2563/CO (FA1D0)                                0.037     0.085      0.728 f
  mac_8in_instance/n2316 (net)                  1        0.001               0.000      0.728 f
  mac_8in_instance/U2564/CO (FA1D0)                                0.042     0.094      0.821 f
  mac_8in_instance/n2318 (net)                  1        0.002               0.000      0.821 f
  mac_8in_instance/U2565/Z (CKXOR2D1)                              0.033     0.082      0.904 f
  mac_8in_instance/N242 (net)                   1        0.001               0.000      0.904 f
  mac_8in_instance/psum_1_1_reg_21_/D (EDFQD1)                     0.033     0.000      0.904 f
  data arrival time                                                                     0.904

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/psum_1_1_reg_21_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.096      0.904
  data required time                                                                    0.904
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.904
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: query_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product3_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  query_q_reg_29_/CP (EDFQD1)                                      0.000     0.000      0.000 r
  query_q_reg_29_/Q (EDFQD1)                                       0.050     0.149      0.149 f
  n72 (net)                                     5        0.007               0.000      0.149 f
  mac_8in_instance/a[29] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.149 f
  mac_8in_instance/a[29] (net)                           0.007               0.000      0.149 f
  mac_8in_instance/U1710/ZN (XNR2D1)                               0.039     0.104      0.253 f
  mac_8in_instance/n540 (net)                   2        0.002               0.000      0.253 f
  mac_8in_instance/U1711/ZN (OAI22D1)                              0.097     0.067      0.320 r
  mac_8in_instance/n545 (net)                   1        0.002               0.000      0.320 r
  mac_8in_instance/U1721/S (FA1D1)                                 0.033     0.164      0.483 f
  mac_8in_instance/n552 (net)                   1        0.002               0.000      0.483 f
  mac_8in_instance/U1727/CO (FA1D1)                                0.038     0.130      0.613 f
  mac_8in_instance/n646 (net)                   2        0.003               0.000      0.613 f
  mac_8in_instance/U125/ZN (NR2XD1)                                0.060     0.051      0.664 r
  mac_8in_instance/n1578 (net)                  3        0.005               0.000      0.664 r
  mac_8in_instance/U916/ZN (OAI21D2)                               0.045     0.041      0.705 f
  mac_8in_instance/n1608 (net)                  4        0.005               0.000      0.705 f
  mac_8in_instance/U1351/ZN (INVD1)                                0.024     0.024      0.729 r
  mac_8in_instance/n915 (net)                   1        0.001               0.000      0.729 r
  mac_8in_instance/U1947/ZN (OAI21D1)                              0.041     0.029      0.758 f
  mac_8in_instance/n916 (net)                   1        0.002               0.000      0.758 f
  mac_8in_instance/U1948/ZN (AOI21D2)                              0.049     0.051      0.809 r
  mac_8in_instance/n925 (net)                   1        0.002               0.000      0.809 r
  mac_8in_instance/U1949/Z (CKXOR2D1)                              0.031     0.074      0.882 r
  mac_8in_instance/N64 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product3_reg_13_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product3_reg_13_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: query_q_reg_34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product4_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  query_q_reg_34_/CP (EDFQD4)                                      0.000     0.000      0.000 r
  query_q_reg_34_/Q (EDFQD4)                                       0.127     0.167      0.167 r
  q_out[34] (net)                               5        0.057               0.000      0.167 r
  mac_8in_instance/a[34] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.167 r
  mac_8in_instance/a[34] (net)                           0.057               0.000      0.167 r
  mac_8in_instance/U397/ZN (XNR2D1)                                0.046     0.107      0.274 f
  mac_8in_instance/n1014 (net)                  2        0.004               0.000      0.274 f
  mac_8in_instance/U2011/ZN (OAI22D1)                              0.097     0.068      0.343 r
  mac_8in_instance/n1011 (net)                  1        0.002               0.000      0.343 r
  mac_8in_instance/U2016/CO (FA1D1)                                0.036     0.138      0.481 r
  mac_8in_instance/n1026 (net)                  1        0.002               0.000      0.481 r
  mac_8in_instance/U118/S (FA1D1)                                  0.040     0.152      0.633 f
  mac_8in_instance/n1661 (net)                  3        0.004               0.000      0.633 f
  mac_8in_instance/U258/ZN (ND2D1)                                 0.034     0.030      0.663 r
  mac_8in_instance/n93 (net)                    1        0.002               0.000      0.663 r
  mac_8in_instance/U1311/ZN (OAI21D2)                              0.041     0.032      0.695 f
  mac_8in_instance/n1671 (net)                  3        0.004               0.000      0.695 f
  mac_8in_instance/U1337/ZN (INVD1)                                0.029     0.029      0.723 r
  mac_8in_instance/n1065 (net)                  2        0.002               0.000      0.723 r
  mac_8in_instance/U2036/ZN (OAI21D1)                              0.034     0.025      0.749 f
  mac_8in_instance/n1066 (net)                  1        0.001               0.000      0.749 f
  mac_8in_instance/U2037/ZN (AOI21D1)                              0.062     0.056      0.805 r
  mac_8in_instance/n1069 (net)                  1        0.002               0.000      0.805 r
  mac_8in_instance/U1057/Z (CKXOR2D1)                              0.031     0.077      0.882 r
  mac_8in_instance/N79 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product4_reg_12_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product4_reg_12_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: query_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product0_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  query_q_reg_3_/CP (EDFQD4)                                       0.000     0.000      0.000 r
  query_q_reg_3_/Q (EDFQD4)                                        0.127     0.167      0.167 r
  q_out[3] (net)                                5        0.057               0.000      0.167 r
  mac_8in_instance/a[3] (mac_8in_bw8_bw_psum22_pr8)                          0.000      0.167 r
  mac_8in_instance/a[3] (net)                            0.057               0.000      0.167 r
  mac_8in_instance/U797/ZN (XNR2D0)                                0.067     0.124      0.291 r
  mac_8in_instance/n867 (net)                   2        0.003               0.000      0.291 r
  mac_8in_instance/U1209/ZN (OAI22D2)                              0.036     0.037      0.328 f
  mac_8in_instance/n870 (net)                   1        0.002               0.000      0.328 f
  mac_8in_instance/U1927/CO (FA1D1)                                0.034     0.142      0.470 f
  mac_8in_instance/n885 (net)                   1        0.002               0.000      0.470 f
  mac_8in_instance/U1933/S (FA1D1)                                 0.036     0.148      0.618 f
  mac_8in_instance/n878 (net)                   2        0.003               0.000      0.618 f
  mac_8in_instance/U1336/ZN (NR2XD1)                               0.051     0.046      0.664 r
  mac_8in_instance/n894 (net)                   3        0.004               0.000      0.664 r
  mac_8in_instance/U1333/ZN (OAI21D2)                              0.042     0.037      0.701 f
  mac_8in_instance/n1429 (net)                  3        0.004               0.000      0.701 f
  mac_8in_instance/U721/Z (BUFFD1)                                 0.021     0.051      0.752 f
  mac_8in_instance/n1430 (net)                  1        0.001               0.000      0.752 f
  mac_8in_instance/U2205/ZN (AOI21D1)                              0.062     0.053      0.805 r
  mac_8in_instance/n1436 (net)                  1        0.002               0.000      0.805 r
  mac_8in_instance/U719/Z (CKXOR2D1)                               0.031     0.077      0.882 r
  mac_8in_instance/N14 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product0_reg_11_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product0_reg_11_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: key_q_reg_41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product5_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_41_/CP (EDFQD4)                                        0.000     0.000      0.000 r
  key_q_reg_41_/Q (EDFQD4)                                         0.026     0.120      0.120 f
  key_q[41] (net)                               5        0.009               0.000      0.120 f
  mac_8in_instance/b[41] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.120 f
  mac_8in_instance/b[41] (net)                           0.009               0.000      0.120 f
  mac_8in_instance/U2061/ZN (XNR2D4)                               0.057     0.115      0.234 r
  mac_8in_instance/n1202 (net)                 11        0.016               0.000      0.234 r
  mac_8in_instance/U2063/ZN (CKND2D4)                              0.040     0.038      0.272 f
  mac_8in_instance/n1191 (net)                  9        0.011               0.000      0.272 f
  mac_8in_instance/U290/ZN (OAI22D1)                               0.118     0.079      0.351 r
  mac_8in_instance/n1149 (net)                  1        0.003               0.000      0.351 r
  mac_8in_instance/U256/S (HA1D1)                                  0.027     0.088      0.439 f
  mac_8in_instance/n1160 (net)                  2        0.002               0.000      0.439 f
  mac_8in_instance/U659/ZN (CKND2D0)                               0.056     0.039      0.478 r
  mac_8in_instance/n1719 (net)                  2        0.002               0.000      0.478 r
  mac_8in_instance/U662/ZN (INVD0)                                 0.026     0.029      0.507 f
  mac_8in_instance/n1161 (net)                  1        0.001               0.000      0.507 f
  mac_8in_instance/U293/ZN (AOI21D1)                               0.075     0.062      0.569 r
  mac_8in_instance/n1717 (net)                  2        0.002               0.000      0.569 r
  mac_8in_instance/U663/ZN (OAI21D1)                               0.051     0.047      0.616 f
  mac_8in_instance/n1712 (net)                  2        0.003               0.000      0.616 f
  mac_8in_instance/U2110/ZN (AOI21D2)                              0.062     0.045      0.661 r
  mac_8in_instance/n1708 (net)                  2        0.003               0.000      0.661 r
  mac_8in_instance/U1238/ZN (OAI21D2)                              0.042     0.037      0.698 f
  mac_8in_instance/n1694 (net)                  2        0.003               0.000      0.698 f
  mac_8in_instance/U1237/ZN (ND2D2)                                0.031     0.031      0.729 r
  mac_8in_instance/n1181 (net)                  1        0.004               0.000      0.729 r
  mac_8in_instance/U2114/ZN (ND2D4)                                0.040     0.034      0.763 f
  mac_8in_instance/n1731 (net)                  6        0.012               0.000      0.763 f
  mac_8in_instance/U6/ZN (AOI21D1)                                 0.062     0.042      0.805 r
  mac_8in_instance/n1735 (net)                  1        0.002               0.000      0.805 r
  mac_8in_instance/U2292/Z (CKXOR2D1)                              0.031     0.077      0.882 r
  mac_8in_instance/N93 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product5_reg_10_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product5_reg_10_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: key_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product2_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_23_/CP (EDFQD4)                                        0.000     0.000      0.000 r
  key_q_reg_23_/Q (EDFQD4)                                         0.019     0.114      0.114 f
  key_q[23] (net)                               3        0.004               0.000      0.114 f
  mac_8in_instance/b[23] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.114 f
  mac_8in_instance/b[23] (net)                           0.004               0.000      0.114 f
  mac_8in_instance/U55/Z (BUFFD2)                                  0.029     0.048      0.161 f
  mac_8in_instance/n188 (net)                   9        0.007               0.000      0.161 f
  mac_8in_instance/U768/ZN (XNR2D0)                                0.046     0.115      0.277 f
  mac_8in_instance/n149 (net)                   2        0.002               0.000      0.277 f
  mac_8in_instance/U162/ZN (OAI21D1)                               0.063     0.049      0.325 r
  mac_8in_instance/n151 (net)                   1        0.002               0.000      0.325 r
  mac_8in_instance/U1479/S (FA1D1)                                 0.033     0.154      0.479 f
  mac_8in_instance/n157 (net)                   1        0.002               0.000      0.479 f
  mac_8in_instance/U1483/CO (FA1D1)                                0.052     0.154      0.634 f
  mac_8in_instance/n264 (net)                   2        0.005               0.000      0.634 f
  mac_8in_instance/U1482/ZN (NR2XD2)                               0.040     0.034      0.668 r
  mac_8in_instance/n1551 (net)                  3        0.005               0.000      0.668 r
  mac_8in_instance/U11/ZN (OAI21D2)                                0.044     0.035      0.703 f
  mac_8in_instance/n1556 (net)                  3        0.004               0.000      0.703 f
  mac_8in_instance/U2230/ZN (CKND2)                                0.021     0.022      0.725 r
  mac_8in_instance/n1541 (net)                  2        0.002               0.000      0.725 r
  mac_8in_instance/U1244/ZN (OAI21D1)                              0.035     0.024      0.748 f
  mac_8in_instance/n1543 (net)                  1        0.001               0.000      0.748 f
  mac_8in_instance/U2235/ZN (AOI21D1)                              0.062     0.057      0.805 r
  mac_8in_instance/n1548 (net)                  1        0.002               0.000      0.805 r
  mac_8in_instance/U2236/Z (CKXOR2D1)                              0.031     0.077      0.882 r
  mac_8in_instance/N48 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product2_reg_13_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product2_reg_13_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: key_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product2_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_22_/CP (EDFQD2)                                        0.000     0.000      0.000 r
  key_q_reg_22_/Q (EDFQD2)                                         0.024     0.135      0.135 f
  key_q[22] (net)                               2        0.005               0.000      0.135 f
  mac_8in_instance/b[22] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.135 f
  mac_8in_instance/b[22] (net)                           0.005               0.000      0.135 f
  mac_8in_instance/U1460/ZN (XNR2D4)                               0.052     0.096      0.231 r
  mac_8in_instance/n279 (net)                  12        0.013               0.000      0.231 r
  mac_8in_instance/U51/ZN (ND2D2)                                  0.048     0.042      0.273 f
  mac_8in_instance/n280 (net)                   8        0.008               0.000      0.273 f
  mac_8in_instance/U35/ZN (OAI22D1)                                0.118     0.080      0.354 r
  mac_8in_instance/n194 (net)                   1        0.003               0.000      0.354 r
  mac_8in_instance/U1506/CO (HA1D1)                                0.034     0.072      0.425 r
  mac_8in_instance/n166 (net)                   1        0.002               0.000      0.425 r
  mac_8in_instance/U145/S (FA1D1)                                  0.038     0.091      0.516 r
  mac_8in_instance/n190 (net)                   1        0.002               0.000      0.516 r
  mac_8in_instance/U1505/S (FA1D1)                                 0.040     0.092      0.609 f
  mac_8in_instance/n1500 (net)                  3        0.004               0.000      0.609 f
  mac_8in_instance/U903/ZN (ND2D1)                                 0.038     0.032      0.641 r
  mac_8in_instance/n1501 (net)                  2        0.003               0.000      0.641 r
  mac_8in_instance/U1218/ZN (OAI21D2)                              0.033     0.037      0.678 f
  mac_8in_instance/n259 (net)                   1        0.002               0.000      0.678 f
  mac_8in_instance/U1240/ZN (AOI21D2)                              0.064     0.057      0.735 r
  mac_8in_instance/n1529 (net)                  2        0.003               0.000      0.735 r
  mac_8in_instance/U2228/ZN (INVD2)                                0.028     0.030      0.765 f
  mac_8in_instance/n1565 (net)                  5        0.006               0.000      0.765 f
  mac_8in_instance/U2239/ZN (AOI21D1)                              0.062     0.039      0.805 r
  mac_8in_instance/n1561 (net)                  1        0.002               0.000      0.805 r
  mac_8in_instance/U2240/Z (CKXOR2D1)                              0.031     0.077      0.882 r
  mac_8in_instance/N46 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product2_reg_11_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product2_reg_11_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: key_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product2_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_22_/CP (EDFQD2)                                        0.000     0.000      0.000 r
  key_q_reg_22_/Q (EDFQD2)                                         0.024     0.135      0.135 f
  key_q[22] (net)                               2        0.005               0.000      0.135 f
  mac_8in_instance/b[22] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.135 f
  mac_8in_instance/b[22] (net)                           0.005               0.000      0.135 f
  mac_8in_instance/U1460/ZN (XNR2D4)                               0.052     0.096      0.231 r
  mac_8in_instance/n279 (net)                  12        0.013               0.000      0.231 r
  mac_8in_instance/U51/ZN (ND2D2)                                  0.048     0.042      0.273 f
  mac_8in_instance/n280 (net)                   8        0.008               0.000      0.273 f
  mac_8in_instance/U35/ZN (OAI22D1)                                0.118     0.080      0.354 r
  mac_8in_instance/n194 (net)                   1        0.003               0.000      0.354 r
  mac_8in_instance/U1506/CO (HA1D1)                                0.034     0.072      0.425 r
  mac_8in_instance/n166 (net)                   1        0.002               0.000      0.425 r
  mac_8in_instance/U145/S (FA1D1)                                  0.038     0.091      0.516 r
  mac_8in_instance/n190 (net)                   1        0.002               0.000      0.516 r
  mac_8in_instance/U1505/S (FA1D1)                                 0.040     0.092      0.609 f
  mac_8in_instance/n1500 (net)                  3        0.004               0.000      0.609 f
  mac_8in_instance/U903/ZN (ND2D1)                                 0.038     0.032      0.641 r
  mac_8in_instance/n1501 (net)                  2        0.003               0.000      0.641 r
  mac_8in_instance/U1218/ZN (OAI21D2)                              0.033     0.037      0.678 f
  mac_8in_instance/n259 (net)                   1        0.002               0.000      0.678 f
  mac_8in_instance/U1240/ZN (AOI21D2)                              0.064     0.057      0.735 r
  mac_8in_instance/n1529 (net)                  2        0.003               0.000      0.735 r
  mac_8in_instance/U2228/ZN (INVD2)                                0.028     0.030      0.765 f
  mac_8in_instance/n1565 (net)                  5        0.006               0.000      0.765 f
  mac_8in_instance/U2237/ZN (AOI21D1)                              0.062     0.039      0.805 r
  mac_8in_instance/n1555 (net)                  1        0.002               0.000      0.805 r
  mac_8in_instance/U2238/Z (CKXOR2D1)                              0.031     0.077      0.882 r
  mac_8in_instance/N45 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product2_reg_10_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product2_reg_10_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: key_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product2_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_22_/CP (EDFQD2)                                        0.000     0.000      0.000 r
  key_q_reg_22_/Q (EDFQD2)                                         0.024     0.135      0.135 f
  key_q[22] (net)                               2        0.005               0.000      0.135 f
  mac_8in_instance/b[22] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.135 f
  mac_8in_instance/b[22] (net)                           0.005               0.000      0.135 f
  mac_8in_instance/U1460/ZN (XNR2D4)                               0.052     0.096      0.231 r
  mac_8in_instance/n279 (net)                  12        0.013               0.000      0.231 r
  mac_8in_instance/U51/ZN (ND2D2)                                  0.048     0.042      0.273 f
  mac_8in_instance/n280 (net)                   8        0.008               0.000      0.273 f
  mac_8in_instance/U35/ZN (OAI22D1)                                0.118     0.080      0.354 r
  mac_8in_instance/n194 (net)                   1        0.003               0.000      0.354 r
  mac_8in_instance/U1506/CO (HA1D1)                                0.034     0.072      0.425 r
  mac_8in_instance/n166 (net)                   1        0.002               0.000      0.425 r
  mac_8in_instance/U145/S (FA1D1)                                  0.038     0.091      0.516 r
  mac_8in_instance/n190 (net)                   1        0.002               0.000      0.516 r
  mac_8in_instance/U1505/S (FA1D1)                                 0.040     0.092      0.609 f
  mac_8in_instance/n1500 (net)                  3        0.004               0.000      0.609 f
  mac_8in_instance/U903/ZN (ND2D1)                                 0.038     0.032      0.641 r
  mac_8in_instance/n1501 (net)                  2        0.003               0.000      0.641 r
  mac_8in_instance/U1218/ZN (OAI21D2)                              0.033     0.037      0.678 f
  mac_8in_instance/n259 (net)                   1        0.002               0.000      0.678 f
  mac_8in_instance/U1240/ZN (AOI21D2)                              0.064     0.057      0.735 r
  mac_8in_instance/n1529 (net)                  2        0.003               0.000      0.735 r
  mac_8in_instance/U2228/ZN (INVD2)                                0.028     0.030      0.765 f
  mac_8in_instance/n1565 (net)                  5        0.006               0.000      0.765 f
  mac_8in_instance/U2232/ZN (AOI21D1)                              0.062     0.039      0.805 r
  mac_8in_instance/n1534 (net)                  1        0.002               0.000      0.805 r
  mac_8in_instance/U2233/Z (CKXOR2D1)                              0.031     0.077      0.882 r
  mac_8in_instance/N47 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product2_reg_12_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product2_reg_12_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: query_q_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product4_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  query_q_reg_33_/CP (EDFQD4)                                      0.000     0.000      0.000 r
  query_q_reg_33_/Q (EDFQD4)                                       0.127     0.167      0.167 r
  q_out[33] (net)                               5        0.057               0.000      0.167 r
  mac_8in_instance/a[33] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.167 r
  mac_8in_instance/a[33] (net)                           0.057               0.000      0.167 r
  mac_8in_instance/U870/ZN (XNR2D0)                                0.042     0.105      0.273 f
  mac_8in_instance/n950 (net)                   2        0.002               0.000      0.273 f
  mac_8in_instance/U601/ZN (OAI22D0)                               0.133     0.073      0.345 r
  mac_8in_instance/n1691 (net)                  2        0.002               0.000      0.345 r
  mac_8in_instance/U366/ZN (CKND2D0)                               0.072     0.070      0.416 f
  mac_8in_instance/n1692 (net)                  3        0.002               0.000      0.416 f
  mac_8in_instance/U1452/ZN (OAI21D0)                              0.102     0.081      0.497 r
  mac_8in_instance/n1649 (net)                  2        0.002               0.000      0.497 r
  mac_8in_instance/U1263/ZN (AOI21D1)                              0.040     0.047      0.545 f
  mac_8in_instance/n1646 (net)                  2        0.002               0.000      0.545 f
  mac_8in_instance/U1985/ZN (OAI21D1)                              0.060     0.050      0.594 r
  mac_8in_instance/n1657 (net)                  2        0.002               0.000      0.594 r
  mac_8in_instance/U198/ZN (AOI21D1)                               0.038     0.037      0.632 f
  mac_8in_instance/n1641 (net)                  2        0.002               0.000      0.632 f
  mac_8in_instance/U230/ZN (OAI21D1)                               0.060     0.045      0.677 r
  mac_8in_instance/n1636 (net)                  2        0.002               0.000      0.677 r
  mac_8in_instance/U71/ZN (ND2D1)                                  0.038     0.038      0.714 f
  mac_8in_instance/n73 (net)                    1        0.002               0.000      0.714 f
  mac_8in_instance/U105/ZN (ND2D2)                                 0.043     0.034      0.749 r
  mac_8in_instance/n1672 (net)                  6        0.008               0.000      0.749 r
  mac_8in_instance/U1305/ZN (CKND2)                                0.017     0.019      0.768 f
  mac_8in_instance/n72 (net)                    1        0.002               0.000      0.768 f
  mac_8in_instance/U610/ZN (OAI211D2)                              0.057     0.038      0.806 r
  mac_8in_instance/n1689 (net)                  2        0.003               0.000      0.806 r
  mac_8in_instance/U1063/Z (CKXOR2D1)                              0.031     0.076      0.882 r
  mac_8in_instance/N81 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product4_reg_14_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product4_reg_14_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: key_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product2_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_21_/CP (EDFQD4)                                        0.000     0.000      0.000 r
  key_q_reg_21_/Q (EDFQD4)                                         0.025     0.119      0.119 f
  key_q[21] (net)                               5        0.008               0.000      0.119 f
  mac_8in_instance/b[21] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.119 f
  mac_8in_instance/b[21] (net)                           0.008               0.000      0.119 f
  mac_8in_instance/U759/Z (BUFFD2)                                 0.030     0.050      0.169 f
  mac_8in_instance/n213 (net)                   8        0.008               0.000      0.169 f
  mac_8in_instance/U733/ZN (XNR2D0)                                0.048     0.117      0.286 f
  mac_8in_instance/n176 (net)                   2        0.002               0.000      0.286 f
  mac_8in_instance/U1480/ZN (OAI22D1)                              0.100     0.071      0.357 r
  mac_8in_instance/n174 (net)                   1        0.002               0.000      0.357 r
  mac_8in_instance/U152/CO (FA1D1)                                 0.042     0.151      0.507 r
  mac_8in_instance/n178 (net)                   2        0.003               0.000      0.507 r
  mac_8in_instance/U1499/ZN (ND2D1)                                0.026     0.028      0.535 f
  mac_8in_instance/n182 (net)                   1        0.001               0.000      0.535 f
  mac_8in_instance/U1500/ZN (CKND2D1)                              0.039     0.029      0.564 r
  mac_8in_instance/n267 (net)                   2        0.002               0.000      0.564 r
  mac_8in_instance/U265/ZN (NR2D1)                                 0.024     0.023      0.587 f
  mac_8in_instance/n1539 (net)                  2        0.002               0.000      0.587 f
  mac_8in_instance/U596/ZN (INVD0)                                 0.058     0.041      0.627 r
  mac_8in_instance/n1536 (net)                  3        0.003               0.000      0.627 r
  mac_8in_instance/U1504/ZN (ND2D1)                                0.038     0.038      0.665 f
  mac_8in_instance/n273 (net)                   2        0.002               0.000      0.665 f
  mac_8in_instance/U364/ZN (NR2D1)                                 0.054     0.046      0.711 r
  mac_8in_instance/n275 (net)                   2        0.002               0.000      0.711 r
  mac_8in_instance/U363/ZN (CKND2D0)                               0.041     0.042      0.753 f
  mac_8in_instance/n277 (net)                   1        0.001               0.000      0.753 f
  mac_8in_instance/U1550/ZN (OAI21D1)                              0.068     0.050      0.803 r
  mac_8in_instance/n1570 (net)                  2        0.002               0.000      0.803 r
  mac_8in_instance/U264/Z (CKXOR2D1)                               0.031     0.079      0.882 r
  mac_8in_instance/N49 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product2_reg_14_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product2_reg_14_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: key_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_17_/CP (EDFQD4)                                        0.000     0.000      0.000 r
  key_q_reg_17_/Q (EDFQD4)                                         0.024     0.108      0.108 r
  key_q[17] (net)                               2        0.005               0.000      0.108 r
  mac_8in_instance/b[17] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.108 r
  mac_8in_instance/b[17] (net)                           0.005               0.000      0.108 r
  mac_8in_instance/U864/ZN (INVD1)                                 0.018     0.018      0.126 f
  mac_8in_instance/n143 (net)                   1        0.002               0.000      0.126 f
  mac_8in_instance/U863/ZN (INVD2)                                 0.060     0.039      0.165 r
  mac_8in_instance/n235 (net)                   9        0.013               0.000      0.165 r
  mac_8in_instance/U1536/ZN (XNR2D0)                               0.042     0.120      0.285 f
  mac_8in_instance/n234 (net)                   2        0.002               0.000      0.285 f
  mac_8in_instance/U587/ZN (OAI22D0)                               0.144     0.078      0.363 r
  mac_8in_instance/n1572 (net)                  2        0.002               0.000      0.363 r
  mac_8in_instance/U151/ZN (CKND2D1)                               0.056     0.052      0.415 f
  mac_8in_instance/n1573 (net)                  3        0.002               0.000      0.415 f
  mac_8in_instance/U1451/ZN (OAI21D0)                              0.102     0.078      0.493 r
  mac_8in_instance/n1523 (net)                  2        0.002               0.000      0.493 r
  mac_8in_instance/U1242/ZN (AOI21D1)                              0.040     0.047      0.540 f
  mac_8in_instance/n1520 (net)                  2        0.002               0.000      0.540 f
  mac_8in_instance/U22/ZN (OAI21D1)                                0.080     0.061      0.601 r
  mac_8in_instance/n1515 (net)                  2        0.003               0.000      0.601 r
  mac_8in_instance/U1543/ZN (AOI21D2)                              0.039     0.040      0.641 f
  mac_8in_instance/n1512 (net)                  2        0.003               0.000      0.641 f
  mac_8in_instance/U1241/ZN (OAI21D2)                              0.054     0.043      0.684 r
  mac_8in_instance/n1497 (net)                  2        0.003               0.000      0.684 r
  mac_8in_instance/U245/ZN (INVD0)                                 0.033     0.035      0.718 f
  mac_8in_instance/n1507 (net)                  2        0.002               0.000      0.718 f
  mac_8in_instance/U1035/ZN (OAI21D0)                              0.095     0.065      0.784 r
  mac_8in_instance/n1504 (net)                  1        0.002               0.000      0.784 r
  mac_8in_instance/U1033/ZN (XNR2D0)                               0.037     0.097      0.881 r
  mac_8in_instance/N43 (net)                    1        0.001               0.000      0.881 r
  mac_8in_instance/product2_reg_8_/D (DFKCNQD1)                    0.037     0.000      0.881 r
  data arrival time                                                                     0.881

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product2_reg_8_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.119      0.881
  data required time                                                                    0.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.881
  data arrival time                                                                    -0.881
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: query_q_reg_50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product6_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  query_q_reg_50_/CP (EDFQD4)                                      0.000     0.000      0.000 r
  query_q_reg_50_/Q (EDFQD4)                                       0.127     0.167      0.167 r
  q_out[50] (net)                               5        0.057               0.000      0.167 r
  mac_8in_instance/a[50] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.167 r
  mac_8in_instance/a[50] (net)                           0.057               0.000      0.167 r
  mac_8in_instance/U1565/ZN (XNR2D1)                               0.046     0.107      0.274 f
  mac_8in_instance/n353 (net)                   2        0.004               0.000      0.274 f
  mac_8in_instance/U1598/ZN (OAI22D2)                              0.071     0.058      0.332 r
  mac_8in_instance/n365 (net)                   1        0.002               0.000      0.332 r
  mac_8in_instance/U1604/S (FA1D1)                                 0.037     0.160      0.492 f
  mac_8in_instance/n372 (net)                   1        0.003               0.000      0.492 f
  mac_8in_instance/U1607/CO (FA1D4)                                0.041     0.140      0.632 f
  mac_8in_instance/n397 (net)                   2        0.006               0.000      0.632 f
  mac_8in_instance/U1342/ZN (CKND2D2)                              0.032     0.032      0.665 r
  mac_8in_instance/n1780 (net)                  2        0.003               0.000      0.665 r
  mac_8in_instance/U1341/ZN (OAI21D2)                              0.043     0.043      0.707 f
  mac_8in_instance/n1321 (net)                  3        0.004               0.000      0.707 f
  mac_8in_instance/U1340/ZN (CKND2)                                0.021     0.021      0.729 r
  mac_8in_instance/n1358 (net)                  2        0.002               0.000      0.729 r
  mac_8in_instance/U2185/ZN (OAI21D1)                              0.043     0.028      0.757 f
  mac_8in_instance/n1359 (net)                  1        0.002               0.000      0.757 f
  mac_8in_instance/U1213/ZN (AOI21D2)                              0.049     0.051      0.809 r
  mac_8in_instance/n1363 (net)                  1        0.002               0.000      0.809 r
  mac_8in_instance/U2186/Z (CKXOR2D1)                              0.031     0.073      0.882 r
  mac_8in_instance/N111 (net)                   1        0.001               0.000      0.882 r
  mac_8in_instance/product6_reg_12_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product6_reg_12_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: query_q_reg_34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product4_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  query_q_reg_34_/CP (EDFQD4)                                      0.000     0.000      0.000 r
  query_q_reg_34_/Q (EDFQD4)                                       0.127     0.167      0.167 r
  q_out[34] (net)                               5        0.057               0.000      0.167 r
  mac_8in_instance/a[34] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.167 r
  mac_8in_instance/a[34] (net)                           0.057               0.000      0.167 r
  mac_8in_instance/U397/ZN (XNR2D1)                                0.046     0.107      0.274 f
  mac_8in_instance/n1014 (net)                  2        0.004               0.000      0.274 f
  mac_8in_instance/U2011/ZN (OAI22D1)                              0.097     0.068      0.343 r
  mac_8in_instance/n1011 (net)                  1        0.002               0.000      0.343 r
  mac_8in_instance/U2016/CO (FA1D1)                                0.036     0.138      0.481 r
  mac_8in_instance/n1026 (net)                  1        0.002               0.000      0.481 r
  mac_8in_instance/U118/S (FA1D1)                                  0.040     0.152      0.633 f
  mac_8in_instance/n1661 (net)                  3        0.004               0.000      0.633 f
  mac_8in_instance/U258/ZN (ND2D1)                                 0.034     0.030      0.663 r
  mac_8in_instance/n93 (net)                    1        0.002               0.000      0.663 r
  mac_8in_instance/U1311/ZN (OAI21D2)                              0.041     0.032      0.695 f
  mac_8in_instance/n1671 (net)                  3        0.004               0.000      0.695 f
  mac_8in_instance/U1337/ZN (INVD1)                                0.029     0.029      0.723 r
  mac_8in_instance/n1065 (net)                  2        0.002               0.000      0.723 r
  mac_8in_instance/U1366/ZN (OAI21D1)                              0.033     0.025      0.749 f
  mac_8in_instance/n1054 (net)                  1        0.001               0.000      0.749 f
  mac_8in_instance/U2033/ZN (AOI21D1)                              0.062     0.056      0.805 r
  mac_8in_instance/n1063 (net)                  1        0.002               0.000      0.805 r
  mac_8in_instance/U1060/Z (CKXOR2D1)                              0.031     0.077      0.882 r
  mac_8in_instance/N80 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product4_reg_13_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product4_reg_13_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: query_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product3_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  query_q_reg_29_/CP (EDFQD1)                                      0.000     0.000      0.000 r
  query_q_reg_29_/Q (EDFQD1)                                       0.050     0.149      0.149 f
  n72 (net)                                     5        0.007               0.000      0.149 f
  mac_8in_instance/a[29] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.149 f
  mac_8in_instance/a[29] (net)                           0.007               0.000      0.149 f
  mac_8in_instance/U1710/ZN (XNR2D1)                               0.039     0.104      0.253 f
  mac_8in_instance/n540 (net)                   2        0.002               0.000      0.253 f
  mac_8in_instance/U1711/ZN (OAI22D1)                              0.097     0.067      0.320 r
  mac_8in_instance/n545 (net)                   1        0.002               0.000      0.320 r
  mac_8in_instance/U1721/S (FA1D1)                                 0.033     0.164      0.483 f
  mac_8in_instance/n552 (net)                   1        0.002               0.000      0.483 f
  mac_8in_instance/U1727/CO (FA1D1)                                0.038     0.130      0.613 f
  mac_8in_instance/n646 (net)                   2        0.003               0.000      0.613 f
  mac_8in_instance/U125/ZN (NR2XD1)                                0.060     0.051      0.664 r
  mac_8in_instance/n1578 (net)                  3        0.005               0.000      0.664 r
  mac_8in_instance/U916/ZN (OAI21D2)                               0.045     0.041      0.705 f
  mac_8in_instance/n1608 (net)                  4        0.005               0.000      0.705 f
  mac_8in_instance/U917/ZN (ND2D1)                                 0.025     0.026      0.731 r
  mac_8in_instance/n101 (net)                   1        0.001               0.000      0.731 r
  mac_8in_instance/U8/ZN (CKND2D1)                                 0.033     0.028      0.759 f
  mac_8in_instance/n649 (net)                   1        0.002               0.000      0.759 f
  mac_8in_instance/U1778/ZN (AOI21D2)                              0.049     0.049      0.808 r
  mac_8in_instance/n661 (net)                   1        0.002               0.000      0.808 r
  mac_8in_instance/U1782/Z (CKXOR2D1)                              0.031     0.074      0.882 r
  mac_8in_instance/N63 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product3_reg_12_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product3_reg_12_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: key_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product3_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_27_/CP (EDFQD4)                                        0.000     0.000      0.000 r
  key_q_reg_27_/Q (EDFQD4)                                         0.023     0.117      0.117 f
  key_q[27] (net)                               3        0.007               0.000      0.117 f
  mac_8in_instance/b[27] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.117 f
  mac_8in_instance/b[27] (net)                           0.007               0.000      0.117 f
  mac_8in_instance/U1236/ZN (XNR2D4)                               0.056     0.113      0.230 r
  mac_8in_instance/n656 (net)                  11        0.015               0.000      0.230 r
  mac_8in_instance/U48/ZN (CKND2D3)                                0.036     0.035      0.266 f
  mac_8in_instance/n586 (net)                   5        0.007               0.000      0.266 f
  mac_8in_instance/U43/Z (BUFFD2)                                  0.024     0.049      0.314 f
  mac_8in_instance/n657 (net)                   5        0.005               0.000      0.314 f
  mac_8in_instance/U480/ZN (OAI22D0)                               0.157     0.085      0.399 r
  mac_8in_instance/n628 (net)                   1        0.002               0.000      0.399 r
  mac_8in_instance/U1771/S (FA1D0)                                 0.050     0.199      0.598 f
  mac_8in_instance/n634 (net)                   2        0.002               0.000      0.598 f
  mac_8in_instance/U1772/ZN (NR2D1)                                0.071     0.054      0.652 r
  mac_8in_instance/n1586 (net)                  2        0.003               0.000      0.652 r
  mac_8in_instance/U1774/ZN (OAI21D2)                              0.042     0.043      0.694 f
  mac_8in_instance/n1584 (net)                  2        0.003               0.000      0.694 f
  mac_8in_instance/U1235/ZN (ND2D2)                                0.027     0.028      0.723 r
  mac_8in_instance/n642 (net)                   1        0.003               0.000      0.723 r
  mac_8in_instance/U108/ZN (ND2D3)                                 0.045     0.038      0.761 f
  mac_8in_instance/n1617 (net)                  6        0.010               0.000      0.761 f
  mac_8in_instance/U2256/ZN (AOI21D1)                              0.062     0.043      0.804 r
  mac_8in_instance/n1613 (net)                  1        0.002               0.000      0.804 r
  mac_8in_instance/U2257/Z (CKXOR2D1)                              0.031     0.077      0.882 r
  mac_8in_instance/N62 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product3_reg_11_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product3_reg_11_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: key_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product3_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_27_/CP (EDFQD4)                                        0.000     0.000      0.000 r
  key_q_reg_27_/Q (EDFQD4)                                         0.023     0.117      0.117 f
  key_q[27] (net)                               3        0.007               0.000      0.117 f
  mac_8in_instance/b[27] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.117 f
  mac_8in_instance/b[27] (net)                           0.007               0.000      0.117 f
  mac_8in_instance/U1236/ZN (XNR2D4)                               0.056     0.113      0.230 r
  mac_8in_instance/n656 (net)                  11        0.015               0.000      0.230 r
  mac_8in_instance/U48/ZN (CKND2D3)                                0.036     0.035      0.266 f
  mac_8in_instance/n586 (net)                   5        0.007               0.000      0.266 f
  mac_8in_instance/U43/Z (BUFFD2)                                  0.024     0.049      0.314 f
  mac_8in_instance/n657 (net)                   5        0.005               0.000      0.314 f
  mac_8in_instance/U480/ZN (OAI22D0)                               0.157     0.085      0.399 r
  mac_8in_instance/n628 (net)                   1        0.002               0.000      0.399 r
  mac_8in_instance/U1771/S (FA1D0)                                 0.050     0.199      0.598 f
  mac_8in_instance/n634 (net)                   2        0.002               0.000      0.598 f
  mac_8in_instance/U1772/ZN (NR2D1)                                0.071     0.054      0.652 r
  mac_8in_instance/n1586 (net)                  2        0.003               0.000      0.652 r
  mac_8in_instance/U1774/ZN (OAI21D2)                              0.042     0.043      0.694 f
  mac_8in_instance/n1584 (net)                  2        0.003               0.000      0.694 f
  mac_8in_instance/U1235/ZN (ND2D2)                                0.027     0.028      0.723 r
  mac_8in_instance/n642 (net)                   1        0.003               0.000      0.723 r
  mac_8in_instance/U108/ZN (ND2D3)                                 0.045     0.038      0.761 f
  mac_8in_instance/n1617 (net)                  6        0.010               0.000      0.761 f
  mac_8in_instance/U2247/ZN (AOI21D1)                              0.062     0.043      0.804 r
  mac_8in_instance/n1582 (net)                  1        0.002               0.000      0.804 r
  mac_8in_instance/U2249/Z (CKXOR2D1)                              0.031     0.077      0.882 r
  mac_8in_instance/N61 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product3_reg_10_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product3_reg_10_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: key_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_14_/CP (EDFQD1)                                        0.000     0.000      0.000 r
  key_q_reg_14_/Q (EDFQD1)                                         0.038     0.141      0.141 f
  key_q[14] (net)                               2        0.005               0.000      0.141 f
  mac_8in_instance/b[14] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.141 f
  mac_8in_instance/b[14] (net)                           0.005               0.000      0.141 f
  mac_8in_instance/U1785/ZN (XNR2D4)                               0.057     0.104      0.244 r
  mac_8in_instance/n1284 (net)                 12        0.016               0.000      0.244 r
  mac_8in_instance/U1374/ZN (ND2D2)                                0.054     0.047      0.292 f
  mac_8in_instance/n1285 (net)                  8        0.009               0.000      0.292 f
  mac_8in_instance/U1801/ZN (OAI22D2)                              0.079     0.059      0.351 r
  mac_8in_instance/n693 (net)                   1        0.003               0.000      0.351 r
  mac_8in_instance/U96/CO (HA1D0)                                  0.056     0.089      0.441 r
  mac_8in_instance/n685 (net)                   1        0.002               0.000      0.441 r
  mac_8in_instance/U156/S (FA1D1)                                  0.038     0.097      0.538 r
  mac_8in_instance/n706 (net)                   1        0.002               0.000      0.538 r
  mac_8in_instance/U1817/S (FA1D4)                                 0.046     0.105      0.643 f
  mac_8in_instance/n760 (net)                   2        0.005               0.000      0.643 f
  mac_8in_instance/U1245/ZN (ND2D2)                                0.025     0.023      0.666 r
  mac_8in_instance/n1458 (net)                  2        0.002               0.000      0.666 r
  mac_8in_instance/U16/ZN (OAI21D1)                                0.039     0.038      0.704 f
  mac_8in_instance/n761 (net)                   1        0.002               0.000      0.704 f
  mac_8in_instance/U1298/ZN (CKND2)                                0.028     0.026      0.730 r
  mac_8in_instance/n65 (net)                    1        0.005               0.000      0.730 r
  mac_8in_instance/U1243/ZN (ND2D4)                                0.036     0.033      0.763 f
  mac_8in_instance/n1454 (net)                  6        0.010               0.000      0.763 f
  mac_8in_instance/U5/ZN (AOI21D1)                                 0.062     0.041      0.804 r
  mac_8in_instance/n1451 (net)                  1        0.002               0.000      0.804 r
  mac_8in_instance/U2210/Z (CKXOR2D1)                              0.031     0.077      0.882 r
  mac_8in_instance/N29 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product1_reg_10_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product1_reg_10_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: key_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product3_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_25_/CP (EDFQD4)                                        0.000     0.000      0.000 r
  key_q_reg_25_/Q (EDFQD4)                                         0.030     0.123      0.123 f
  key_q[25] (net)                              10        0.012               0.000      0.123 f
  mac_8in_instance/b[25] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.123 f
  mac_8in_instance/b[25] (net)                           0.012               0.000      0.123 f
  mac_8in_instance/U1713/ZN (XNR2D4)                               0.058     0.117      0.240 r
  mac_8in_instance/n616 (net)                  11        0.017               0.000      0.240 r
  mac_8in_instance/U1260/ZN (ND2D4)                                0.039     0.040      0.280 f
  mac_8in_instance/n614 (net)                   9        0.011               0.000      0.280 f
  mac_8in_instance/U1756/ZN (OAI22D1)                              0.120     0.079      0.359 r
  mac_8in_instance/n596 (net)                   1        0.004               0.000      0.359 r
  mac_8in_instance/U210/S (HA1D1)                                  0.034     0.103      0.462 r
  mac_8in_instance/n608 (net)                   2        0.002               0.000      0.462 r
  mac_8in_instance/U669/Z (OR2D0)                                  0.047     0.054      0.516 r
  mac_8in_instance/n16 (net)                    2        0.002               0.000      0.516 r
  mac_8in_instance/U670/ZN (AOI21D1)                               0.045     0.040      0.556 f
  mac_8in_instance/n1599 (net)                  2        0.003               0.000      0.556 f
  mac_8in_instance/U1762/ZN (OAI21D2)                              0.056     0.049      0.604 r
  mac_8in_instance/n1594 (net)                  2        0.003               0.000      0.604 r
  mac_8in_instance/U1208/ZN (AOI21D2)                              0.035     0.035      0.639 f
  mac_8in_instance/n1589 (net)                  2        0.003               0.000      0.639 f
  mac_8in_instance/U1774/ZN (OAI21D2)                              0.056     0.043      0.683 r
  mac_8in_instance/n1584 (net)                  2        0.003               0.000      0.683 r
  mac_8in_instance/U674/ZN (INVD0)                                 0.033     0.035      0.718 f
  mac_8in_instance/n1620 (net)                  2        0.002               0.000      0.718 f
  mac_8in_instance/U1151/ZN (OAI21D0)                              0.095     0.065      0.783 r
  mac_8in_instance/n1625 (net)                  1        0.002               0.000      0.783 r
  mac_8in_instance/U1150/ZN (XNR2D0)                               0.037     0.097      0.880 r
  mac_8in_instance/N59 (net)                    1        0.001               0.000      0.880 r
  mac_8in_instance/product3_reg_8_/D (DFKCNQD1)                    0.037     0.000      0.880 r
  data arrival time                                                                     0.880

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product3_reg_8_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.119      0.881
  data required time                                                                    0.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.881
  data arrival time                                                                    -0.880
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: key_q_reg_45_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product5_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_45_/CP (EDFQD4)                                        0.000     0.000      0.000 r
  key_q_reg_45_/Q (EDFQD4)                                         0.023     0.118      0.118 f
  key_q[45] (net)                               3        0.007               0.000      0.118 f
  mac_8in_instance/b[45] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.118 f
  mac_8in_instance/b[45] (net)                           0.007               0.000      0.118 f
  mac_8in_instance/U2070/ZN (XNR2D4)                               0.042     0.109      0.227 f
  mac_8in_instance/n1315 (net)                  3        0.006               0.000      0.227 f
  mac_8in_instance/U187/Z (CKBD4)                                  0.028     0.050      0.276 f
  mac_8in_instance/n6 (net)                     9        0.011               0.000      0.276 f
  mac_8in_instance/U2076/ZN (OAI22D1)                              0.097     0.068      0.345 r
  mac_8in_instance/n1183 (net)                  1        0.002               0.000      0.345 r
  mac_8in_instance/U2115/CO (FA1D1)                                0.036     0.138      0.483 r
  mac_8in_instance/n1205 (net)                  1        0.002               0.000      0.483 r
  mac_8in_instance/U83/CO (FA1D1)                                  0.066     0.141      0.624 r
  mac_8in_instance/n1225 (net)                  2        0.006               0.000      0.624 r
  mac_8in_instance/U120/ZN (NR2XD2)                                0.030     0.036      0.660 f
  mac_8in_instance/n1732 (net)                  2        0.004               0.000      0.660 f
  mac_8in_instance/U73/ZN (CKND2)                                  0.022     0.021      0.681 r
  mac_8in_instance/n1206 (net)                  2        0.004               0.000      0.681 r
  mac_8in_instance/U2126/ZN (IND2D2)                               0.037     0.031      0.712 f
  mac_8in_instance/n1384 (net)                  3        0.004               0.000      0.712 f
  mac_8in_instance/U2153/ZN (CKND2)                                0.023     0.022      0.735 r
  mac_8in_instance/n1302 (net)                  2        0.003               0.000      0.735 r
  mac_8in_instance/U384/ZN (ND2D1)                                 0.037     0.030      0.764 f
  mac_8in_instance/n1312 (net)                  1        0.002               0.000      0.764 f
  mac_8in_instance/U382/ZN (OAI21D2)                               0.049     0.044      0.808 r
  mac_8in_instance/n1740 (net)                  2        0.002               0.000      0.808 r
  mac_8in_instance/U3/Z (CKXOR2D1)                                 0.031     0.074      0.882 r
  mac_8in_instance/N97 (net)                    1        0.001               0.000      0.882 r
  mac_8in_instance/product5_reg_14_/D (DFKCNQD1)                   0.031     0.000      0.882 r
  data arrival time                                                                     0.882

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product5_reg_14_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.882
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: query_q_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product7_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  query_q_reg_63_/CP (EDFQD4)                                      0.000     0.000      0.000 r
  query_q_reg_63_/Q (EDFQD4)                                       0.126     0.167      0.167 r
  q_out[63] (net)                               5        0.056               0.000      0.167 r
  mac_8in_instance/a[63] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.167 r
  mac_8in_instance/a[63] (net)                           0.056               0.000      0.167 r
  mac_8in_instance/U1645/ZN (XNR2D1)                               0.042     0.104      0.271 f
  mac_8in_instance/n428 (net)                   2        0.003               0.000      0.271 f
  mac_8in_instance/U1651/ZN (OAI22D2)                              0.079     0.043      0.313 r
  mac_8in_instance/n499 (net)                   1        0.003               0.000      0.313 r
  mac_8in_instance/U26/CO (HA1D0)                                  0.038     0.079      0.392 r
  mac_8in_instance/n436 (net)                   1        0.001               0.000      0.392 r
  mac_8in_instance/U1658/S (FA1D0)                                 0.057     0.116      0.508 r
  mac_8in_instance/n507 (net)                   1        0.002               0.000      0.508 r
  mac_8in_instance/U1697/S (FA1D1)                                 0.043     0.101      0.609 r
  mac_8in_instance/n516 (net)                   2        0.003               0.000      0.609 r
  mac_8in_instance/U1273/ZN (NR2XD1)                               0.034     0.029      0.638 f
  mac_8in_instance/n1798 (net)                  3        0.003               0.000      0.638 f
  mac_8in_instance/U1699/ZN (NR2D1)                                0.095     0.067      0.705 r
  mac_8in_instance/n518 (net)                   1        0.004               0.000      0.705 r
  mac_8in_instance/U1700/ZN (AOI21D4)                              0.037     0.044      0.749 f
  mac_8in_instance/n1847 (net)                  4        0.006               0.000      0.749 f
  mac_8in_instance/U204/ZN (OAI21D1)                               0.068     0.054      0.802 r
  mac_8in_instance/n1859 (net)                  2        0.002               0.000      0.802 r
  mac_8in_instance/U1109/Z (CKXOR2D1)                              0.031     0.079      0.881 r
  mac_8in_instance/N129 (net)                   1        0.001               0.000      0.881 r
  mac_8in_instance/product7_reg_14_/D (DFKCNQD1)                   0.031     0.000      0.881 r
  data arrival time                                                                     0.881

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product7_reg_14_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.881
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: query_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product3_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  query_q_reg_29_/CP (EDFQD1)                                      0.000     0.000      0.000 r
  query_q_reg_29_/Q (EDFQD1)                                       0.050     0.149      0.149 f
  n72 (net)                                     5        0.007               0.000      0.149 f
  mac_8in_instance/a[29] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.149 f
  mac_8in_instance/a[29] (net)                           0.007               0.000      0.149 f
  mac_8in_instance/U1710/ZN (XNR2D1)                               0.039     0.104      0.253 f
  mac_8in_instance/n540 (net)                   2        0.002               0.000      0.253 f
  mac_8in_instance/U1711/ZN (OAI22D1)                              0.097     0.067      0.320 r
  mac_8in_instance/n545 (net)                   1        0.002               0.000      0.320 r
  mac_8in_instance/U1721/S (FA1D1)                                 0.033     0.164      0.483 f
  mac_8in_instance/n552 (net)                   1        0.002               0.000      0.483 f
  mac_8in_instance/U1727/S (FA1D1)                                 0.038     0.149      0.632 f
  mac_8in_instance/n644 (net)                   2        0.003               0.000      0.632 f
  mac_8in_instance/U1731/ZN (NR2D1)                                0.091     0.063      0.695 r
  mac_8in_instance/n1575 (net)                  3        0.004               0.000      0.695 r
  mac_8in_instance/U257/ZN (NR2D2)                                 0.030     0.032      0.727 f
  mac_8in_instance/n1609 (net)                  3        0.003               0.000      0.727 f
  mac_8in_instance/U387/ZN (CKND2D0)                               0.066     0.046      0.772 r
  mac_8in_instance/n1099 (net)                  1        0.002               0.000      0.772 r
  mac_8in_instance/U2054/ZN (OAI21D2)                              0.038     0.039      0.811 f
  mac_8in_instance/n1630 (net)                  2        0.002               0.000      0.811 f
  mac_8in_instance/U199/Z (CKXOR2D1)                               0.031     0.070      0.881 r
  mac_8in_instance/N65 (net)                    1        0.001               0.000      0.881 r
  mac_8in_instance/product3_reg_14_/D (DFKCNQD1)                   0.031     0.000      0.881 r
  data arrival time                                                                     0.881

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product3_reg_14_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.881
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: query_q_reg_50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product6_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  query_q_reg_50_/CP (EDFQD4)                                      0.000     0.000      0.000 r
  query_q_reg_50_/Q (EDFQD4)                                       0.127     0.167      0.167 r
  q_out[50] (net)                               5        0.057               0.000      0.167 r
  mac_8in_instance/a[50] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.167 r
  mac_8in_instance/a[50] (net)                           0.057               0.000      0.167 r
  mac_8in_instance/U1565/ZN (XNR2D1)                               0.046     0.107      0.274 f
  mac_8in_instance/n353 (net)                   2        0.004               0.000      0.274 f
  mac_8in_instance/U1598/ZN (OAI22D2)                              0.071     0.058      0.332 r
  mac_8in_instance/n365 (net)                   1        0.002               0.000      0.332 r
  mac_8in_instance/U1604/S (FA1D1)                                 0.037     0.160      0.492 f
  mac_8in_instance/n372 (net)                   1        0.003               0.000      0.492 f
  mac_8in_instance/U1607/CO (FA1D4)                                0.041     0.140      0.632 f
  mac_8in_instance/n397 (net)                   2        0.006               0.000      0.632 f
  mac_8in_instance/U1342/ZN (CKND2D2)                              0.032     0.032      0.665 r
  mac_8in_instance/n1780 (net)                  2        0.003               0.000      0.665 r
  mac_8in_instance/U1341/ZN (OAI21D2)                              0.043     0.043      0.707 f
  mac_8in_instance/n1321 (net)                  3        0.004               0.000      0.707 f
  mac_8in_instance/U1340/ZN (CKND2)                                0.021     0.021      0.729 r
  mac_8in_instance/n1358 (net)                  2        0.002               0.000      0.729 r
  mac_8in_instance/U2172/ZN (OAI21D1)                              0.041     0.028      0.757 f
  mac_8in_instance/n1326 (net)                  1        0.002               0.000      0.757 f
  mac_8in_instance/U1211/ZN (AOI21D2)                              0.049     0.051      0.808 r
  mac_8in_instance/n1331 (net)                  1        0.002               0.000      0.808 r
  mac_8in_instance/U1210/Z (CKXOR2D1)                              0.031     0.073      0.881 r
  mac_8in_instance/N112 (net)                   1        0.001               0.000      0.881 r
  mac_8in_instance/product6_reg_13_/D (DFKCNQD1)                   0.031     0.000      0.881 r
  data arrival time                                                                     0.881

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product6_reg_13_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.881
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_8in_instance/product3_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/psum_0_1_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_8in_instance/product3_reg_6_/CP (DFKCNQD1)                   0.000     0.000      0.000 r
  mac_8in_instance/product3_reg_6_/Q (DFKCNQD1)                    0.020     0.128      0.128 f
  mac_8in_instance/product3[6] (net)            2        0.001               0.000      0.128 f
  mac_8in_instance/U691/ZN (NR2D0)                                 0.109     0.073      0.201 r
  mac_8in_instance/n2053 (net)                  3        0.002               0.000      0.201 r
  mac_8in_instance/U329/ZN (NR2D0)                                 0.043     0.045      0.247 f
  mac_8in_instance/n1874 (net)                  2        0.002               0.000      0.247 f
  mac_8in_instance/U2345/ZN (AOI21D1)                              0.055     0.038      0.285 r
  mac_8in_instance/n1875 (net)                  1        0.001               0.000      0.285 r
  mac_8in_instance/U2346/ZN (OAI21D1)                              0.039     0.045      0.330 f
  mac_8in_instance/n2034 (net)                  2        0.002               0.000      0.330 f
  mac_8in_instance/U2347/ZN (AOI21D1)                              0.073     0.048      0.378 r
  mac_8in_instance/n2033 (net)                  2        0.002               0.000      0.378 r
  mac_8in_instance/U1181/ZN (OAI21D0)                              0.051     0.047      0.425 f
  mac_8in_instance/n1919 (net)                  1        0.001               0.000      0.425 f
  mac_8in_instance/U2392/CO (FA1D0)                                0.037     0.093      0.517 f
  mac_8in_instance/n1879 (net)                  1        0.001               0.000      0.517 f
  mac_8in_instance/U2348/CO (FA1D0)                                0.053     0.104      0.621 f
  mac_8in_instance/n2028 (net)                  2        0.003               0.000      0.621 f
  mac_8in_instance/U2349/Z (AO21D1)                                0.025     0.061      0.682 f
  mac_8in_instance/n1918 (net)                  1        0.001               0.000      0.682 f
  mac_8in_instance/U2391/CO (FA1D0)                                0.037     0.085      0.768 f
  mac_8in_instance/n1915 (net)                  1        0.001               0.000      0.768 f
  mac_8in_instance/U2390/CO (FA1D0)                                0.037     0.089      0.857 f
  mac_8in_instance/n1881 (net)                  1        0.001               0.000      0.857 f
  mac_8in_instance/U2350/ZN (INVD1)                                0.053     0.041      0.897 r
  mac_8in_instance/N164 (net)                   6        0.005               0.000      0.897 r
  mac_8in_instance/psum_0_1_reg_21_/D (EDFQD1)                     0.053     0.000      0.897 r
  data arrival time                                                                     0.897

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/psum_0_1_reg_21_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.101      0.899
  data required time                                                                    0.899
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.899
  data arrival time                                                                    -0.897
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_8in_instance/product3_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/psum_0_1_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_8in_instance/product3_reg_6_/CP (DFKCNQD1)                   0.000     0.000      0.000 r
  mac_8in_instance/product3_reg_6_/Q (DFKCNQD1)                    0.020     0.128      0.128 f
  mac_8in_instance/product3[6] (net)            2        0.001               0.000      0.128 f
  mac_8in_instance/U691/ZN (NR2D0)                                 0.109     0.073      0.201 r
  mac_8in_instance/n2053 (net)                  3        0.002               0.000      0.201 r
  mac_8in_instance/U329/ZN (NR2D0)                                 0.043     0.045      0.247 f
  mac_8in_instance/n1874 (net)                  2        0.002               0.000      0.247 f
  mac_8in_instance/U2345/ZN (AOI21D1)                              0.055     0.038      0.285 r
  mac_8in_instance/n1875 (net)                  1        0.001               0.000      0.285 r
  mac_8in_instance/U2346/ZN (OAI21D1)                              0.039     0.045      0.330 f
  mac_8in_instance/n2034 (net)                  2        0.002               0.000      0.330 f
  mac_8in_instance/U2347/ZN (AOI21D1)                              0.073     0.048      0.378 r
  mac_8in_instance/n2033 (net)                  2        0.002               0.000      0.378 r
  mac_8in_instance/U1181/ZN (OAI21D0)                              0.051     0.047      0.425 f
  mac_8in_instance/n1919 (net)                  1        0.001               0.000      0.425 f
  mac_8in_instance/U2392/CO (FA1D0)                                0.037     0.093      0.517 f
  mac_8in_instance/n1879 (net)                  1        0.001               0.000      0.517 f
  mac_8in_instance/U2348/CO (FA1D0)                                0.053     0.104      0.621 f
  mac_8in_instance/n2028 (net)                  2        0.003               0.000      0.621 f
  mac_8in_instance/U2349/Z (AO21D1)                                0.025     0.061      0.682 f
  mac_8in_instance/n1918 (net)                  1        0.001               0.000      0.682 f
  mac_8in_instance/U2391/CO (FA1D0)                                0.037     0.085      0.768 f
  mac_8in_instance/n1915 (net)                  1        0.001               0.000      0.768 f
  mac_8in_instance/U2390/CO (FA1D0)                                0.037     0.089      0.857 f
  mac_8in_instance/n1881 (net)                  1        0.001               0.000      0.857 f
  mac_8in_instance/U2350/ZN (INVD1)                                0.053     0.041      0.897 r
  mac_8in_instance/N164 (net)                   6        0.005               0.000      0.897 r
  mac_8in_instance/psum_0_1_reg_20_/D (EDFQD1)                     0.053     0.000      0.897 r
  data arrival time                                                                     0.897

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/psum_0_1_reg_20_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.101      0.899
  data required time                                                                    0.899
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.899
  data arrival time                                                                    -0.897
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_8in_instance/product3_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/psum_0_1_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_8in_instance/product3_reg_6_/CP (DFKCNQD1)                   0.000     0.000      0.000 r
  mac_8in_instance/product3_reg_6_/Q (DFKCNQD1)                    0.020     0.128      0.128 f
  mac_8in_instance/product3[6] (net)            2        0.001               0.000      0.128 f
  mac_8in_instance/U691/ZN (NR2D0)                                 0.109     0.073      0.201 r
  mac_8in_instance/n2053 (net)                  3        0.002               0.000      0.201 r
  mac_8in_instance/U329/ZN (NR2D0)                                 0.043     0.045      0.247 f
  mac_8in_instance/n1874 (net)                  2        0.002               0.000      0.247 f
  mac_8in_instance/U2345/ZN (AOI21D1)                              0.055     0.038      0.285 r
  mac_8in_instance/n1875 (net)                  1        0.001               0.000      0.285 r
  mac_8in_instance/U2346/ZN (OAI21D1)                              0.039     0.045      0.330 f
  mac_8in_instance/n2034 (net)                  2        0.002               0.000      0.330 f
  mac_8in_instance/U2347/ZN (AOI21D1)                              0.073     0.048      0.378 r
  mac_8in_instance/n2033 (net)                  2        0.002               0.000      0.378 r
  mac_8in_instance/U1181/ZN (OAI21D0)                              0.051     0.047      0.425 f
  mac_8in_instance/n1919 (net)                  1        0.001               0.000      0.425 f
  mac_8in_instance/U2392/CO (FA1D0)                                0.037     0.093      0.517 f
  mac_8in_instance/n1879 (net)                  1        0.001               0.000      0.517 f
  mac_8in_instance/U2348/CO (FA1D0)                                0.053     0.104      0.621 f
  mac_8in_instance/n2028 (net)                  2        0.003               0.000      0.621 f
  mac_8in_instance/U2349/Z (AO21D1)                                0.025     0.061      0.682 f
  mac_8in_instance/n1918 (net)                  1        0.001               0.000      0.682 f
  mac_8in_instance/U2391/CO (FA1D0)                                0.037     0.085      0.768 f
  mac_8in_instance/n1915 (net)                  1        0.001               0.000      0.768 f
  mac_8in_instance/U2390/CO (FA1D0)                                0.037     0.089      0.857 f
  mac_8in_instance/n1881 (net)                  1        0.001               0.000      0.857 f
  mac_8in_instance/U2350/ZN (INVD1)                                0.053     0.041      0.897 r
  mac_8in_instance/N164 (net)                   6        0.005               0.000      0.897 r
  mac_8in_instance/psum_0_1_reg_19_/D (EDFQD1)                     0.053     0.000      0.897 r
  data arrival time                                                                     0.897

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/psum_0_1_reg_19_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.101      0.899
  data required time                                                                    0.899
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.899
  data arrival time                                                                    -0.897
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_8in_instance/product3_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/psum_0_1_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_8in_instance/product3_reg_6_/CP (DFKCNQD1)                   0.000     0.000      0.000 r
  mac_8in_instance/product3_reg_6_/Q (DFKCNQD1)                    0.020     0.128      0.128 f
  mac_8in_instance/product3[6] (net)            2        0.001               0.000      0.128 f
  mac_8in_instance/U691/ZN (NR2D0)                                 0.109     0.073      0.201 r
  mac_8in_instance/n2053 (net)                  3        0.002               0.000      0.201 r
  mac_8in_instance/U329/ZN (NR2D0)                                 0.043     0.045      0.247 f
  mac_8in_instance/n1874 (net)                  2        0.002               0.000      0.247 f
  mac_8in_instance/U2345/ZN (AOI21D1)                              0.055     0.038      0.285 r
  mac_8in_instance/n1875 (net)                  1        0.001               0.000      0.285 r
  mac_8in_instance/U2346/ZN (OAI21D1)                              0.039     0.045      0.330 f
  mac_8in_instance/n2034 (net)                  2        0.002               0.000      0.330 f
  mac_8in_instance/U2347/ZN (AOI21D1)                              0.073     0.048      0.378 r
  mac_8in_instance/n2033 (net)                  2        0.002               0.000      0.378 r
  mac_8in_instance/U1181/ZN (OAI21D0)                              0.051     0.047      0.425 f
  mac_8in_instance/n1919 (net)                  1        0.001               0.000      0.425 f
  mac_8in_instance/U2392/CO (FA1D0)                                0.037     0.093      0.517 f
  mac_8in_instance/n1879 (net)                  1        0.001               0.000      0.517 f
  mac_8in_instance/U2348/CO (FA1D0)                                0.053     0.104      0.621 f
  mac_8in_instance/n2028 (net)                  2        0.003               0.000      0.621 f
  mac_8in_instance/U2349/Z (AO21D1)                                0.025     0.061      0.682 f
  mac_8in_instance/n1918 (net)                  1        0.001               0.000      0.682 f
  mac_8in_instance/U2391/CO (FA1D0)                                0.037     0.085      0.768 f
  mac_8in_instance/n1915 (net)                  1        0.001               0.000      0.768 f
  mac_8in_instance/U2390/CO (FA1D0)                                0.037     0.089      0.857 f
  mac_8in_instance/n1881 (net)                  1        0.001               0.000      0.857 f
  mac_8in_instance/U2350/ZN (INVD1)                                0.053     0.041      0.897 r
  mac_8in_instance/N164 (net)                   6        0.005               0.000      0.897 r
  mac_8in_instance/psum_0_1_reg_18_/D (EDFQD1)                     0.053     0.000      0.897 r
  data arrival time                                                                     0.897

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/psum_0_1_reg_18_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.101      0.899
  data required time                                                                    0.899
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.899
  data arrival time                                                                    -0.897
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_8in_instance/product3_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/psum_0_1_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_8in_instance/product3_reg_6_/CP (DFKCNQD1)                   0.000     0.000      0.000 r
  mac_8in_instance/product3_reg_6_/Q (DFKCNQD1)                    0.020     0.128      0.128 f
  mac_8in_instance/product3[6] (net)            2        0.001               0.000      0.128 f
  mac_8in_instance/U691/ZN (NR2D0)                                 0.109     0.073      0.201 r
  mac_8in_instance/n2053 (net)                  3        0.002               0.000      0.201 r
  mac_8in_instance/U329/ZN (NR2D0)                                 0.043     0.045      0.247 f
  mac_8in_instance/n1874 (net)                  2        0.002               0.000      0.247 f
  mac_8in_instance/U2345/ZN (AOI21D1)                              0.055     0.038      0.285 r
  mac_8in_instance/n1875 (net)                  1        0.001               0.000      0.285 r
  mac_8in_instance/U2346/ZN (OAI21D1)                              0.039     0.045      0.330 f
  mac_8in_instance/n2034 (net)                  2        0.002               0.000      0.330 f
  mac_8in_instance/U2347/ZN (AOI21D1)                              0.073     0.048      0.378 r
  mac_8in_instance/n2033 (net)                  2        0.002               0.000      0.378 r
  mac_8in_instance/U1181/ZN (OAI21D0)                              0.051     0.047      0.425 f
  mac_8in_instance/n1919 (net)                  1        0.001               0.000      0.425 f
  mac_8in_instance/U2392/CO (FA1D0)                                0.037     0.093      0.517 f
  mac_8in_instance/n1879 (net)                  1        0.001               0.000      0.517 f
  mac_8in_instance/U2348/CO (FA1D0)                                0.053     0.104      0.621 f
  mac_8in_instance/n2028 (net)                  2        0.003               0.000      0.621 f
  mac_8in_instance/U2349/Z (AO21D1)                                0.025     0.061      0.682 f
  mac_8in_instance/n1918 (net)                  1        0.001               0.000      0.682 f
  mac_8in_instance/U2391/CO (FA1D0)                                0.037     0.085      0.768 f
  mac_8in_instance/n1915 (net)                  1        0.001               0.000      0.768 f
  mac_8in_instance/U2390/CO (FA1D0)                                0.037     0.089      0.857 f
  mac_8in_instance/n1881 (net)                  1        0.001               0.000      0.857 f
  mac_8in_instance/U2350/ZN (INVD1)                                0.053     0.041      0.897 r
  mac_8in_instance/N164 (net)                   6        0.005               0.000      0.897 r
  mac_8in_instance/psum_0_1_reg_17_/D (EDFQD1)                     0.053     0.000      0.897 r
  data arrival time                                                                     0.897

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/psum_0_1_reg_17_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.101      0.899
  data required time                                                                    0.899
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.899
  data arrival time                                                                    -0.897
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_8in_instance/product3_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/psum_0_1_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_8in_instance/product3_reg_6_/CP (DFKCNQD1)                   0.000     0.000      0.000 r
  mac_8in_instance/product3_reg_6_/Q (DFKCNQD1)                    0.020     0.128      0.128 f
  mac_8in_instance/product3[6] (net)            2        0.001               0.000      0.128 f
  mac_8in_instance/U691/ZN (NR2D0)                                 0.109     0.073      0.201 r
  mac_8in_instance/n2053 (net)                  3        0.002               0.000      0.201 r
  mac_8in_instance/U329/ZN (NR2D0)                                 0.043     0.045      0.247 f
  mac_8in_instance/n1874 (net)                  2        0.002               0.000      0.247 f
  mac_8in_instance/U2345/ZN (AOI21D1)                              0.055     0.038      0.285 r
  mac_8in_instance/n1875 (net)                  1        0.001               0.000      0.285 r
  mac_8in_instance/U2346/ZN (OAI21D1)                              0.039     0.045      0.330 f
  mac_8in_instance/n2034 (net)                  2        0.002               0.000      0.330 f
  mac_8in_instance/U2347/ZN (AOI21D1)                              0.073     0.048      0.378 r
  mac_8in_instance/n2033 (net)                  2        0.002               0.000      0.378 r
  mac_8in_instance/U1181/ZN (OAI21D0)                              0.051     0.047      0.425 f
  mac_8in_instance/n1919 (net)                  1        0.001               0.000      0.425 f
  mac_8in_instance/U2392/CO (FA1D0)                                0.037     0.093      0.517 f
  mac_8in_instance/n1879 (net)                  1        0.001               0.000      0.517 f
  mac_8in_instance/U2348/CO (FA1D0)                                0.053     0.104      0.621 f
  mac_8in_instance/n2028 (net)                  2        0.003               0.000      0.621 f
  mac_8in_instance/U2349/Z (AO21D1)                                0.025     0.061      0.682 f
  mac_8in_instance/n1918 (net)                  1        0.001               0.000      0.682 f
  mac_8in_instance/U2391/CO (FA1D0)                                0.037     0.085      0.768 f
  mac_8in_instance/n1915 (net)                  1        0.001               0.000      0.768 f
  mac_8in_instance/U2390/CO (FA1D0)                                0.037     0.089      0.857 f
  mac_8in_instance/n1881 (net)                  1        0.001               0.000      0.857 f
  mac_8in_instance/U2350/ZN (INVD1)                                0.053     0.041      0.897 r
  mac_8in_instance/N164 (net)                   6        0.005               0.000      0.897 r
  mac_8in_instance/psum_0_1_reg_16_/D (EDFQD1)                     0.053     0.000      0.897 r
  data arrival time                                                                     0.897

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/psum_0_1_reg_16_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.101      0.899
  data required time                                                                    0.899
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.899
  data arrival time                                                                    -0.897
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product1_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product1_reg_11_/CN (DFKCNQD1)                  0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product1_reg_11_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product1_reg_10_/CN (DFKCNQD1)                  0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product1_reg_10_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product1_reg_9_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product1_reg_9_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product1_reg_8_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product1_reg_8_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product1_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product1_reg_7_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product1_reg_7_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product1_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product1_reg_6_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product1_reg_6_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product1_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product1_reg_5_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product1_reg_5_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product1_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product1_reg_4_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product1_reg_4_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product1_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product1_reg_3_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product1_reg_3_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product1_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product1_reg_2_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product1_reg_2_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product1_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product1_reg_1_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product1_reg_1_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product1_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product1_reg_0_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product1_reg_0_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product5_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product5_reg_1_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product5_reg_1_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product6_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product6_reg_14_/CN (DFKCNQD1)                  0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product6_reg_14_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product6_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product6_reg_11_/CN (DFKCNQD1)                  0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product6_reg_11_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product6_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product6_reg_7_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product6_reg_7_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product6_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product6_reg_4_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product6_reg_4_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product6_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product6_reg_2_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product6_reg_2_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product6_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product6_reg_0_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product6_reg_0_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product7_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product7_reg_14_/CN (DFKCNQD1)                  0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product7_reg_14_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product7_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product7_reg_12_/CN (DFKCNQD1)                  0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product7_reg_12_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product7_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product7_reg_10_/CN (DFKCNQD1)                  0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product7_reg_10_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product7_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product7_reg_8_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product7_reg_8_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product7_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product7_reg_6_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product7_reg_6_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product7_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product7_reg_4_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product7_reg_4_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product7_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product7_reg_2_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product7_reg_2_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product2_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product2_reg_15_/CN (DFKCNQD1)                  0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product2_reg_15_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product2_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product2_reg_14_/CN (DFKCNQD1)                  0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product2_reg_14_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product2_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product2_reg_13_/CN (DFKCNQD1)                  0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product2_reg_13_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product2_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product2_reg_12_/CN (DFKCNQD1)                  0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product2_reg_12_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product2_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product2_reg_11_/CN (DFKCNQD1)                  0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product2_reg_11_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product2_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product2_reg_10_/CN (DFKCNQD1)                  0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product2_reg_10_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product2_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product2_reg_9_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product2_reg_9_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product2_reg_8_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product2_reg_8_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product2_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product2_reg_7_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product2_reg_7_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product2_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/product2_reg_6_/CN (DFKCNQD1)                   0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product2_reg_6_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/out_reg_21_/CN (DFKCNQD1)                       0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_21_/CP (DFKCNQD1)                                 0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U67/Z (BUFFD2)                                  0.302     0.259      0.841 r
  mac_8in_instance/n2553 (net)                 56        0.070               0.000      0.841 r
  mac_8in_instance/out_reg_19_/CN (DFKCNQD1)                       0.302     0.000      0.841 r
  data arrival time                                                                     0.841

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_19_/CP (DFKCNQD1)                                 0.000      1.000 r
  library setup time                                                        -0.158      0.842
  data required time                                                                    0.842
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.842
  data arrival time                                                                    -0.841
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: query_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product0_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  query_q_reg_3_/CP (EDFQD4)                                       0.000     0.000      0.000 r
  query_q_reg_3_/Q (EDFQD4)                                        0.127     0.167      0.167 r
  q_out[3] (net)                                5        0.057               0.000      0.167 r
  mac_8in_instance/a[3] (mac_8in_bw8_bw_psum22_pr8)                          0.000      0.167 r
  mac_8in_instance/a[3] (net)                            0.057               0.000      0.167 r
  mac_8in_instance/U797/ZN (XNR2D0)                                0.067     0.124      0.291 r
  mac_8in_instance/n867 (net)                   2        0.003               0.000      0.291 r
  mac_8in_instance/U1209/ZN (OAI22D2)                              0.036     0.037      0.328 f
  mac_8in_instance/n870 (net)                   1        0.002               0.000      0.328 f
  mac_8in_instance/U1927/CO (FA1D1)                                0.034     0.142      0.470 f
  mac_8in_instance/n885 (net)                   1        0.002               0.000      0.470 f
  mac_8in_instance/U1933/S (FA1D1)                                 0.036     0.148      0.618 f
  mac_8in_instance/n878 (net)                   2        0.003               0.000      0.618 f
  mac_8in_instance/U1336/ZN (NR2XD1)                               0.051     0.046      0.664 r
  mac_8in_instance/n894 (net)                   3        0.004               0.000      0.664 r
  mac_8in_instance/U1333/ZN (OAI21D2)                              0.042     0.037      0.701 f
  mac_8in_instance/n1429 (net)                  3        0.004               0.000      0.701 f
  mac_8in_instance/U1332/ZN (CKND2)                                0.021     0.021      0.722 r
  mac_8in_instance/n1294 (net)                  2        0.002               0.000      0.722 r
  mac_8in_instance/U2161/ZN (OAI21D1)                              0.032     0.027      0.748 f
  mac_8in_instance/n1296 (net)                  1        0.001               0.000      0.748 f
  mac_8in_instance/U1079/ZN (AOI21D1)                              0.062     0.056      0.804 r
  mac_8in_instance/n1301 (net)                  1        0.002               0.000      0.804 r
  mac_8in_instance/U1077/Z (CKXOR2D1)                              0.031     0.077      0.881 r
  mac_8in_instance/N16 (net)                    1        0.001               0.000      0.881 r
  mac_8in_instance/product0_reg_13_/D (DFKCNQD1)                   0.031     0.000      0.881 r
  data arrival time                                                                     0.881

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product0_reg_13_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.881
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: key_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_8_/CP (EDFQD1)                                         0.000     0.000      0.000 r
  key_q_reg_8_/Q (EDFQD1)                                          0.024     0.131      0.131 f
  key_q[8] (net)                                1        0.002               0.000      0.131 f
  mac_8in_instance/b[8] (mac_8in_bw8_bw_psum22_pr8)                          0.000      0.131 f
  mac_8in_instance/b[8] (net)                            0.002               0.000      0.131 f
  mac_8in_instance/U56/ZN (CKND2)                                  0.057     0.039      0.170 r
  mac_8in_instance/n1488 (net)                 10        0.012               0.000      0.170 r
  mac_8in_instance/U888/ZN (ND2D1)                                 0.120     0.088      0.258 f
  mac_8in_instance/n735 (net)                   9        0.011               0.000      0.258 f
  mac_8in_instance/U1811/ZN (OAI22D1)                              0.120     0.100      0.358 r
  mac_8in_instance/n719 (net)                   1        0.003               0.000      0.358 r
  mac_8in_instance/U218/S (HA1D1)                                  0.036     0.095      0.453 r
  mac_8in_instance/n743 (net)                   1        0.002               0.000      0.453 r
  mac_8in_instance/U153/S (FA1D1)                                  0.039     0.092      0.546 r
  mac_8in_instance/n752 (net)                   2        0.002               0.000      0.546 r
  mac_8in_instance/U1842/ZN (ND2D1)                                0.034     0.032      0.577 f
  mac_8in_instance/n1484 (net)                  2        0.002               0.000      0.577 f
  mac_8in_instance/U1843/ZN (INVD1)                                0.027     0.025      0.603 r
  mac_8in_instance/n753 (net)                   1        0.002               0.000      0.603 r
  mac_8in_instance/U1844/ZN (AOI21D2)                              0.029     0.021      0.623 f
  mac_8in_instance/n1470 (net)                  2        0.002               0.000      0.623 f
  mac_8in_instance/U220/ZN (OAI21D1)                               0.088     0.063      0.686 r
  mac_8in_instance/n1456 (net)                  2        0.004               0.000      0.686 r
  mac_8in_instance/U2212/ZN (INVD1)                                0.031     0.031      0.718 f
  mac_8in_instance/n1465 (net)                  2        0.002               0.000      0.718 f
  mac_8in_instance/U1164/ZN (OAI21D0)                              0.095     0.065      0.783 r
  mac_8in_instance/n1461 (net)                  1        0.002               0.000      0.783 r
  mac_8in_instance/U1163/ZN (XNR2D0)                               0.037     0.097      0.880 r
  mac_8in_instance/N27 (net)                    1        0.001               0.000      0.880 r
  mac_8in_instance/product1_reg_8_/D (DFKCNQD1)                    0.037     0.000      0.880 r
  data arrival time                                                                     0.880

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product1_reg_8_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.119      0.881
  data required time                                                                    0.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.881
  data arrival time                                                                    -0.880
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: key_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product1_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  key_q_reg_10_/CP (EDFQD2)                                        0.000     0.000      0.000 r
  key_q_reg_10_/Q (EDFQD2)                                         0.024     0.135      0.135 f
  key_q[10] (net)                               2        0.005               0.000      0.135 f
  mac_8in_instance/b[10] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.135 f
  mac_8in_instance/b[10] (net)                           0.005               0.000      0.135 f
  mac_8in_instance/U1349/ZN (XNR2D4)                               0.055     0.098      0.233 r
  mac_8in_instance/n732 (net)                  11        0.015               0.000      0.233 r
  mac_8in_instance/U1293/ZN (ND2D4)                                0.036     0.035      0.269 f
  mac_8in_instance/n57 (net)                    9        0.009               0.000      0.269 f
  mac_8in_instance/U49/ZN (OAI22D1)                                0.118     0.082      0.350 r
  mac_8in_instance/n772 (net)                   2        0.003               0.000      0.350 r
  mac_8in_instance/U1794/ZN (INVD1)                                0.038     0.036      0.387 f
  mac_8in_instance/n674 (net)                   1        0.002               0.000      0.387 f
  mac_8in_instance/U1803/S (FA1D1)                                 0.039     0.093      0.479 r
  mac_8in_instance/n690 (net)                   1        0.002               0.000      0.479 r
  mac_8in_instance/U1809/S (FA1D1)                                 0.038     0.140      0.619 r
  mac_8in_instance/n763 (net)                   2        0.002               0.000      0.619 r
  mac_8in_instance/U12/ZN (ND2D1)                                  0.053     0.045      0.665 f
  mac_8in_instance/n1453 (net)                  3        0.004               0.000      0.665 f
  mac_8in_instance/U10/ZN (OAI21D2)                                0.076     0.062      0.727 r
  mac_8in_instance/n1282 (net)                  4        0.006               0.000      0.727 r
  mac_8in_instance/U111/ZN (ND2D1)                                 0.039     0.040      0.767 f
  mac_8in_instance/n70 (net)                    1        0.002               0.000      0.767 f
  mac_8in_instance/U110/ZN (CKND2D2)                               0.027     0.026      0.792 r
  mac_8in_instance/n100 (net)                   1        0.002               0.000      0.792 r
  mac_8in_instance/U1350/ZN (AOI21D2)                              0.030     0.021      0.813 f
  mac_8in_instance/n1264 (net)                  1        0.002               0.000      0.813 f
  mac_8in_instance/U2151/Z (CKXOR2D1)                              0.031     0.068      0.881 r
  mac_8in_instance/N32 (net)                    1        0.001               0.000      0.881 r
  mac_8in_instance/product1_reg_13_/D (DFKCNQD1)                   0.031     0.000      0.881 r
  data arrival time                                                                     0.881

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product1_reg_13_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.881
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: query_q_reg_49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product6_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  query_q_reg_49_/CP (EDFQD4)                                      0.000     0.000      0.000 r
  query_q_reg_49_/Q (EDFQD4)                                       0.127     0.167      0.167 r
  q_out[49] (net)                               5        0.057               0.000      0.167 r
  mac_8in_instance/a[49] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.167 r
  mac_8in_instance/a[49] (net)                           0.057               0.000      0.167 r
  mac_8in_instance/U879/ZN (XNR2D0)                                0.042     0.105      0.273 f
  mac_8in_instance/n318 (net)                   2        0.002               0.000      0.273 f
  mac_8in_instance/U645/ZN (OAI22D0)                               0.133     0.073      0.345 r
  mac_8in_instance/n1794 (net)                  2        0.002               0.000      0.345 r
  mac_8in_instance/U648/ZN (CKND2D0)                               0.072     0.070      0.416 f
  mac_8in_instance/n1795 (net)                  3        0.002               0.000      0.416 f
  mac_8in_instance/U649/ZN (OAI21D0)                               0.102     0.081      0.497 r
  mac_8in_instance/n1767 (net)                  2        0.002               0.000      0.497 r
  mac_8in_instance/U1589/ZN (AOI21D1)                              0.040     0.047      0.545 f
  mac_8in_instance/n1764 (net)                  2        0.002               0.000      0.545 f
  mac_8in_instance/U911/ZN (OAI21D1)                               0.080     0.061      0.605 r
  mac_8in_instance/n1786 (net)                  2        0.003               0.000      0.605 r
  mac_8in_instance/U1355/ZN (AOI21D2)                              0.035     0.036      0.642 f
  mac_8in_instance/n1759 (net)                  2        0.002               0.000      0.642 f
  mac_8in_instance/U18/ZN (OAI21D1)                                0.081     0.056      0.698 r
  mac_8in_instance/n1745 (net)                  2        0.003               0.000      0.698 r
  mac_8in_instance/U1282/ZN (ND2D2)                                0.032     0.039      0.737 f
  mac_8in_instance/n52 (net)                    1        0.003               0.000      0.737 f
  mac_8in_instance/U9/ZN (ND2D3)                                   0.041     0.034      0.771 r
  mac_8in_instance/n1778 (net)                  6        0.010               0.000      0.771 r
  mac_8in_instance/U1279/ZN (ND2D2)                                0.023     0.025      0.796 f
  mac_8in_instance/n49 (net)                    1        0.002               0.000      0.796 f
  mac_8in_instance/U1278/ZN (ND2D2)                                0.024     0.019      0.814 r
  mac_8in_instance/n1792 (net)                  2        0.002               0.000      0.814 r
  mac_8in_instance/U1623/Z (CKXOR2D1)                              0.031     0.066      0.880 r
  mac_8in_instance/N113 (net)                   1        0.001               0.000      0.880 r
  mac_8in_instance/product6_reg_14_/D (DFKCNQD1)                   0.031     0.000      0.880 r
  data arrival time                                                                     0.880

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product6_reg_14_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.880
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: query_q_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product7_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  query_q_reg_63_/CP (EDFQD4)                                      0.000     0.000      0.000 r
  query_q_reg_63_/Q (EDFQD4)                                       0.126     0.167      0.167 r
  q_out[63] (net)                               5        0.056               0.000      0.167 r
  mac_8in_instance/a[63] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.167 r
  mac_8in_instance/a[63] (net)                           0.056               0.000      0.167 r
  mac_8in_instance/U1645/ZN (XNR2D1)                               0.042     0.104      0.271 f
  mac_8in_instance/n428 (net)                   2        0.003               0.000      0.271 f
  mac_8in_instance/U1651/ZN (OAI22D2)                              0.079     0.043      0.313 r
  mac_8in_instance/n499 (net)                   1        0.003               0.000      0.313 r
  mac_8in_instance/U26/CO (HA1D0)                                  0.038     0.079      0.392 r
  mac_8in_instance/n436 (net)                   1        0.001               0.000      0.392 r
  mac_8in_instance/U1658/S (FA1D0)                                 0.057     0.116      0.508 r
  mac_8in_instance/n507 (net)                   1        0.002               0.000      0.508 r
  mac_8in_instance/U1697/S (FA1D1)                                 0.043     0.101      0.609 r
  mac_8in_instance/n516 (net)                   2        0.003               0.000      0.609 r
  mac_8in_instance/U1273/ZN (NR2XD1)                               0.034     0.029      0.638 f
  mac_8in_instance/n1798 (net)                  3        0.003               0.000      0.638 f
  mac_8in_instance/U1699/ZN (NR2D1)                                0.095     0.067      0.705 r
  mac_8in_instance/n518 (net)                   1        0.004               0.000      0.705 r
  mac_8in_instance/U1700/ZN (AOI21D4)                              0.037     0.044      0.749 f
  mac_8in_instance/n1847 (net)                  4        0.006               0.000      0.749 f
  mac_8in_instance/U1224/Z (OA21D1)                                0.026     0.065      0.814 f
  mac_8in_instance/n20 (net)                    1        0.002               0.000      0.814 f
  mac_8in_instance/U1704/Z (CKXOR2D1)                              0.031     0.066      0.880 r
  mac_8in_instance/N126 (net)                   1        0.001               0.000      0.880 r
  mac_8in_instance/product7_reg_11_/D (DFKCNQD1)                   0.031     0.000      0.880 r
  data arrival time                                                                     0.880

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product7_reg_11_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.880
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: query_q_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_8in_instance/product7_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  query_q_reg_63_/CP (EDFQD4)                                      0.000     0.000      0.000 r
  query_q_reg_63_/Q (EDFQD4)                                       0.126     0.167      0.167 r
  q_out[63] (net)                               5        0.056               0.000      0.167 r
  mac_8in_instance/a[63] (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.167 r
  mac_8in_instance/a[63] (net)                           0.056               0.000      0.167 r
  mac_8in_instance/U1645/ZN (XNR2D1)                               0.042     0.104      0.271 f
  mac_8in_instance/n428 (net)                   2        0.003               0.000      0.271 f
  mac_8in_instance/U1651/ZN (OAI22D2)                              0.079     0.043      0.313 r
  mac_8in_instance/n499 (net)                   1        0.003               0.000      0.313 r
  mac_8in_instance/U26/CO (HA1D0)                                  0.038     0.079      0.392 r
  mac_8in_instance/n436 (net)                   1        0.001               0.000      0.392 r
  mac_8in_instance/U1658/S (FA1D0)                                 0.057     0.116      0.508 r
  mac_8in_instance/n507 (net)                   1        0.002               0.000      0.508 r
  mac_8in_instance/U1697/S (FA1D1)                                 0.043     0.101      0.609 r
  mac_8in_instance/n516 (net)                   2        0.003               0.000      0.609 r
  mac_8in_instance/U1273/ZN (NR2XD1)                               0.034     0.029      0.638 f
  mac_8in_instance/n1798 (net)                  3        0.003               0.000      0.638 f
  mac_8in_instance/U1699/ZN (NR2D1)                                0.095     0.067      0.705 r
  mac_8in_instance/n518 (net)                   1        0.004               0.000      0.705 r
  mac_8in_instance/U1700/ZN (AOI21D4)                              0.037     0.044      0.749 f
  mac_8in_instance/n1847 (net)                  4        0.006               0.000      0.749 f
  mac_8in_instance/U1225/Z (OA21D1)                                0.026     0.065      0.814 f
  mac_8in_instance/n21 (net)                    1        0.002               0.000      0.814 f
  mac_8in_instance/U1951/Z (CKXOR2D1)                              0.031     0.066      0.880 r
  mac_8in_instance/N125 (net)                   1        0.001               0.000      0.880 r
  mac_8in_instance/product7_reg_10_/D (DFKCNQD1)                   0.031     0.000      0.880 r
  data arrival time                                                                     0.880

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product7_reg_10_/CP (DFKCNQD1)                            0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.880
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product5_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/product5_reg_2_/CN (DFKCNQD1)                   0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product5_reg_2_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/product6_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/product6_reg_1_/CN (DFKCNQD1)                   0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/product6_reg_1_/CP (DFKCNQD1)                             0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_20_/CN (DFKCNQD1)                       0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_20_/CP (DFKCNQD1)                                 0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_18_/CN (DFKCNQD1)                       0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_18_/CP (DFKCNQD1)                                 0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_17_/CN (DFKCNQD1)                       0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_17_/CP (DFKCNQD1)                                 0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_16_/CN (DFKCNQD1)                       0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_16_/CP (DFKCNQD1)                                 0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_15_/CN (DFKCNQD1)                       0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_15_/CP (DFKCNQD1)                                 0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_14_/CN (DFKCNQD1)                       0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_14_/CP (DFKCNQD1)                                 0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_13_/CN (DFKCNQD1)                       0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_13_/CP (DFKCNQD1)                                 0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_12_/CN (DFKCNQD1)                       0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_12_/CP (DFKCNQD1)                                 0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_11_/CN (DFKCNQD1)                       0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_11_/CP (DFKCNQD1)                                 0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_10_/CN (DFKCNQD1)                       0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_10_/CP (DFKCNQD1)                                 0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_9_/CN (DFKCNQD1)                        0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_9_/CP (DFKCNQD1)                                  0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_8_/CN (DFKCNQD1)                        0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_8_/CP (DFKCNQD1)                                  0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_7_/CN (DFKCNQD1)                        0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_7_/CP (DFKCNQD1)                                  0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_6_/CN (DFKCNQD1)                        0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_6_/CP (DFKCNQD1)                                  0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_5_/CN (DFKCNQD1)                        0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_5_/CP (DFKCNQD1)                                  0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_4_/CN (DFKCNQD1)                        0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_4_/CP (DFKCNQD1)                                  0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_3_/CN (DFKCNQD1)                        0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_3_/CP (DFKCNQD1)                                  0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_2_/CN (DFKCNQD1)                        0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_2_/CP (DFKCNQD1)                                  0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_1_/CN (DFKCNQD1)                        0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_1_/CP (DFKCNQD1)                                  0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


  Startpoint: reset (input port clocked by clk)
  Endpoint: mac_8in_instance/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col            ZeroWireload          tcbn65gpluswc
  mac_8in_bw8_bw_psum22_pr8 ZeroWireload   tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.022     0.007      0.207 f
  reset (net)                                  13        0.014               0.000      0.207 f
  mac_8in_instance/reset (mac_8in_bw8_bw_psum22_pr8)                         0.000      0.207 f
  mac_8in_instance/reset (net)                           0.014               0.000      0.207 f
  mac_8in_instance/U66/ZN (INVD3)                                  0.703     0.375      0.582 r
  mac_8in_instance/n1393 (net)                175        0.250               0.000      0.582 r
  mac_8in_instance/U68/Z (BUFFD2)                                  0.299     0.257      0.840 r
  mac_8in_instance/n2554 (net)                 53        0.070               0.000      0.840 r
  mac_8in_instance/out_reg_0_/CN (DFKCNQD1)                        0.299     0.000      0.840 r
  data arrival time                                                                     0.840

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_8in_instance/out_reg_0_/CP (DFKCNQD1)                                  0.000      1.000 r
  library setup time                                                        -0.157      0.843
  data required time                                                                    0.843
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.843
  data arrival time                                                                    -0.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.003


1
