Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 27 17:31:01 2023
| Host         : lwj running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             124 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------+---------------------------------+------------------+----------------+
|              Clock Signal             | Enable Signal |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------+---------------------------------+------------------+----------------+
|  m10/M2/U2/genblk1[40].fd/Q_reg01_out |               | m10/M2/U2/genblk1[40].fd/Q_reg0 |                1 |              1 |
|  m2/pbreg_reg_0                       |               |                                 |                1 |              4 |
|  m1/CLK                               |               |                                 |                1 |              4 |
|  m4/pbreg_reg_0                       |               |                                 |                1 |              4 |
|  m3/pbreg_reg_0                       |               |                                 |                1 |              4 |
|  clk_IBUF_BUFG                        |               | m10/M2/U1/shiftn_loadp          |                5 |              8 |
|  m9/clk_res[17]                       |               |                                 |               10 |             32 |
|  clk_IBUF_BUFG                        |               |                                 |               24 |             76 |
+---------------------------------------+---------------+---------------------------------+------------------+----------------+


