Warning (10268): Verilog HDL information at modules.v(28): always construct contains both blocking and non-blocking assignments File: /home/mustafa/Desktop/bounce/modules.v Line: 28
Warning (10268): Verilog HDL information at modules.v(66): always construct contains both blocking and non-blocking assignments File: /home/mustafa/Desktop/bounce/modules.v Line: 66
