library ieee;
use ieee.std_logic_1164.all;

entity conv_bin_7seg is
port(
    d: in std_logic_vector (3 downto 0);
    q: out std_logic_vector (6 downto 0)
);
end conv_bin_7seg;

architecture arcConv of  conv_bin_7seg is
begin
    with d select
        q <=  "0000001" when "0000", -- 0 -> 01
              "1001111" when "0001", -- 1 -> 4F
              "0010010" when "0010", -- 2 -> 12
              "0000110" when "0011", -- 3 -> 06
              "1001100" when "0100", -- 4 -> 4c
              "0100100" when "0101", -- 0 -> 01
              "0100000" when "0110",
              "0001101" when "0111",
              "0000000" when "1000",
              "0000100" when "1001",
              "1111111" when others;
end arcConv;
