{
    "cycles_program_begin": 5410755122919400,
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 2.3331379999999999,
            "ru_nvcsw": 1336,
            "ru_stime_sec": 0.36918000000000001,
            "ru_maxrss_kb": 101856,
            "ru_minflt": 34367,
            "ru_majflt": 0,
            "ru_nivcsw": 129
        },
        "totalObjSize": 6914026,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.022467000000000001,
            "ru_nvcsw": 31,
            "ru_stime_sec": 0.020958000000000001,
            "ru_maxrss_kb": 47196,
            "ru_minflt": 6352,
            "ru_majflt": 0,
            "ru_nivcsw": 7
        },
        "nMops": 710938,
        "cpu_cycles_end": 5410782451341068,
        "ru_self_end": {
            "ru_utime_sec": 5.7902490000000002,
            "ru_nvcsw": 1924,
            "ru_stime_sec": 0.80040800000000001,
            "ru_maxrss_kb": 121524,
            "ru_minflt": 47419,
            "ru_majflt": 0,
            "ru_nivcsw": 353
        },
        "cpu_cycles_cgstart": 5410763410757866,
        "nQuads": 250632,
        "quadSpeed": 72474.467289589898,
        "outputSizePerQuad": 27.586365667592325,
        "Frontend(%)": 40.517364154627522,
        "CodeGen(%)": 59.482635845372478,
        "ru_childs_end": {
            "ru_utime_sec": 0.023567000000000001,
            "ru_nvcsw": 33,
            "ru_stime_sec": 0.026457000000000001,
            "ru_maxrss_kb": 47628,
            "ru_minflt": 6950,
            "ru_majflt": 0,
            "ru_nivcsw": 9
        },
        "cpu_cycles_total": 27328421668,
        "mopSpeed": 205579.70580742467,
        "mop/quad": 2.8365811229212552,
        "peak_mem_kb": 281152,
        "realTime": 12.474377155303955
    },
    "Misc": {
        "csrc_abs": "/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/csrc",
        "vcs_version": "N-2017.12-SP2-1_Full64",
        "cwd": "/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20",
        "daidir": "/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/simv.daidir",
        "vcs_build_date": "Build Date = Jul 14 2018 20:29:59",
        "master_pid": 22798,
        "VCS_HOME": "/usr/caen/vcs-2017.12-SP2-1",
        "csrc": "csrc",
        "daidir_abs": "/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/simv.daidir",
        "archive_dir": "archive.1",
        "default_output_dir": "csrc"
    },
    "NameTable": {
        "_vcs_unit__4293599388": [
            "_vcs_unit__4293599388",
            "PGa5H",
            "module",
            1
        ],
        "ex_stage_0000": [
            "ex_stage_0000",
            "tmdK7",
            "module",
            12
        ],
        "wand_sel_0001": [
            "wand_sel_0001",
            "ci1CE",
            "module",
            25
        ],
        "wand_sel_0000": [
            "wand_sel_0000",
            "hckDL",
            "module",
            24
        ],
        "testbench": [
            "testbench",
            "iAVhC",
            "module",
            4
        ],
        "std": [
            "std",
            "reYIK",
            "module",
            2
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            26
        ],
        "ar_wand_sel_0000": [
            "ar_wand_sel_0000",
            "sYgZs",
            "module",
            6
        ],
        "mem": [
            "mem",
            "FSbWZ",
            "module",
            3
        ],
        "lq_wand_sel_0000": [
            "lq_wand_sel_0000",
            "RCLGV",
            "module",
            15
        ],
        "decoder": [
            "decoder",
            "zf0bY",
            "module",
            13
        ],
        "arbiter_rr_0000": [
            "arbiter_rr_0000",
            "Tjq5i",
            "module",
            5
        ],
        "dcache_ctrl_0000": [
            "dcache_ctrl_0000",
            "j2LDI",
            "module",
            7
        ],
        "dcache_0000": [
            "dcache_0000",
            "Nmdq6",
            "module",
            8
        ],
        "rs_psel_gen_0000": [
            "rs_psel_gen_0000",
            "xjVMK",
            "module",
            23
        ],
        "rob": [
            "rob",
            "vtxDx",
            "module",
            18
        ],
        "DMEM_0000": [
            "DMEM_0000",
            "BaCRA",
            "module",
            9
        ],
        "brcond": [
            "brcond",
            "VqGv5",
            "module",
            11
        ],
        "RS_0000": [
            "RS_0000",
            "vG3v3",
            "module",
            20
        ],
        "alu": [
            "alu",
            "C26kq",
            "module",
            10
        ],
        "lq_ps_in_0000": [
            "lq_ps_in_0000",
            "gqQ8q",
            "module",
            14
        ],
        "mult_stage": [
            "mult_stage",
            "aUVMg",
            "module",
            16
        ],
        "processor_0000": [
            "processor_0000",
            "UzNI6",
            "module",
            17
        ],
        "freelist_psel_gen_0000": [
            "freelist_psel_gen_0000",
            "L652r",
            "module",
            22
        ],
        "RS_Line_0000": [
            "RS_Line_0000",
            "Z4jCT",
            "module",
            19
        ],
        "store_queue_0000": [
            "store_queue_0000",
            "fNfNe",
            "module",
            21
        ]
    },
    "perf": [
        [
            0.17632818222045898,
            0.051416000000000003,
            0.038803999999999998,
            228516,
            229316,
            1586834097.8671551,
            5410755459580250,
            "doParsingAndDesignResolution",
            "entry"
        ],
        [
            0.4756321907043457,
            0.25523499999999999,
            0.059357,
            246432,
            247080,
            1586834098.1664591,
            5410756116520292,
            "doParsingAndDesignResolution",
            "exit"
        ],
        [
            0.49074316024780273,
            0.26324900000000001,
            0.060596999999999998,
            246432,
            247080,
            1586834098.1815701,
            5410756149635620,
            "doPostDesignResolutionToVir2Vcs",
            "entry"
        ],
        [
            0.86932206153869629,
            0.53599799999999997,
            0.072728000000000001,
            251104,
            251108,
            1586834098.560149,
            5410756980584660,
            "doUptoVir2VcsNoSepCleanup",
            "entry"
        ],
        [
            3.5920171737670898,
            2.2300629999999999,
            0.351325,
            269600,
            269620,
            1586834101.2828441,
            5410762956452246,
            "doUptoVir2VcsNoSepCleanup",
            "exit"
        ],
        [
            3.5921649932861328,
            2.2301929999999999,
            0.35134500000000002,
            269600,
            269620,
            1586834101.2829919,
            5410762956679232,
            "doRadify_vir2vcsAll",
            "entry"
        ],
        [
            3.7029380798339844,
            2.3262489999999998,
            0.360348,
            269600,
            269620,
            1586834101.393765,
            5410763199890140,
            "doRadify_vir2vcsAll",
            "exit"
        ],
        [
            3.703031063079834,
            2.3263319999999998,
            0.36036099999999999,
            269600,
            269620,
            1586834101.393858,
            5410763200010456,
            "doPostDesignResolutionToVir2Vcs",
            "exit"
        ],
        [
            3.7030801773071289,
            2.3263739999999999,
            0.36036699999999999,
            269600,
            269620,
            1586834101.3939071,
            5410763200113486,
            "doGAToPass2",
            "entry"
        ],
        [
            3.7989060878753662,
            2.332989,
            0.36915599999999998,
            266484,
            269620,
            1586834101.489733,
            5410763410517694,
            "DoPass2",
            "entry"
        ],
        [
            11.885187149047852,
            5.7875030000000001,
            0.52840200000000004,
            281124,
            281152,
            1586834109.576014,
            5410781158548032,
            "DoPass2",
            "exit"
        ]
    ],
    "CompileProcesses": [
        "cgproc.22798.json"
    ],
    "rlimit": {
        "data": -1,
        "stack": -1
    },
    "MlibObjs": {},
    "SIMBData": {
        "archive": "archive.1/_22798_archive_1.a",
        "out": "amcQwB.o",
        "bytes": 135612,
        "text": 0
    },
    "PrevCompiledModules": {},
    "CompileStrategy": "fullobj",
    "incremental": "on",
    "cpu_cycles_pass2_start": 5410763410596970,
    "PEModules": [],
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "_vcs_unit__4293599388",
        "_vcs_unit__4293599388",
        "std",
        "std",
        "mem",
        "mem",
        "testbench",
        "testbench",
        "arbiter_rr_0000",
        "arbiter_rr_0000",
        "ar_wand_sel_0000",
        "ar_wand_sel_0000",
        "dcache_ctrl_0000",
        "dcache_ctrl_0000",
        "dcache_0000",
        "dcache_0000",
        "DMEM_0000",
        "DMEM_0000",
        "alu",
        "alu",
        "brcond",
        "brcond",
        "ex_stage_0000",
        "ex_stage_0000",
        "decoder",
        "decoder",
        "lq_ps_in_0000",
        "lq_ps_in_0000",
        "lq_wand_sel_0000",
        "lq_wand_sel_0000",
        "mult_stage",
        "mult_stage",
        "processor_0000",
        "processor_0000",
        "rob",
        "rob",
        "RS_Line_0000",
        "RS_Line_0000",
        "RS_0000",
        "RS_0000",
        "store_queue_0000",
        "store_queue_0000",
        "freelist_psel_gen_0000",
        "freelist_psel_gen_0000",
        "rs_psel_gen_0000",
        "rs_psel_gen_0000",
        "wand_sel_0000",
        "wand_sel_0000",
        "wand_sel_0001",
        "wand_sel_0001"
    ],
    "LVLData": [
        "SIM"
    ],
    "CompileStatus": "Successful"
}