# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../AMNS_ARITH_HW.srcs/sources_1/new/amns_package.vhd" \
"../../../../../AMNS_ARITH_HW.srcs/sim_1/new/top_hw_tb.vhd" \

# Do not sort compile order
nosort
