// Seed: 3123139415
module module_0 ();
  wire id_1, id_2;
  wire id_3;
  wire [-1 : -1] id_4, id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd90,
    parameter id_4 = 32'd82
) (
    output wire id_0,
    output uwire id_1[id_2 : id_4],
    input supply0 _id_2[1 : 1 'b0 ==  id_2],
    input wor id_3,
    input supply1 _id_4
);
  logic id_6;
  xor primCall (id_0, id_3, id_6);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  real id_5;
  ;
  uwire ["" : 1] id_6;
  logic id_7;
  assign id_6 = -1;
endmodule
