/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for ENET_PHY_XS_PCS_MMD
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_ENET_PHY_XS_PCS_MMD.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for ENET_PHY_XS_PCS_MMD
 *
 * CMSIS Peripheral Access Layer for ENET_PHY_XS_PCS_MMD
 */

#if !defined(PERI_ENET_PHY_XS_PCS_MMD_H_)
#define PERI_ENET_PHY_XS_PCS_MMD_H_              /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- ENET_PHY_XS_PCS_MMD Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENET_PHY_XS_PCS_MMD_Peripheral_Access_Layer ENET_PHY_XS_PCS_MMD Peripheral Access Layer
 * @{
 */

/** ENET_PHY_XS_PCS_MMD - Register Layout Typedef */
typedef struct {
  __IO uint16_t SR_XS_PCS_CTRL1;                   /**< SR XS or PCS MMD Control 1, offset: 0x0 */
  __I  uint16_t SR_XS_PCS_STS1;                    /**< SR XS or PCS MMD Status1, offset: 0x2 */
       uint8_t RESERVED_0[10];
  __IO uint16_t SR_XS_PCS_CTRL2;                   /**< SR PCS Control 2, offset: 0xE */
       uint8_t RESERVED_1[65520];
  __IO uint16_t VR_XS_PCS_DIG_CTRL1;               /**< VR XS or PCS MMD Digital Control 1, offset: 0x10000 */
       uint8_t RESERVED_2[6];
  __I  uint16_t VR_XS_PCS_XAUI_CTRL;               /**< VR XS or PCS MMD XAUI Mode Control, offset: 0x10008 */
  __IO uint16_t VR_XS_PCS_DEBUG_CTRL;              /**< VR XS or PCS MMD Debug Control, offset: 0x1000A */
       uint8_t RESERVED_3[2];
  __IO uint16_t VR_XS_PCS_KR_CTRL;                 /**< VR PCS 10GBASE-R Control, offset: 0x1000E */
} ENET_PHY_XS_PCS_MMD_Type;

/* ----------------------------------------------------------------------------
   -- ENET_PHY_XS_PCS_MMD Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENET_PHY_XS_PCS_MMD_Register_Masks ENET_PHY_XS_PCS_MMD Register Masks
 * @{
 */

/*! @name SR_XS_PCS_CTRL1 - SR XS or PCS MMD Control 1 */
/*! @{ */

#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_SS_5_2_MASK (0x3CU)
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_SS_5_2_SHIFT (2U)
/*! SS_5_2 - Speed Selection Bits [5:2] */
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_SS_5_2(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_SS_5_2_SHIFT)) & ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_SS_5_2_MASK)

#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_SS6_MASK (0x40U)
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_SS6_SHIFT (6U)
/*! SS6 - Speed Selection Bit 6 */
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_SS6(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_SS6_SHIFT)) & ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_SS6_MASK)

#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_CS_EN_MASK (0x400U)
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_CS_EN_SHIFT (10U)
/*! CS_EN - Clock Stop Enable
 *  0b0..The clock cannot be stopped during LPI mode
 *  0b1..The PHY can stop the clock during LPI mode
 */
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_CS_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_CS_EN_SHIFT)) & ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_CS_EN_MASK)

#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_LPM_MASK (0x800U)
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_LPM_SHIFT (11U)
/*! LPM - Low-Power Enable
 *  0b0..Normal operation
 *  0b1..XPCS goes to power-down mode along with the PHY
 */
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_LPM(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_LPM_SHIFT)) & ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_LPM_MASK)

#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_SS13_MASK (0x2000U)
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_SS13_SHIFT (13U)
/*! SS13 - Speed Selection
 *  0b0..XPCS is in 1G speed
 *  0b1..XPCS is in 10G speed
 */
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_SS13(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_SS13_SHIFT)) & ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_SS13_MASK)

#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_RST_MASK (0x8000U)
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_RST_SHIFT (15U)
/*! RST - Soft Reset (RW, SC Type) */
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_RST(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_RST_SHIFT)) & ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL1_RST_MASK)
/*! @} */

/*! @name SR_XS_PCS_STS1 - SR XS or PCS MMD Status1 */
/*! @{ */

#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_LPMS_MASK (0x2U)
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_LPMS_SHIFT (1U)
/*! LPMS - Low-Power Mode Support */
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_LPMS(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_LPMS_SHIFT)) & ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_LPMS_MASK)

#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_RLU_MASK (0x4U)
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_RLU_SHIFT (2U)
/*! RLU - RX Link Up (RO, LL Type)
 *  0b0..Not successful
 *  0b1..Successful
 */
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_RLU(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_RLU_SHIFT)) & ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_RLU_MASK)

#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_CSC_MASK (0x40U)
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_CSC_SHIFT (6U)
/*! CSC - Clock Stop Capable
 *  0b0..The MAC cannot stop the clock during the LPI mode
 *  0b1..The MAC can stop the clock during the LPI mode
 */
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_CSC(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_CSC_SHIFT)) & ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_CSC_MASK)

#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_FLT_MASK (0x80U)
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_FLT_SHIFT (7U)
/*! FLT - Fault Condition Detected */
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_FLT(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_FLT_SHIFT)) & ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_FLT_MASK)

#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_RXLPII_MASK (0x100U)
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_RXLPII_SHIFT (8U)
/*! RXLPII - RX LPI Indication
 *  0b0..XPCS RX is currently not receiving LPI
 *  0b1..XPCS RX is currently receiving LPI
 */
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_RXLPII(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_RXLPII_SHIFT)) & ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_RXLPII_MASK)

#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_TXLPII_MASK (0x200U)
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_TXLPII_SHIFT (9U)
/*! TXLPII - TX LPI Indication
 *  0b0..XPCS TX is currently not receiving LPI
 *  0b1..XPCS TX is currently receiving LPI
 */
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_TXLPII(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_TXLPII_SHIFT)) & ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_TXLPII_MASK)

#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_RXLPIR_MASK (0x400U)
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_RXLPIR_SHIFT (10U)
/*! RXLPIR - RX LPI Received (RO, LH Type)
 *  0b0..LPI not received
 *  0b1..LPI received
 */
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_RXLPIR(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_RXLPIR_SHIFT)) & ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_RXLPIR_MASK)

#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_TXLPIR_MASK (0x800U)
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_TXLPIR_SHIFT (11U)
/*! TXLPIR - TX LPI Received (RO, LH Type)
 *  0b0..LPI not received
 *  0b1..LPI received
 */
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_TXLPIR(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_TXLPIR_SHIFT)) & ENET_PHY_XS_PCS_MMD_SR_XS_PCS_STS1_TXLPIR_MASK)
/*! @} */

/*! @name SR_XS_PCS_CTRL2 - SR PCS Control 2 */
/*! @{ */

#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL2_PCS_TYPE_SEL_MASK (0xFU)
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL2_PCS_TYPE_SEL_SHIFT (0U)
/*! PCS_TYPE_SEL - PCS Type Select
 *  0b0001..Select 10GBASE-X PCS Type
 *  *..Reserved
 */
#define ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL2_PCS_TYPE_SEL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL2_PCS_TYPE_SEL_SHIFT)) & ENET_PHY_XS_PCS_MMD_SR_XS_PCS_CTRL2_PCS_TYPE_SEL_MASK)
/*! @} */

/*! @name VR_XS_PCS_DIG_CTRL1 - VR XS or PCS MMD Digital Control 1 */
/*! @{ */

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_BYP_PWRUP_MASK (0x2U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_BYP_PWRUP_SHIFT (1U)
/*! BYP_PWRUP - Bypass Power-Up Sequence */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_BYP_PWRUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_BYP_PWRUP_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_BYP_PWRUP_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_EN_2_5G_MODE_MASK (0x4U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_EN_2_5G_MODE_SHIFT (2U)
/*! EN_2_5G_MODE - Enable 2.5G GMII Mode */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_EN_2_5G_MODE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_EN_2_5G_MODE_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_EN_2_5G_MODE_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_DTXLANED_0_MASK (0x10U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_DTXLANED_0_SHIFT (4U)
/*! DTXLANED_0 - TX Disable on Lane 0 */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_DTXLANED_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_DTXLANED_0_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_DTXLANED_0_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_INIT_MASK (0x100U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_INIT_SHIFT (8U)
/*! INIT - Datapath Initialization Control */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_INIT(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_INIT_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_INIT_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_USXG_EN_MASK (0x200U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_USXG_EN_SHIFT (9U)
/*! USXG_EN - USXGMII Mode Enable */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_USXG_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_USXG_EN_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_USXG_EN_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_USRA_RST_MASK (0x400U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_USRA_RST_SHIFT (10U)
/*! USRA_RST - USXGMII Rate Adaptor Reset (Port 0) */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_USRA_RST(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_USRA_RST_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_USRA_RST_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_PWRSV_MASK (0x800U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_PWRSV_SHIFT (11U)
/*! PWRSV - Power Save
 *  0b0..Normal operation
 *  0b1..XPCS and the PHY enter the power-save mode
 */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_PWRSV(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_PWRSV_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_PWRSV_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_EN_VSMMD1_MASK (0x2000U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_EN_VSMMD1_SHIFT (13U)
/*! EN_VSMMD1 - Enable Vendor-Specific MMD1 */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_EN_VSMMD1(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_EN_VSMMD1_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_EN_VSMMD1_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_R2TLBE_MASK (0x4000U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_R2TLBE_SHIFT (14U)
/*! R2TLBE - RX to TX Loopback Enable
 *  0b0..Loopback path is disabled
 *  0b1..Loopback path is enabled
 */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_R2TLBE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_R2TLBE_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_R2TLBE_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_VR_RST_MASK (0x8000U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_VR_RST_SHIFT (15U)
/*! VR_RST - Vendor-Specific Soft Reset (RW, SC Type) */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_VR_RST(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_VR_RST_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DIG_CTRL1_VR_RST_MASK)
/*! @} */

/*! @name VR_XS_PCS_XAUI_CTRL - VR XS or PCS MMD XAUI Mode Control */
/*! @{ */

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_XAUI_CTRL_XAUI_MODE_MASK (0x1U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_XAUI_CTRL_XAUI_MODE_SHIFT (0U)
/*! XAUI_MODE - XAUI Mode */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_XAUI_CTRL_XAUI_MODE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_XAUI_CTRL_XAUI_MODE_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_XAUI_CTRL_XAUI_MODE_MASK)
/*! @} */

/*! @name VR_XS_PCS_DEBUG_CTRL - VR XS or PCS MMD Debug Control */
/*! @{ */

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RESTAR_SYNC_0_MASK (0x1U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RESTAR_SYNC_0_SHIFT (0U)
/*! RESTAR_SYNC_0 - Restart Synchronization on Lane 0 */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RESTAR_SYNC_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RESTAR_SYNC_0_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RESTAR_SYNC_0_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_SUPRESS_LOS_DET_MASK (0x10U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_SUPRESS_LOS_DET_SHIFT (4U)
/*! SUPRESS_LOS_DET - Suppress Loss of Signal Detection */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_SUPRESS_LOS_DET(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_SUPRESS_LOS_DET_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_SUPRESS_LOS_DET_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_SUPRESS_EEE_LOS_DET_MASK (0x20U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_SUPRESS_EEE_LOS_DET_SHIFT (5U)
/*! SUPRESS_EEE_LOS_DET - Suppress EEE Loss of Signal Detection */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_SUPRESS_EEE_LOS_DET(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_SUPRESS_EEE_LOS_DET_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_SUPRESS_EEE_LOS_DET_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RX_DT_EN_CTL_MASK (0x40U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RX_DT_EN_CTL_SHIFT (6U)
/*! RX_DT_EN_CTL - RX Data Enable Control
 *  0b0..XPCS deasserts the PHY receiver data output disable on detecting of Loss-of-Signal
 *  0b1..VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0[RX_DATA_EN] controls to enable the PHY receiver data output
 */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RX_DT_EN_CTL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RX_DT_EN_CTL_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RX_DT_EN_CTL_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RX_SYNC_CTL_MASK (0x80U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RX_SYNC_CTL_SHIFT (7U)
/*! RX_SYNC_CTL - Receive Synchronization Control
 *  0b0..Receive Synchronization (sync_status) is attained by merely monitoring and detecting COMMA pattern in the input data
 *  0b1..XPCS starts looking for COMMA in the input data stream only after that RX clock and data recovery (CDR) is bit-locked in PHY
 */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RX_SYNC_CTL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RX_SYNC_CTL_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RX_SYNC_CTL_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_TX_PMBL_CTL_MASK (0x100U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_TX_PMBL_CTL_SHIFT (8U)
/*! TX_PMBL_CTL - Transmit Preamble Control */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_TX_PMBL_CTL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_TX_PMBL_CTL_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_TX_PMBL_CTL_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RX_PMBL_CTL_MASK (0x200U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RX_PMBL_CTL_SHIFT (9U)
/*! RX_PMBL_CTL - Receive Preamble Control */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RX_PMBL_CTL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RX_PMBL_CTL_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_DEBUG_CTRL_RX_PMBL_CTL_MASK)
/*! @} */

/*! @name VR_XS_PCS_KR_CTRL - VR PCS 10GBASE-R Control */
/*! @{ */

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_VR_TP_EN_MASK (0x1U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_VR_TP_EN_SHIFT (0U)
/*! VR_TP_EN - PCS-R Vendor-Specific Test Pattern Enable */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_VR_TP_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_VR_TP_EN_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_VR_TP_EN_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_PR_DATA_MASK (0xEU)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_PR_DATA_SHIFT (1U)
/*! PR_DATA - Pseudo-Random Test Pattern Data
 *  0b000..Data = All zero (0x00); IEEE specified
 *  0b001..Data = XGMII local fault (encoded version); IEEE specified
 *  0b010..Data = All five (0x55); HFTP
 *  0b011..Data = All A (0xAA); HFTP
 *  0b100..Data = All ones (0xFF); LFTP
 *  0b101..Data = All three (0x33); MFTP
 *  0b110..Data = All C (0xCC); MFTP
 *  0b111..Reserved
 */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_PR_DATA(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_PR_DATA_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_PR_DATA_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_NVAL_SEL_MASK (0x70U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_NVAL_SEL_SHIFT (4U)
/*! NVAL_SEL - Square Wave Control
 *  0b000..4
 *  0b001..5
 *  0b010..6
 *  0b011..7
 *  0b100..8
 *  0b101..9
 *  0b110..10
 *  0b111..11
 */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_NVAL_SEL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_NVAL_SEL_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_NVAL_SEL_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_PRBS9RXEN_MASK (0x80U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_PRBS9RXEN_SHIFT (7U)
/*! PRBS9RXEN - Enable PRBS9 Testing in Receive Path */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_PRBS9RXEN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_PRBS9RXEN_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_PRBS9RXEN_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_DIS_SCR_MASK (0x100U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_DIS_SCR_SHIFT (8U)
/*! DIS_SCR - Disable Scrambler */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_DIS_SCR(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_DIS_SCR_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_DIS_SCR_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_DIS_DESCR_MASK (0x200U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_DIS_DESCR_SHIFT (9U)
/*! DIS_DESCR - Disable Descrambler */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_DIS_DESCR(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_DIS_DESCR_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_DIS_DESCR_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_USXG_MODE_MASK (0x1C00U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_USXG_MODE_SHIFT (10U)
/*! USXG_MODE - USXGMII Mode Select
 *  0b000..10G-SXGMII
 *  0b001..5G-SXGMII
 *  0b010..2.5G-SXGMII
 *  0b011..10G-DXGMII
 *  0b100..5G-DXGMII
 *  0b101..10G-QXGMII
 *  0b110, 0b111..Reserved
 */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_USXG_MODE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_USXG_MODE_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_USXG_MODE_MASK)

#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_USXG_2PT5G_GMII_MASK (0x2000U)
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_USXG_2PT5G_GMII_SHIFT (13U)
/*! USXG_2PT5G_GMII - MAC/PCS Interface Select in USXGMII 2.5G Mode
 *  0b0..Use XGMII interface
 *  0b1..Use GMII interface
 */
#define ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_USXG_2PT5G_GMII(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_USXG_2PT5G_GMII_SHIFT)) & ENET_PHY_XS_PCS_MMD_VR_XS_PCS_KR_CTRL_USXG_2PT5G_GMII_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group ENET_PHY_XS_PCS_MMD_Register_Masks */


/*!
 * @}
 */ /* end of group ENET_PHY_XS_PCS_MMD_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_ENET_PHY_XS_PCS_MMD_H_ */

