0.7
2020.1
May 27 2020
20:09:33
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sim_1/new/ALU_8bit_testbench.v,1604381814,verilog,,,,ALU_8bit_testbench,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sim_1/new/Areg_testbench.v,1604028115,verilog,,,,Areg_testbench,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sim_1/new/MAR_testbench.v,1604018296,verilog,,,,MAR_testbench,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sim_1/new/RAM_testbench.v,1604019873,verilog,,,,RAM_testbench,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sim_1/new/clock_testbench.v,1603987631,verilog,,,,clock_testbench,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sim_1/new/computer_bus_testbench.v,1604366499,verilog,,,,computer_bus_testbench,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sim_1/new/instruction_reg_testbench.v,1604006179,verilog,,,,instruction_reg_testbench,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sim_1/new/program_counter_testbench.v,1604029551,verilog,,,,program_counter_testbench,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/ALU_8bit.v,1604381740,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/Aminus1.v,,ALU_8bit,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/Aminus1.v,1603992352,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/Aplus1.v,,Aminus1,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/Aplus1.v,1603992336,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/BminusA.v,,Aplus1,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/Areg.v,1604027929,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/BCDDisplay.v,,Areg,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/BCDDisplay.v,1604003673,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/BminusA.v,,BCDDisplay,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/BminusA.v,1603992375,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/carrySelectAdder.v,,BminusA,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/Breg.v,1604028246,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/MAR.v,,Breg,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/MAR.v,1604018183,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/RAM.v,,MAR,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/RAM.v,1604082097,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/RAM_reg.v,,RAM,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/RAM_reg.v,1604082091,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/anodeControl.v,,RAM_reg,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/anodeControl.v,1604003688,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/binaryBCD.v,,anodeControl,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/binaryBCD.v,1604004007,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/carrySelectAdder.v,,binaryBCD,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/carrySelectAdder.v,1603992178,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/carrySelectSubtractor.v,,carrySelectAdder,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/carrySelectSubtractor.v,1603992160,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitAnd.v,,carrySelectSubtractor,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/cathodeControl.v,1604003698,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/clk_divider.v,,cathodeControl,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/clk_divider.v,1604366219,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/clk_divider_10KHz.v,,clk_divider,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/clk_divider_10KHz.v,1604004060,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/clock.v,,clk_divider_10KHz,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/clock.v,1603856219,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/computer_bus.v,,clock,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/computer_bus.v,1604366457,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitAnd.v,,computer_bus,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitAnd.v,1603991556,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitMultiplier.v,,eightBitAnd,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitMultiplier.v,1603992955,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitNand.v,,eightBitMultiplier,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitNand.v,1603991590,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitNor.v,,eightBitNand,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitNor.v,1603991585,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitOr.v,,eightBitNor,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitOr.v,1603991561,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitXnor.v,,eightBitOr,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitXnor.v,1603991630,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitXor.v,,eightBitXnor,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitXor.v,1603991614,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/negateA.v,,eightBitXor,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/instruction_reg.v,1604006554,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/negateA.v,,instruction_reg,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/negateA.v,1603993193,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/negateB.v,,negateA,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/negateB.v,1603993199,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/onesComplementA.v,,negateB,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/onesComplementA.v,1603991662,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/onesComplementB.v,,onesComplementA,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/onesComplementB.v,1603991676,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sim_1/new/ALU_8bit_testbench.v,,onesComplementB,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/output_reg.v,1604031146,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/program_counter.v,,output_reg,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/program_counter.v,1604365964,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/refreshCounter.v,,program_counter,,,,,,,,
C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/refreshCounter.v,1604003707,verilog,,C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sim_1/new/computer_bus_testbench.v,,refreshCounter,,,,,,,,
