,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/wb_host,wb_host,wb_host,flow_completed,0h9m43s,0h8m43s,43111.11111111112,0.09,21555.55555555556,26.42,628.39,1940,0,0,0,0,0,0,0,12,0,0,-1,130130,20286,-1.5,-2.73,-2.82,-7.78,-8.52,-1.5,-48.36,-41.09,-1450.09,-1574.5,63012251.0,6.93,32.0,28.48,10.13,3.79,-1,1044,3208,594,2756,0,0,0,1005,0,0,0,0,0,0,0,4,586,670,16,204,1144,0,1348,53.99568034557235,18.52,10,AREA 0,4,50,1,100,100,0.55,0.0,sky130_fd_sc_hd,4,4
