<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>ctags-lang-verilog - The man page about SystemVerilog/Verilog parser for Universal Ctags</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/questing/+package/universal-ctags">universal-ctags_5.9.20210829.0-2build1_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       ctags-lang-verilog - The man page about SystemVerilog/Verilog parser for Universal Ctags

</pre><h4><b>SYNOPSIS</b></h4><pre>
       <b>ctags</b> ... [--kinds-systemverilog=+Q] [--fields-SystemVerilog=+{parameter}] ...
       <b>ctags</b> ... [--fields-Verilog=+{parameter}] ...

                                   ┌───────────────┬───────────────┬────────────────┐
                                   │ Language      │ Language ID   │ File Mapping   │
                                   ├───────────────┼───────────────┼────────────────┤
                                   │ SystemVerilog │ SystemVerilog │ .sv, .svh, svi │
                                   ├───────────────┼───────────────┼────────────────┤
                                   │ Verilog       │ Verilog       │ .v             │
                                   └───────────────┴───────────────┴────────────────┘

</pre><h4><b>DESCRIPTION</b></h4><pre>
       This man page describes about the SystemVerilog/Verilog parser for Universal Ctags.  SystemVerilog parser
       supports IEEE Std 1800-2017 keywords.  Verilog parser supports IEEE Std 1364-2005 keywords.

   <b>Supported</b> <b>Kinds</b>
          $ ctags --list-kinds-full=SystemVerilog
          #LETTER NAME       ENABLED REFONLY NROLES MASTER DESCRIPTION
          A       assert     yes     no      0      NONE   assertions (assert, assume, cover, restrict)
          C       class      yes     no      0      NONE   classes
          E       enum       yes     no      0      NONE   enumerators
          H       checker    yes     no      0      NONE   checkers
          I       interface  yes     no      0      NONE   interfaces
          K       package    yes     no      0      NONE   packages
          L       clocking   yes     no      0      NONE   clocking
          M       modport    yes     no      0      NONE   modports
          N       nettype    yes     no      0      NONE   nettype declarations
          O       constraint yes     no      0      NONE   constraints
          P       program    yes     no      0      NONE   programs
          Q       prototype  no      no      0      NONE   prototypes (extern, pure)
          R       property   yes     no      0      NONE   properties
          S       struct     yes     no      0      NONE   structs and unions
          T       typedef    yes     no      0      NONE   type declarations
          V       covergroup yes     no      0      NONE   covergroups
          b       block      yes     no      0      NONE   blocks (begin, fork)
          c       constant   yes     no      0      NONE   constants (define, parameter, specparam, enum values)
          e       event      yes     no      0      NONE   events
          f       function   yes     no      0      NONE   functions
          i       instance   yes     no      0      NONE   instances of module or interface
          l       ifclass    yes     no      0      NONE   interface class
          m       module     yes     no      0      NONE   modules
          n       net        yes     no      0      NONE   net data types
          p       port       yes     no      0      NONE   ports
          q       sequence   yes     no      0      NONE   sequences
          r       register   yes     no      0      NONE   variable data types
          t       task       yes     no      0      NONE   tasks
          w       member     yes     no      0      NONE   struct and union members

       Note that <b>prototype</b> (<b>Q</b>) is disabled by default.

          $ ctags --list-kinds-full=Verilog
          #LETTER NAME     ENABLED REFONLY NROLES MASTER DESCRIPTION
          b       block    yes     no      0      NONE   blocks (begin, fork)
          c       constant yes     no      0      NONE   constants (define, parameter, specparam)
          e       event    yes     no      0      NONE   events
          f       function yes     no      0      NONE   functions
          i       instance yes     no      0      NONE   instances of module
          m       module   yes     no      0      NONE   modules
          n       net      yes     no      0      NONE   net data types
          p       port     yes     no      0      NONE   ports
          r       register yes     no      0      NONE   variable data types
          t       task     yes     no      0      NONE   tasks

   <b>Supported</b> <b>Language</b> <b>Specific</b> <b>Fields</b>
          $ ctags --list-fields=Verilog
          #LETTER NAME      ENABLED LANGUAGE JSTYPE FIXED DESCRIPTION
          -       parameter no      Verilog  --b    no    parameter whose value can be overridden.
          $ ctags --list-fields=SystemVerilog
          #LETTER NAME      ENABLED LANGUAGE      JSTYPE FIXED DESCRIPTION
          -       parameter no      SystemVerilog --b    no    parameter whose value can be overridden.

   <b>parameter</b> <b>field</b>
       If  the  field  <b>parameter</b>  is  enabled,  a  field  <b>parameter:</b>  is added on a parameter whose value can be
       overridden on an instantiated module, interface, or program.  This is  useful  for  a  editor  plugin  or
       extension to enable auto-instantiation of modules with parameters which can be overridden.

          $ ctags ... --fields-Verilog=+{parameter} ...
          $ ctags ... --fields-SystemVerilog=+{parameter} ...

       On  the following source code fields <b>parameter:</b> are added on parameters <b>P*</b>, not on ones <b>L*</b>.  Note that <b>L4</b>
       and <b>L6</b> is declared by <b>parameter</b> statement, but fields <b>parameter:</b> are not added, because  they  cannot  be
       overridden.

       "input.sv"

          // compilation unit scope
          parameter L1 = "synonym for the localparam";

          module with_parameter_port_list #(
                  P1,
                  localparam L2 = P1+1,
                  parameter P2)
                  ( /*port list...*/ );
                  parameter  L3 = "synonym for the localparam";
                  localparam L4 = "localparam";
                  // ...
          endmodule

          module with_empty_parameter_port_list #()
                  ( /*port list...*/ );
                  parameter  L5 = "synonym for the localparam";
                  localparam L6 = "localparam";
                  // ...
          endmodule

          module no_parameter_port_list
                  ( /*port list...*/ );
                  parameter  P3 = "parameter";
                  localparam L7 = "localparam";
                  // ...
          endmodule

          $ ctags -uo - --fields-SystemVerilog=+{parameter} input.sv
          L1      input.sv        /^parameter L1 = "synonym for the localparam";$/;"      c       parameter:
          with_parameter_port_list        input.sv        /^module with_parameter_port_list #($/;"        m
          P1      input.sv        /^      P1,$/;" c       module:with_parameter_port_list parameter:
          L2      input.sv        /^      localparam L2 = P1+1,$/;"       c       module:with_parameter_port_list
          P2      input.sv        /^      parameter P2)$/;"       c       module:with_parameter_port_list parameter:
          L3      input.sv        /^      parameter  L3 = "synonym for the localparam";$/;"       c       module:with_parameter_port_list
          L4      input.sv        /^      localparam L4 = "localparam";$/;"       c       module:with_parameter_port_list
          with_empty_parameter_port_list  input.sv        /^module with_empty_parameter_port_list #()$/;" m
          L5      input.sv        /^      parameter  L5 = "synonym for the localparam";$/;"       c       module:with_empty_parameter_port_list
          L6      input.sv        /^      localparam L6 = "localparam";$/;"       c       module:with_empty_parameter_port_list
          no_parameter_port_list  input.sv        /^module no_parameter_port_list$/;"     m
          P3      input.sv        /^      parameter  P3 = "parameter";$/;"        c       module:no_parameter_port_list   parameter:
          L7      input.sv        /^      localparam L7 = "localparam";$/;"       c       module:no_parameter_port_list

   <b>TIPS</b>
       If you want to map files <b>*.v</b> to SystemVerilog, add <b>--langmap=SystemVerilog:.v</b> option.

</pre><h4><b>KNOWN</b> <b>ISSUES</b></h4><pre>
       See  &lt;https://github.com/universal-ctags/ctags/issues/2674&gt;  for more information.

</pre><h4><b>SEE</b> <b>ALSO</b></h4><pre>
       • <a href="../man1/ctags.1.html">ctags</a>(1)

       • <a href="../man7/ctags-client-tools.7.html">ctags-client-tools</a>(7)

       •

         <b>Language</b> <b>Reference</b> <b>Manuals</b> <b>(LRM)</b>

                • IEEE  Standard  for  SystemVerilog  — Unified Hardware Design, Specification, and Verification
                  Language, IEEE Std 1800-2017,
                   &lt;https://ieeexplore.ieee.org/document/8299595&gt;

                • IEEE Standard for Verilog Hardware Description Language, IEEE Std 1364-2005,
                   &lt;https://ieeexplore.ieee.org/document/1620780&gt;

5.9.0                                                                                      <u><a href="../man7/CTAGS-LANG-VERILOG.7.html">CTAGS-LANG-VERILOG</a></u>(7)
</pre>
 </div>
</div></section>
</div>
</body>
</html>