-- VHDL for IBM SMS ALD page 16.42.01.1
-- Title: A AND B CYCLE CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/5/2020 1:26:04 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_42_01_1_A_AND_B_CYCLE_CONTROLS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_MPLY_DOT_N_DOT_D:	 in STD_LOGIC;
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW:	 in STD_LOGIC;
		MS_MPLY_DOT_3_DOT_D_DOT_MDL:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS:	 in STD_LOGIC;
		MB_1401_MPLY_EARLY_END:	 in STD_LOGIC;
		MS_DIV_DOT_U_OR_Y_DOT_B_DOT_NOT_AW:	 in STD_LOGIC;
		MS_DIV_DOT_2_DOT_D:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8:	 in STD_LOGIC;
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC:	 in STD_LOGIC;
		MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC:	 in STD_LOGIC;
		MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_NOT_AW:	 in STD_LOGIC;
		MS_MPLY_DOT_N_DOT_C:	 in STD_LOGIC;
		MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_AW:	 in STD_LOGIC;
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC:	 in STD_LOGIC;
		MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC:	 in STD_LOGIC;
		MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW:	 in STD_LOGIC;
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_3:	 in STD_LOGIC;
		MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL:	 in STD_LOGIC;
		MS_MPLY_DOT_1_OR_3_DOT_D_DOT_NOT_MDL:	 in STD_LOGIC;
		MS_DIV_DOT_U_OR_Y_DOT_B_DOT_AW:	 in STD_LOGIC;
		MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY:	 in STD_LOGIC;
		PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR:	 out STD_LOGIC;
		PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR:	 out STD_LOGIC);
end ALD_16_42_01_1_A_AND_B_CYCLE_CONTROLS_ACC;

architecture behavioral of ALD_16_42_01_1_A_AND_B_CYCLE_CONTROLS_ACC is 

	signal OUT_4A_E: STD_LOGIC;
	signal OUT_4B_C: STD_LOGIC;
	signal OUT_4C_G: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_4E_D: STD_LOGIC;
	signal OUT_4F_E: STD_LOGIC;
	signal OUT_3F_C: STD_LOGIC;
	signal OUT_4G_D: STD_LOGIC;
	signal OUT_4H_P: STD_LOGIC;
	signal OUT_4I_D: STD_LOGIC;
	signal OUT_DOT_1A: STD_LOGIC;
	signal OUT_DOT_3F: STD_LOGIC;

begin

	OUT_4A_E <= NOT(MS_MPLY_DOT_N_DOT_D AND MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW AND MS_MPLY_DOT_3_DOT_D_DOT_MDL );
	OUT_4B_C <= NOT(MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH AND MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS );
	OUT_4C_G <= NOT(MS_DIV_DOT_U_OR_Y_DOT_B_DOT_NOT_AW AND MS_DIV_DOT_2_DOT_D );
	OUT_4D_C <= NOT(MB_1401_MPLY_EARLY_END AND MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9 AND MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8 );
	OUT_4E_D <= NOT(MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC AND MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC AND MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_NOT_AW );
	OUT_4F_E <= NOT MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_AW;
	OUT_3F_C <= NOT(MS_MPLY_DOT_N_DOT_C AND MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_3 );
	OUT_4G_D <= NOT(MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC AND MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC AND MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW );
	OUT_4H_P <= NOT(MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL AND MS_MPLY_DOT_1_OR_3_DOT_D_DOT_NOT_MDL );
	OUT_4I_D <= NOT(MS_DIV_DOT_U_OR_Y_DOT_B_DOT_AW AND MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL AND MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY );
	OUT_DOT_1A <= OUT_4A_E OR OUT_4B_C OR OUT_4C_G OR OUT_4D_C OR OUT_4E_D;
	OUT_DOT_3F <= OUT_4F_E OR OUT_3F_C OR OUT_4G_D OR OUT_4H_P OR OUT_4I_D;

	PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR <= OUT_DOT_1A;
	PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR <= OUT_DOT_3F;


end;
