# risc-v
The project of architecture course. 
The aim is to implement a CPU using hardware description language(HDL).

The features:
- The instruction set arthitecture(ISA) is [RV32I Base Integer Instruction Set, Version 2.0](https://riscv.org/specifications/).
- The implementation technology is FPGA.
- The HDL is Verilog HDL.



