#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Sep  6 10:08:57 2022
# Process ID: 2508
# Current directory: D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14728 D:\xilinx_FPGA_prj\FPGA\Ethernet\prj\Ethernet\Ethernet.xpr
# Log file: D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/vivado.log
# Journal file: D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet\vivado.jou
# Running On: Zou, OS: Windows, CPU Frequency: 3686 MHz, CPU Physical cores: 10, Host memory: 34212 MB
#-----------------------------------------------------------
start_gui
open_project D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
add_files -norecurse {D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/crc32_d8.v D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_tx.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top arp_tx [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
add_files -norecurse D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top arp [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
refresh_design
refresh_design
add_files -norecurse {D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp.v D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/crc32_d8.v D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/rgmii_tx.v D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_loop_top.v D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_ctrl.v D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_tx.v D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/rgmii_rx.v D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/key_filter.v D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_rx.v D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/gmii2rgmii.v}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top arp_loop_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
refresh_design
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLK_OUT1_PORT {clk_200m} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {142.107} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files d:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 16
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files d:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.ip_user_files/sim_scripts -ip_user_files_dir D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.ip_user_files -ipstatic_source_dir D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx_FPGA_prj/modelsim_lib} {questa=D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.cache/compile_simlib/questa} {riviera=D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.cache/compile_simlib/riviera} {activehdl=D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
refresh_design
refresh_design
file mkdir D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.srcs/constrs_1
file mkdir D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.srcs/constrs_1/new
close [ open D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.srcs/constrs_1/new/pin.xdc w ]
add_files -fileset constrs_1 D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.srcs/constrs_1/new/pin.xdc
refresh_design
refresh_design
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
refresh_design
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.runs/impl_1/arp_loop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.runs/impl_1/arp_loop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.runs/impl_1/arp_loop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
update_compile_order -fileset sources_1
refresh_design
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.runs/impl_1/arp_loop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
refresh_design
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.runs/impl_1/arp_loop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
place_ports touch_in F16
set_property target_constrs_file D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.srcs/constrs_1/new/pin.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.runs/impl_1/arp_loop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.runs/impl_1/arp_loop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
