#include "../cmucal.h"
#include "cmucal-sfr.h"

unsigned int cmucal_sfr_block_size = 35;
struct sfr_block cmucal_sfr_block_list[] = {
	SFR_BLOCK(CMU_TOP, 0x1e080000, 0x8000),
	SFR_BLOCK(CMU_CORE, 0x1e000000, 0x8000),
	SFR_BLOCK(CMU_CPUCL0, 0x20c00000, 0x8000),
	SFR_BLOCK(CMU_CPUCL1, 0x20c10000, 0x8000),
	SFR_BLOCK(CMU_CPUCL2, 0x20c20000, 0x8000),
	SFR_BLOCK(CMU_G3D, 0x1c400000, 0x8000),
	SFR_BLOCK(CMU_HSI0, 0x11000000, 0x8000),
	SFR_BLOCK(CMU_MIF, 0x20800000, 0x8000),
	SFR_BLOCK(CMU_S2D, 0x17730000, 0x8000),
	SFR_BLOCK(CMU_TPU, 0x1cc00000, 0x8000),
	SFR_BLOCK(CMU_APM, 0x17400000, 0x8000),
	SFR_BLOCK(CMU_BUS0, 0x1e800000, 0x8000),
	SFR_BLOCK(CMU_BUS1, 0x1f000000, 0x8000),
	SFR_BLOCK(CMU_BUS2, 0x20000000, 0x8000),
	SFR_BLOCK(CMU_EH, 0x17000000, 0x8000),
	SFR_BLOCK(CMU_BO, 0x1ca00000, 0x8000),
	SFR_BLOCK(CMU_CSIS, 0x1a400000, 0x8000),
	SFR_BLOCK(CMU_DISP, 0x1c200000, 0x8000),
	SFR_BLOCK(CMU_DNS, 0x1b000000, 0x8000),
	SFR_BLOCK(CMU_DPU, 0x1c000000, 0x8000),
	SFR_BLOCK(CMU_G2D, 0x1c600000, 0x8000),
	SFR_BLOCK(CMU_G3AA, 0x1a800000, 0x8000),
	SFR_BLOCK(CMU_GDC, 0x1ba00000, 0x8000),
	SFR_BLOCK(CMU_HSI1, 0x11800000, 0x8000),
	SFR_BLOCK(CMU_HSI2, 0x14400000, 0x8000),
	SFR_BLOCK(CMU_IPP, 0x1ac00000, 0x8000),
	SFR_BLOCK(CMU_ITP, 0x1b400000, 0x8000),
	SFR_BLOCK(CMU_MCSC, 0x1b700000, 0x8000),
	SFR_BLOCK(CMU_MFC, 0x1c800000, 0x8000),
	SFR_BLOCK(CMU_MISC, 0x10010000, 0x8000),
	SFR_BLOCK(CMU_PDP, 0x1aa00000, 0x8000),
	SFR_BLOCK(CMU_PERIC0, 0x10800000, 0x8000),
	SFR_BLOCK(CMU_PERIC1, 0x10c00000, 0x8000),
	SFR_BLOCK(CMU_TNR, 0x1bc00000, 0x8000),
	SFR_BLOCK(CMU_AOC, 0x1a000000, 0x8000),
};

unsigned int dbg_offset = 0x4000;
unsigned int cmucal_sfr_size = 2849;
struct sfr cmucal_sfr_list[] = {
	SFR(PLL_LOCKTIME_PLL_SHARED0, 0x0, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED0, 0x10c, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED1, 0x4, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED1, 0x14c, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED2, 0x8, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED2, 0x18c, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED3, 0xc, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED3, 0x1cc, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SPARE, 0x10, CMU_TOP),
	SFR(PLL_CON3_PLL_SPARE, 0x20c, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_CORE, 0x0, CMU_CORE),
	SFR(PLL_CON3_PLL_CORE, 0x10c, CMU_CORE),
	SFR(PLL_LOCKTIME_PLL_CPUCL0, 0x0, CMU_CPUCL0),
	SFR(PLL_CON3_PLL_CPUCL0, 0x10c, CMU_CPUCL0),
	SFR(PLL_LOCKTIME_PLL_CPUCL1, 0x0, CMU_CPUCL1),
	SFR(PLL_CON3_PLL_CPUCL1, 0x10c, CMU_CPUCL1),
	SFR(PLL_LOCKTIME_PLL_CPUCL2, 0x0, CMU_CPUCL2),
	SFR(PLL_CON3_PLL_CPUCL2, 0x10c, CMU_CPUCL2),
	SFR(PLL_LOCKTIME_PLL_G3D, 0x4, CMU_G3D),
	SFR(PLL_CON3_PLL_G3D, 0x14c, CMU_G3D),
	SFR(PLL_LOCKTIME_PLL_G3D_L2, 0x8, CMU_G3D),
	SFR(PLL_CON3_PLL_G3D_L2, 0x18c, CMU_G3D),
	SFR(PLL_LOCKTIME_PLL_USB, 0x4, CMU_HSI0),
	SFR(PLL_CON3_PLL_USB, 0x14c, CMU_HSI0),
	SFR(PLL_LOCKTIME_PLL_MIF, 0x0, CMU_MIF),
	SFR(PLL_CON3_PLL_MIF, 0x10c, CMU_MIF),
	SFR(PLL_LOCKTIME_PLL_MIF_EXT, 0x4, CMU_MIF),
	SFR(PLL_CON3_PLL_MIF_EXT, 0x14c, CMU_MIF),
	SFR(PLL_LOCKTIME_PLL_MIF_S2D, 0x0, CMU_S2D),
	SFR(PLL_CON3_PLL_MIF_S2D, 0x10c, CMU_S2D),
	SFR(PLL_LOCKTIME_PLL_TPU, 0x0, CMU_TPU),
	SFR(PLL_CON3_PLL_TPU, 0x10c, CMU_TPU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_APM_FUNC, 0x1000, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC, 0x1004, CMU_APM),
	SFR(CLK_CON_MUX_MUX_BUS0_CMUREF, 0x1000, CMU_BUS0),
	SFR(CLK_CON_MUX_MUX_CLK_BUS0_BUS_OPTION1, 0x1004, CMU_BUS0),
	SFR(CLK_CON_MUX_MUX_BUS1_CMUREF, 0x1000, CMU_BUS1),
	SFR(CLK_CON_MUX_MUX_BUS2_CMUREF, 0x1000, CMU_BUS2),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MFC_MFC, 0x10c0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD, 0x1090, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D, 0x1060, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS, 0x104c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH, 0x1040, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS, 0x1038, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH, 0x10c8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_ITP_BUS, 0x10b4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA, 0x1068, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC, 0x10b8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL, 0x1064, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HPM, 0x1084, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG, 0x103c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS, 0x1098, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0, 0x1010, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1, 0x1014, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2, 0x1018, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3, 0x101c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_BO_BUS, 0x1000, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD, 0x10ac, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CMU_CMUREF, 0x1108, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS, 0x10dc, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS, 0x10e4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MISC_BUS, 0x10cc, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC, 0x108c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE, 0x10a8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS, 0x10a0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP, 0x10c4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP, 0x10e0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP, 0x10e8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_TPU_BUS, 0x10f8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG, 0x1094, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PDP_VRA, 0x10d8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPU_BUS, 0x1058, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH, 0x1044, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE, 0x109c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS, 0x1088, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF, 0x10f4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_IPP_BUS, 0x10b0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4, 0x1020, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST, 0x1030, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_TNR_BUS, 0x10ec, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS, 0x1008, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_BUS2_BUS, 0x100c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS, 0x1004, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5, 0x1024, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6, 0x1028, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DNS_BUS, 0x1054, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0, 0x1078, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1, 0x107c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC, 0x10bc, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_TPU_TPU, 0x10fc, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD, 0x10a4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7, 0x102c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G3D_GLB, 0x1070, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH, 0x1048, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC, 0x1080, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MISC_SSS, 0x10d0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DISP_BUS, 0x1050, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_EH_BUS, 0x105c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1, 0x1034, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1, 0x10f0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PDP_BUS, 0x10d4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_TPU_UART, 0x1104, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL, 0x1100, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH, 0x1074, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G3D_BUSD, 0x106c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CORE_CMUREF, 0x1008, CMU_CORE),
	SFR(CLK_CON_MUX_MUX_CLK_CORE_BUS, 0x1000, CMU_CORE),
	SFR(CLK_CON_MUX_MUX_CLK_CORE_BUS_OPTION1, 0x1004, CMU_CORE),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL0_PLL, 0x1000, CMU_CPUCL0),
	SFR(CLK_CON_MUX_MUX_CPUCL0_CMUREF, 0x1004, CMU_CPUCL0),
	SFR(CLK_CON_MUX_MUX_CPUCL1_CMUREF, 0x1004, CMU_CPUCL1),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL1_PLL, 0x1000, CMU_CPUCL1),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL2_PLL, 0x1000, CMU_CPUCL2),
	SFR(CLK_CON_MUX_MUX_CPUCL2_CMUREF, 0x1004, CMU_CPUCL2),
	SFR(CLK_CON_MUX_MUX_CLK_EH_BUS, 0x1004, CMU_EH),
	SFR(CLK_CON_MUX_MUX_CLK_G3D_STACKS, 0x1004, CMU_G3D),
	SFR(CLK_CON_MUX_MUX_CLK_G3D_L2_GLB, 0x1000, CMU_G3D),
	SFR(CLK_CON_MUX_MUX_CLK_G3D_TOP, 0x1008, CMU_G3D),
	SFR(CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD, 0x1008, CMU_HSI0),
	SFR(CLK_CON_MUX_MUX_CLK_HSI0_BUS, 0x1000, CMU_HSI0),
	SFR(CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF, 0x1004, CMU_HSI0),
	SFR(CLK_CON_MUX_MUX_MIF_CMUREF, 0x1000, CMU_MIF),
	SFR(CLK_CON_MUX_MUX_CLK_S2D_CORE, 0x1004, CMU_S2D),
	SFR(CLK_CON_MUX_MUX_CLK_TPU_TPU, 0x1000, CMU_TPU),
	SFR(CLK_CON_MUX_MUX_CLK_TPU_TPUCTL, 0x1004, CMU_TPU),
	SFR(PLL_CON0_MUX_CLKCMU_BO_BUS_USER, 0x600, CMU_BO),
	SFR(PLL_CON1_MUX_CLKCMU_BO_BUS_USER, 0x604, CMU_BO),
	SFR(PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER, 0x600, CMU_BUS0),
	SFR(PLL_CON1_MUX_CLKCMU_BUS0_BUS_USER, 0x604, CMU_BUS0),
	SFR(PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER, 0x600, CMU_BUS1),
	SFR(PLL_CON1_MUX_CLKCMU_BUS1_BUS_USER, 0x604, CMU_BUS1),
	SFR(PLL_CON0_MUX_CLKCMU_BUS2_BUS_USER, 0x600, CMU_BUS2),
	SFR(PLL_CON1_MUX_CLKCMU_BUS2_BUS_USER, 0x604, CMU_BUS2),
	SFR(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER, 0x600, CMU_CORE),
	SFR(PLL_CON1_MUX_CLKCMU_CORE_BUS_USER, 0x604, CMU_CORE),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x610, CMU_CPUCL0),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x614, CMU_CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER, 0x600, CMU_CPUCL0),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_BUS_USER, 0x604, CMU_CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER, 0x600, CMU_CPUCL1),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER, 0x604, CMU_CPUCL1),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER, 0x600, CMU_CPUCL2),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER, 0x604, CMU_CPUCL2),
	SFR(PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER, 0x600, CMU_CSIS),
	SFR(PLL_CON1_MUX_CLKCMU_CSIS_BUS_USER, 0x604, CMU_CSIS),
	SFR(PLL_CON0_MUX_CLKCMU_DISP_BUS_USER, 0x600, CMU_DISP),
	SFR(PLL_CON1_MUX_CLKCMU_DISP_BUS_USER, 0x604, CMU_DISP),
	SFR(PLL_CON0_MUX_CLKCMU_DNS_BUS_USER, 0x600, CMU_DNS),
	SFR(PLL_CON1_MUX_CLKCMU_DNS_BUS_USER, 0x604, CMU_DNS),
	SFR(PLL_CON0_MUX_CLKCMU_DPU_BUS_USER, 0x600, CMU_DPU),
	SFR(PLL_CON1_MUX_CLKCMU_DPU_BUS_USER, 0x604, CMU_DPU),
	SFR(PLL_CON0_MUX_CLKCMU_EH_BUS_USER, 0x600, CMU_EH),
	SFR(PLL_CON1_MUX_CLKCMU_EH_BUS_USER, 0x604, CMU_EH),
	SFR(PLL_CON0_MUX_CLKCMU_EH_PLL_CORE_USER, 0x610, CMU_EH),
	SFR(PLL_CON1_MUX_CLKCMU_EH_PLL_CORE_USER, 0x614, CMU_EH),
	SFR(PLL_CON0_MUX_CLKCMU_G2D_G2D_USER, 0x600, CMU_G2D),
	SFR(PLL_CON1_MUX_CLKCMU_G2D_G2D_USER, 0x604, CMU_G2D),
	SFR(PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER, 0x610, CMU_G2D),
	SFR(PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER, 0x614, CMU_G2D),
	SFR(PLL_CON0_MUX_CLKCMU_G3AA_G3AA_USER, 0x600, CMU_G3AA),
	SFR(PLL_CON1_MUX_CLKCMU_G3AA_G3AA_USER, 0x604, CMU_G3AA),
	SFR(PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER, 0x650, CMU_G3D),
	SFR(PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER, 0x654, CMU_G3D),
	SFR(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER, 0x610, CMU_G3D),
	SFR(PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER, 0x614, CMU_G3D),
	SFR(PLL_CON0_MUX_CLKCMU_G3D_GLB_USER, 0x640, CMU_G3D),
	SFR(PLL_CON1_MUX_CLKCMU_G3D_GLB_USER, 0x644, CMU_G3D),
	SFR(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER, 0x600, CMU_G3D),
	SFR(PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER, 0x604, CMU_G3D),
	SFR(PLL_CON0_MUX_CLKCMU_G3D_BUSD_USER, 0x630, CMU_G3D),
	SFR(PLL_CON1_MUX_CLKCMU_G3D_BUSD_USER, 0x634, CMU_G3D),
	SFR(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER, 0x620, CMU_G3D),
	SFR(PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER, 0x624, CMU_G3D),
	SFR(PLL_CON0_MUX_CLKCMU_GDC_SCSC_USER, 0x620, CMU_GDC),
	SFR(PLL_CON1_MUX_CLKCMU_GDC_SCSC_USER, 0x624, CMU_GDC),
	SFR(PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER, 0x600, CMU_GDC),
	SFR(PLL_CON1_MUX_CLKCMU_GDC_GDC0_USER, 0x604, CMU_GDC),
	SFR(PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER, 0x610, CMU_GDC),
	SFR(PLL_CON1_MUX_CLKCMU_GDC_GDC1_USER, 0x614, CMU_GDC),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER, 0x610, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_BUS_USER, 0x614, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER, 0x650, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER, 0x654, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER, 0x620, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER, 0x624, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER, 0x660, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_USPDPDBG_USER, 0x664, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER, 0x600, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_ALT_USER, 0x604, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER, 0x640, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_USB20_USER, 0x644, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER, 0x630, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_TCXO_USER, 0x634, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER, 0x600, CMU_HSI1),
	SFR(PLL_CON1_MUX_CLKCMU_HSI1_BUS_USER, 0x604, CMU_HSI1),
	SFR(PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER, 0x610, CMU_HSI1),
	SFR(PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER, 0x614, CMU_HSI1),
	SFR(PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER, 0x600, CMU_HSI2),
	SFR(PLL_CON1_MUX_CLKCMU_HSI2_BUS_USER, 0x604, CMU_HSI2),
	SFR(PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER, 0x620, CMU_HSI2),
	SFR(PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER, 0x624, CMU_HSI2),
	SFR(PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER, 0x630, CMU_HSI2),
	SFR(PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER, 0x634, CMU_HSI2),
	SFR(PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER, 0x610, CMU_HSI2),
	SFR(PLL_CON1_MUX_CLKCMU_HSI2_MMC_CARD_USER, 0x614, CMU_HSI2),
	SFR(PLL_CON0_MUX_CLKCMU_IPP_BUS_USER, 0x600, CMU_IPP),
	SFR(PLL_CON1_MUX_CLKCMU_IPP_BUS_USER, 0x604, CMU_IPP),
	SFR(PLL_CON0_MUX_CLKCMU_ITP_BUS_USER, 0x600, CMU_ITP),
	SFR(PLL_CON1_MUX_CLKCMU_ITP_BUS_USER, 0x604, CMU_ITP),
	SFR(PLL_CON0_MUX_CLKCMU_MCSC_ITSC_USER, 0x600, CMU_MCSC),
	SFR(PLL_CON1_MUX_CLKCMU_MCSC_ITSC_USER, 0x604, CMU_MCSC),
	SFR(PLL_CON0_MUX_CLKCMU_MCSC_MCSC_USER, 0x610, CMU_MCSC),
	SFR(PLL_CON1_MUX_CLKCMU_MCSC_MCSC_USER, 0x614, CMU_MCSC),
	SFR(PLL_CON0_MUX_CLKCMU_MFC_MFC_USER, 0x600, CMU_MFC),
	SFR(PLL_CON1_MUX_CLKCMU_MFC_MFC_USER, 0x604, CMU_MFC),
	SFR(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER, 0x610, CMU_MIF),
	SFR(PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER, 0x614, CMU_MIF),
	SFR(PLL_CON0_CLKMUX_MIF_DDRPHY2X, 0x600, CMU_MIF),
	SFR(PLL_CON1_CLKMUX_MIF_DDRPHY2X, 0x604, CMU_MIF),
	SFR(PLL_CON0_MUX_CLKCMU_MISC_BUS_USER, 0x600, CMU_MISC),
	SFR(PLL_CON1_MUX_CLKCMU_MISC_BUS_USER, 0x604, CMU_MISC),
	SFR(PLL_CON0_MUX_CLKCMU_MISC_SSS_USER, 0x610, CMU_MISC),
	SFR(PLL_CON1_MUX_CLKCMU_MISC_SSS_USER, 0x614, CMU_MISC),
	SFR(PLL_CON0_MUX_CLKCMU_PDP_BUS_USER, 0x600, CMU_PDP),
	SFR(PLL_CON1_MUX_CLKCMU_PDP_BUS_USER, 0x604, CMU_PDP),
	SFR(PLL_CON0_MUX_CLKCMU_PDP_VRA_USER, 0x610, CMU_PDP),
	SFR(PLL_CON1_MUX_CLKCMU_PDP_VRA_USER, 0x614, CMU_PDP),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER, 0x600, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER, 0x604, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER, 0x6a0, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI6_USI_USER, 0x6a4, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER, 0x670, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI3_USI_USER, 0x674, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER, 0x680, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI4_USI_USER, 0x684, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER, 0x690, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI5_USI_USER, 0x694, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER, 0x640, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER, 0x644, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER, 0x610, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_I3C_USER, 0x614, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI7_USI_USER, 0x6b0, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI7_USI_USER, 0x6b4, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI8_USI_USER, 0x6c0, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI8_USI_USER, 0x6c4, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER, 0x650, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI1_USI_USER, 0x654, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER, 0x620, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI0_UART_USER, 0x624, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER, 0x660, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI2_USI_USER, 0x664, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER, 0x600, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER, 0x604, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER, 0x640, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER, 0x644, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER, 0x650, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER, 0x654, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER, 0x620, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI0_USI_USER, 0x624, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER, 0x610, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_I3C_USER, 0x614, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER, 0x670, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI9_USI_USER, 0x674, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER, 0x630, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER, 0x634, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER, 0x660, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI13_USI_USER, 0x664, CMU_PERIC1),
	SFR(PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D, 0x600, CMU_S2D),
	SFR(PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D, 0x604, CMU_S2D),
	SFR(PLL_CON0_MUX_CLKCMU_TNR_BUS_USER, 0x600, CMU_TNR),
	SFR(PLL_CON1_MUX_CLKCMU_TNR_BUS_USER, 0x604, CMU_TNR),
	SFR(PLL_CON0_MUX_CLKCMU_TPU_BUS_USER, 0x600, CMU_TPU),
	SFR(PLL_CON1_MUX_CLKCMU_TPU_BUS_USER, 0x604, CMU_TPU),
	SFR(PLL_CON0_MUX_CLKCMU_TPU_TPU_USER, 0x620, CMU_TPU),
	SFR(PLL_CON1_MUX_CLKCMU_TPU_TPU_USER, 0x624, CMU_TPU),
	SFR(PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER, 0x610, CMU_TPU),
	SFR(PLL_CON1_MUX_CLKCMU_TPU_TPUCTL_USER, 0x614, CMU_TPU),
	SFR(PLL_CON0_MUX_CLKCMU_TPU_UART_USER, 0x630, CMU_TPU),
	SFR(PLL_CON1_MUX_CLKCMU_TPU_UART_USER, 0x634, CMU_TPU),
	SFR(CLK_CON_MUX_MUX_CLK_MISC_GIC, 0x1000, CMU_MISC),
	SFR(CLK_CON_DIV_DIV_CLK_APM_BOOST, 0x1800, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_APM_USI0_USI, 0x1808, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_APM_USI0_UART, 0x1804, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_APM_USI1_UART, 0x180c, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_BO_BUSP, 0x1800, CMU_BO),
	SFR(CLK_CON_DIV_DIV_CLK_BUS0_BUSP, 0x1800, CMU_BUS0),
	SFR(CLK_CON_DIV_DIV_CLK_BUS1_BUSP, 0x1800, CMU_BUS1),
	SFR(CLK_CON_DIV_DIV_CLK_BUS2_BUSP, 0x1800, CMU_BUS2),
	SFR(CLK_CON_DIV_PLL_SHARED0_DIV2, 0x1900, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G3D_SWITCH, 0x186c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIC0_BUS, 0x18d4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MISC_BUS, 0x18c0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI1_BUS, 0x1890, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DPU_BUS, 0x1850, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED1_DIV2, 0x1910, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED2_DIV2, 0x191c, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED3_DIV2, 0x1920, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED0_DIV4, 0x1908, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MFC_MFC, 0x18b8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G2D_G2D, 0x1858, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI0_USB31DRD, 0x1888, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CSIS_BUS, 0x1844, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIC1_BUS, 0x18dc, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH, 0x1838, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CORE_BUS, 0x1830, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_ITP_BUS, 0x18ac, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G3AA_G3AA, 0x1860, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MCSC_ITSC, 0x18b0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G2D_MSCL, 0x185c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HPM, 0x187c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI2_PCIE, 0x18a0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_DBG, 0x1834, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK0, 0x1810, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK1, 0x1814, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK2, 0x1818, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK3, 0x181c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_BO_BUS, 0x1800, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD, 0x18a4, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED1_DIV4, 0x1918, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI0_DPGTC, 0x1884, CMU_TOP),
	SFR(CLK_CON_DIV_DIV_CLK_CMU_CMUREF, 0x18fc, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MIF_BUSP, 0x18bc, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIC0_IP, 0x18d8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIC1_IP, 0x18e0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_TPU_BUS, 0x18e8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PDP_VRA, 0x18d0, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED1_DIV3, 0x1914, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED0_DIV3, 0x1904, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH, 0x183c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI1_PCIE, 0x1894, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI0_BUS, 0x1880, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_IPP_BUS, 0x18a8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK4, 0x1820, CMU_TOP),
	SFR(CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST, 0x18f8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_TNR_BUS, 0x18e4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_BUS1_BUS, 0x1808, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_BUS2_BUS, 0x180c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_BUS0_BUS, 0x1804, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK5, 0x1824, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK6, 0x1828, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK7, 0x182c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DNS_BUS, 0x184c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_GDC_GDC0, 0x1870, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_GDC_GDC1, 0x1874, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MCSC_MCSC, 0x18b4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_TPU_TPU, 0x18ec, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI2_BUS, 0x1898, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD, 0x189c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G3D_GLB, 0x1868, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH, 0x1840, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_GDC_SCSC, 0x1878, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MISC_SSS, 0x18c4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DISP_BUS, 0x1848, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_EH_BUS, 0x1854, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PDP_BUS, 0x18cc, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_TPU_UART, 0x18f4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_TPU_TPUCTL, 0x18f0, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED0_DIV5, 0x190c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G3D_BUSD, 0x1864, CMU_TOP),
	SFR(CLK_CON_DIV_DIV_CLK_CORE_BUSP, 0x1800, CMU_CORE),
	SFR(CLK_CON_DIV_DIV_CLK_SLC_DCLK, 0x1810, CMU_CORE),
	SFR(CLK_CON_DIV_DIV_CLK_SLC1_DCLK, 0x1804, CMU_CORE),
	SFR(CLK_CON_DIV_DIV_CLK_SLC2_DCLK, 0x1808, CMU_CORE),
	SFR(CLK_CON_DIV_DIV_CLK_SLC3_DCLK, 0x180c, CMU_CORE),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF, 0x1810, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK, 0x1800, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK, 0x1804, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG, 0x1808, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK, 0x180c, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG, 0x181c, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK, 0x1820, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS, 0x1818, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF, 0x1800, CMU_CPUCL1),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF, 0x1800, CMU_CPUCL2),
	SFR(CLK_CON_DIV_DIV_CLK_CSIS_BUSP, 0x1800, CMU_CSIS),
	SFR(CLK_CON_DIV_DIV_CLK_DISP_BUSP, 0x1800, CMU_DISP),
	SFR(CLK_CON_DIV_DIV_CLK_DNS_BUSP, 0x1800, CMU_DNS),
	SFR(CLK_CON_DIV_DIV_CLK_DPU_BUSP, 0x1800, CMU_DPU),
	SFR(CLK_CON_DIV_DIV_CLK_EH_BUSP, 0x1800, CMU_EH),
	SFR(CLK_CON_DIV_DIV_CLK_G2D_BUSP, 0x1800, CMU_G2D),
	SFR(CLK_CON_DIV_DIV_CLK_G3AA_BUSP, 0x1800, CMU_G3AA),
	SFR(CLK_CON_DIV_DIV_CLK_G3D_BUSP, 0x1804, CMU_G3D),
	SFR(CLK_CON_DIV_DIV_CLK_G3D_TOP, 0x1810, CMU_G3D),
	SFR(CLK_CON_DIV_DIV_CLK_GDC_BUSP, 0x1800, CMU_GDC),
	SFR(CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD, 0x1800, CMU_HSI0),
	SFR(CLK_CON_DIV_DIV_CLK_IPP_BUSP, 0x1800, CMU_IPP),
	SFR(CLK_CON_DIV_DIV_CLK_ITP_BUSP, 0x1800, CMU_ITP),
	SFR(CLK_CON_DIV_DIV_CLK_MCSC_BUSP, 0x1800, CMU_MCSC),
	SFR(CLK_CON_DIV_DIV_CLK_MFC_BUSP, 0x1800, CMU_MFC),
	SFR(CLK_CON_DIV_DIV_CLK_MISC_BUSP, 0x1800, CMU_MISC),
	SFR(CLK_CON_DIV_DIV_CLK_MISC_GIC, 0x1804, CMU_MISC),
	SFR(CLK_CON_DIV_DIV_CLK_PDP_BUSP, 0x1800, CMU_PDP),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI, 0x182c, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI, 0x1820, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI, 0x1824, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI, 0x1828, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI, 0x180c, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_I3C, 0x1800, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI, 0x1830, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI, 0x1834, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI, 0x1810, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART, 0x1804, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI, 0x1814, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI, 0x180c, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_I3C, 0x1800, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI, 0x1810, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI, 0x1804, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI, 0x1818, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI, 0x1808, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI, 0x1814, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_TNR_BUSP, 0x1800, CMU_TNR),
	SFR(CLK_CON_DIV_DIV_CLK_TPU_BUSP, 0x1800, CMU_TPU),
	SFR(CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG, 0x180c, CMU_TPU),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_CPU, 0x1814, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL1_CPU, 0x1804, CMU_CPUCL1),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL2_CPU, 0x1804, CMU_CPUCL2),
	SFR(CLK_CON_DIV_DIV_CLK_G3D_STACKS, 0x180c, CMU_G3D),
	SFR(CLK_CON_DIV_DIV_CLK_G3D_L2_GLB, 0x1808, CMU_G3D),
	SFR(CLK_CON_DIV_DIV_CLK_TPU_TPU, 0x1804, CMU_TPU),
	SFR(CLK_CON_DIV_DIV_CLK_TPU_TPUCTL, 0x1808, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK, 0x2000, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK, 0x2008, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK, 0x200c, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK, 0x2010, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_D_HSI0AOC_IPCLKPORT_I_CLK, 0x2014, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_P_AOC_IPCLKPORT_I_CLK, 0x201c, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_D_AOC_IPCLKPORT_I_CLK, 0x2024, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCAPM_IPCLKPORT_I_CLK, 0x2028, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCHSI0_IPCLKPORT_I_CLK, 0x202c, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK, 0x2030, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK, 0x2034, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK, 0x203c, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK, 0x2038, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK, 0x2050, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK, 0x204c, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1, 0x2054, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2, 0x2058, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK, 0x205c, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK, 0x2060, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK, 0x2064, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK, 0x2068, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK, 0x206c, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_BUS_IPCLKPORT_CLK, 0x2040, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_ATB_T_AOC_IPCLKPORT_I_CLK, 0x2020, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_G_AOC_IPCLKPORT_I_CLK, 0x2018, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK, 0x2048, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK, 0x2004, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK, 0x2060, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK, 0x205c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK, 0x2098, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK, 0x20f8, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK, 0x20cc, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, 0x2070, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, 0x201c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK, 0x204c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK, 0x2050, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK, 0x2068, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK, 0x208c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK, 0x20a8, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK, 0x20fc, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK, 0x2000, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK, 0x2048, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, 0x2014, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK, 0x2024, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK, 0x2040, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_AOCAPM_IPCLKPORT_I_CLK, 0x2058, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK, 0x206c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, 0x2088, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK, 0x2064, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK, 0x2020, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK, 0x20ac, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK, 0x2074, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_AOC_IPCLKPORT_PCLK, 0x2084, CMU_APM),
	SFR(CLK_CON_GAT_GATE_CLKCMU_APM_FUNC, 0x2010, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK, 0x20b0, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK, 0x20b4, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_ACLK, 0x20b8, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_PCLK, 0x20bc, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2, 0x20c4, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK, 0x2044, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK, 0x20d0, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK, 0x20d4, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK, 0x20d8, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK, 0x20dc, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_ACLK, 0x20f0, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_PCLK, 0x20f4, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_ACLK, 0x20e8, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_PCLK, 0x20ec, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK, 0x2018, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK, 0x2090, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK, 0x2094, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK, 0x20c0, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK, 0x207c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK, 0x2080, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BUS0_BOOST_OPTION1, 0x2004, CMU_APM),
	SFR(CLK_CON_GAT_CLK_CORE_BOOST_OPTION1, 0x200c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_CMU_BOOST_OPTION1, 0x2008, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_G_SWD_IPCLKPORT_I_CLK, 0x2054, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_ACLK, 0x20e0, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_PCLK, 0x20e4, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK, 0x202c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK, 0x203c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK, 0x2034, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK, 0x209c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK, 0x20a4, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK, 0x20a0, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK, 0x2028, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK, 0x2030, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK, 0x2038, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK, 0x2000, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_LHS_AXI_D_BO_IPCLKPORT_I_CLK, 0x201c, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_LHM_AXI_P_BO_IPCLKPORT_I_CLK, 0x2018, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK, 0x2020, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK, 0x2024, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1, 0x2038, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM, 0x2008, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK, 0x2040, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSD_IPCLKPORT_CLK, 0x2028, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSP_IPCLKPORT_CLK, 0x202c, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK, 0x2034, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK, 0x2010, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK, 0x2030, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK, 0x2014, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK, 0x2044, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK, 0x2048, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2, 0x203c, CMU_BO),
	SFR(CLK_CON_GAT_GOUT_BLK_BO_UID_AS_AXI_P_BO_IPCLKPORT_ACLKM, 0x200c, CMU_BO),
	SFR(CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK, 0x2004, CMU_BO),
	SFR(CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK, 0x2000, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_ACLK, 0x205c, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_PCLK, 0x2060, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK, 0x204c, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK, 0x2050, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK, 0x2008, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK, 0x2010, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK, 0x2014, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AOC_IPCLKPORT_I_CLK, 0x2018, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK, 0x201c, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_GSA_IPCLKPORT_I_CLK, 0x2020, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AOC_IPCLKPORT_I_CLK, 0x2028, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_GSA_IPCLKPORT_I_CLK, 0x202c, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK, 0x2030, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK, 0x2034, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK, 0x2058, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_P_BUS0, 0x2064, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK, 0x2068, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_GPC_BUS0_IPCLKPORT_PCLK, 0x200c, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK, 0x2024, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK, 0x2038, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_CLK, 0x2044, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_PCLK, 0x2048, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_CLK, 0x203c, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_PCLK, 0x2040, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_OSCCLK_IPCLKPORT_CLK, 0x2054, CMU_BUS0),
	SFR(CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK, 0x2000, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK, 0x20c4, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK, 0x20bc, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK, 0x20c0, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_G2D_IPCLKPORT_I_CLK, 0x2024, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_G2D_IPCLKPORT_I_CLK, 0x2040, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK, 0x2010, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK, 0x201c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_MISC_IPCLKPORT_I_CLK, 0x2018, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK, 0x2020, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK, 0x2030, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK, 0x203c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK, 0x204c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK, 0x2054, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK, 0x208c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK, 0x20b4, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK, 0x209c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK, 0x2090, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNS_IPCLKPORT_I_CLK, 0x2088, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK, 0x20a4, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK, 0x20ac, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK, 0x2038, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK, 0x20a8, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK, 0x2014, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_BO_IPCLKPORT_I_CLK, 0x206c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK, 0x2008, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_ACLK, 0x20c8, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_PCLK, 0x20cc, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_BO_IPCLKPORT_I_CLK, 0x207c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK, 0x2080, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G3AA_IPCLKPORT_I_CLK, 0x2094, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK, 0x20a0, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_GPC_BUS1_IPCLKPORT_PCLK, 0x200c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_G3AA_IPCLKPORT_I_CLK, 0x2074, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK, 0x2070, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK, 0x2078, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK, 0x202c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK, 0x2034, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK, 0x2048, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK, 0x2050, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK, 0x20d4, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_GDC_IPCLKPORT_I_CLK, 0x2028, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_GDC_IPCLKPORT_I_CLK, 0x2044, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_GDC_IPCLKPORT_I_CLK, 0x2058, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_TNR_IPCLKPORT_I_CLK, 0x2060, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D3_TNR_IPCLKPORT_I_CLK, 0x2064, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK, 0x20b8, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_MCSC_IPCLKPORT_I_CLK, 0x205c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D4_TNR_IPCLKPORT_I_CLK, 0x2068, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DISP_IPCLKPORT_I_CLK, 0x2084, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PDP_IPCLKPORT_I_CLK, 0x20b0, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_GDC_IPCLKPORT_I_CLK, 0x2098, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_ACLK_P_BUS1, 0x20d0, CMU_BUS1),
	SFR(CLK_CON_GAT_CLK_BLK_BUS2_UID_BUS2_CMU_BUS2_IPCLKPORT_PCLK, 0x2000, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_ACLK, 0x20e0, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_PCLK, 0x20e4, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSD_IPCLKPORT_CLK, 0x20a0, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSP_IPCLKPORT_CLK, 0x20a4, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSREG_BUS2_IPCLKPORT_PCLK, 0x20dc, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D0_G3D_IPCLKPORT_I_CLK, 0x2014, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_D_TZPC_BUS2_IPCLKPORT_PCLK, 0x200c, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D1_G3D_IPCLKPORT_I_CLK, 0x2018, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D2_G3D_IPCLKPORT_I_CLK, 0x201c, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D3_G3D_IPCLKPORT_I_CLK, 0x2020, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_ACLK, 0x20ac, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_AXI_D_TPU_IPCLKPORT_I_CLK, 0x2024, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2, 0x20cc, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK, 0x2028, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_TPU_IPCLKPORT_I_CLK, 0x202c, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_GPC_BUS2_IPCLKPORT_PCLK, 0x2010, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_PCLK, 0x20b0, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_ACLK, 0x20b4, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_PCLK, 0x20b8, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_ACLK, 0x20bc, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_PCLK, 0x20c0, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_ACLK, 0x20c4, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_PCLK, 0x20c8, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2, 0x20d0, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_ACLK, 0x2034, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2, 0x20d4, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2, 0x20d8, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_AD_APB_SYSMMU_G3D0_IPCLKPORT_PCLKM, 0x2008, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_PCLK, 0x20ec, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_DBG_G_BUS2_IPCLKPORT_I_CLK, 0x2030, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_CLK, 0x2058, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_PCLK, 0x205c, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_CLK, 0x2060, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_PCLK, 0x2064, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_CLK, 0x2068, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_PCLK, 0x206c, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_CLK, 0x2070, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_PCLK, 0x2074, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_CLK, 0x2078, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_PCLK, 0x207c, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_CLK, 0x2080, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_PCLK, 0x2084, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_CLK, 0x2088, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_PCLK, 0x208c, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_CLK, 0x2090, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_PCLK, 0x2094, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_CLK, 0x2098, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_PCLK, 0x209c, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_ACLK_P_BUS2, 0x20e8, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_CLK, 0x2040, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_PCLK, 0x2044, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_CLK, 0x2048, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_PCLK, 0x204c, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_CLK, 0x2050, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_PCLK, 0x2054, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_OSCCLK_IPCLKPORT_CLK, 0x20a8, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_PCLK, 0x2038, CMU_BUS2),
	SFR(CLK_CON_GAT_CLK_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_ACLK, 0x2004, CMU_BUS2),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_PCLK, 0x203c, CMU_BUS2),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS, 0x20b8, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_MIF_SWITCH, 0x2020, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MFC_MFC, 0x20e0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D, 0x2080, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD, 0x20b0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS, 0x20c0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPU_BUS, 0x2078, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH, 0x2094, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MISC_BUS, 0x20e8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS, 0x206c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS, 0x20f8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS, 0x2100, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH, 0x2060, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS, 0x2058, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_ITP_BUS, 0x20d4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA, 0x2088, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC, 0x20d8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL, 0x2084, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HPM, 0x20a4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE, 0x20c8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS, 0x205c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0, 0x2034, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1, 0x2038, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3, 0x2040, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2, 0x203c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_BO_BUS, 0x2024, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD, 0x20cc, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC, 0x20ac, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP, 0x20e4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP, 0x20fc, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP, 0x2104, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_TPU_BUS, 0x2110, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG, 0x20b4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PDP_VRA, 0x20f4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH, 0x2064, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE, 0x20bc, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS, 0x20a8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_IPP_BUS, 0x20d0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4, 0x2044, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_TNR_BUS, 0x2108, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS, 0x202c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_BUS2_BUS, 0x2030, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS, 0x2028, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5, 0x2048, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6, 0x204c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7, 0x2050, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_CPUCL0_BOOST, 0x2010, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_CPUCL1_BOOST, 0x2014, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_BUS0_BOOST, 0x2000, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_BUS1_BOOST, 0x2004, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_BUS2_BOOST, 0x2008, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_CORE_BOOST, 0x200c, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_MIF_BOOST, 0x201c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DNS_BUS, 0x2074, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0, 0x2098, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1, 0x209c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC, 0x20dc, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_TPU_TPU, 0x2114, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST, 0x2054, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD, 0x20c4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G3D_GLB, 0x2090, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH, 0x2068, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_CPUCL2_BOOST, 0x2018, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC, 0x20a0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MISC_SSS, 0x20ec, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DISP_BUS, 0x2070, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_EH_BUS, 0x207c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF, 0x210c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PDP_BUS, 0x20f0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_TPU_UART, 0x211c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL, 0x2118, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G3D_BUSD, 0x208c, CMU_TOP),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK, 0x2010, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK, 0x2190, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK, 0x21a4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK, 0x2140, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK, 0x2144, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK, 0x202c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK, 0x2080, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK, 0x2090, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK, 0x207c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK, 0x2058, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK, 0x205c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK, 0x2198, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK, 0x2094, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_IPCLKPORT_PCLKM, 0x2034, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK, 0x206c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK, 0x2194, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK, 0x2048, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MISC_IPCLKPORT_I_CLK, 0x208c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK, 0x2084, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK, 0x2088, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK, 0x2038, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_GPC_CORE_IPCLKPORT_PCLK, 0x204c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK, 0x2064, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_SLC_IPCLKPORT_I_CLK, 0x2068, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK, 0x2130, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK, 0x2134, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK, 0x2138, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK, 0x213c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK, 0x2168, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_CLK, 0x20b8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_PCLK, 0x20bc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_CLK, 0x20c0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_PCLK, 0x20c4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_CLK, 0x20c8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_PCLK, 0x20cc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_CLK, 0x20d0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_PCLK, 0x20d4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_CLK, 0x20ac, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_PCLK, 0x20b0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK, 0x20fc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CB_IPCLKPORT_I_ACLK_CB, 0x216c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_IPCLKPORT_ACLK, 0x2040, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACEL_D_EH_IPCLKPORT_I_CLK, 0x2054, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK, 0x2070, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_EH_IPCLKPORT_I_CLK, 0x2074, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK, 0x2118, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_D_CORE, 0x219c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GIC_IPCLKPORT_I_CLK, 0x2078, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_CLK, 0x2128, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_PCLK, 0x212c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_CLK, 0x211c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_PCLK, 0x2120, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_CLK, 0x2100, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK, 0x2104, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_CLK, 0x20dc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK, 0x20e0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_CLK, 0x20e4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK, 0x20e8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_CLK, 0x20ec, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK, 0x20f0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_CLK, 0x20f4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK, 0x20f8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK, 0x2124, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK, 0x20d8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_PCLK, 0x20b4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_PCLK, 0x20a8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_PCLK, 0x2114, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK, 0x2098, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK, 0x209c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK, 0x20a0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK, 0x20a4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK, 0x210c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_CLK, 0x2108, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE, 0x21a0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_ACLK, 0x2188, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_DCLK, 0x218c, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_CLK, 0x2028, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_CLK, 0x2024, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_CLK, 0x2020, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_CLK, 0x201c, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_CLK, 0x2018, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_CLK, 0x2014, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK, 0x2160, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK, 0x2164, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_ACLK, 0x2170, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_DCLK, 0x2174, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_ACLK, 0x2178, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_DCLK, 0x217c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_ACLK, 0x2180, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_DCLK, 0x2184, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK, 0x203c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_CPE425_IPCLKPORT_ACLK, 0x2044, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK, 0x2148, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK, 0x2150, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK, 0x2158, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK, 0x214c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK, 0x2154, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK, 0x215c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK, 0x2050, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CORE_IPCLKPORT_I_CLK, 0x2060, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_CLK, 0x2110, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, 0x2114, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK, 0x2058, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CPUCL0_CPU, 0x2034, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, 0x2028, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK, 0x2104, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG, 0x204c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_AOC_IPCLKPORT_I_CLK, 0x2088, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK, 0x208c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK, 0x2060, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK, 0x2080, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK, 0x2068, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK, 0x2084, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK, 0x2070, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK, 0x2074, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK, 0x20ac, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x2024, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, 0x2020, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK, 0x20b0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK, 0x20bc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK, 0x20c0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK, 0x20c4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK, 0x20c8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, 0x2038, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK, 0x20f4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK, 0x20f8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK, 0x20fc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK, 0x2014, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK, 0x200c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK, 0x2048, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK, 0x2010, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK, 0x2078, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK, 0x207c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK, 0x20b4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK, 0x20cc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK, 0x20d0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, 0x2050, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK, 0x20e4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK, 0x209c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK, 0x2124, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK, 0x2100, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C, 0x201c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C, 0x2018, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM, 0x203c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK, 0x2044, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK, 0x2008, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK, 0x2000, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK, 0x20d4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_GSA_IPCLKPORT_I_CLK, 0x2090, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_SLC_IPCLKPORT_I_CLK, 0x2094, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK, 0x20dc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK, 0x2054, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK, 0x2098, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK, 0x20e8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK, 0x2120, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK, 0x20a0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AST_IRI_GICCPU_IPCLKPORT_I_CLK, 0x205c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AST_ICC_CPUGIC_IPCLKPORT_I_CLK, 0x20b8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK, 0x210c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK, 0x2108, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2, 0x2110, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK, 0x20e0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_HSI0_IPCLKPORT_I_CLK, 0x20a4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_4_IPCLKPORT_PCLKM, 0x2040, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK, 0x2064, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK, 0x206c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_HSI0_IPCLKPORT_I_CLK, 0x20ec, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK, 0x2118, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK, 0x211c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK, 0x20f0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK, 0x20d8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK, 0x20a8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CPUCL1_CPU, 0x2014, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1, 0x2008, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0, 0x2004, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CORECLK, 0x200c, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK, 0x2000, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CLK_IN_OCC, 0x2018, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GATE_CLK_CPUCL2_CPU, 0x2014, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK, 0x2000, CMU_CPUCL2),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK, 0x2018, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0, 0x2004, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1, 0x2008, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CORECLK, 0x200c, CMU_CPUCL2),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_DDD_CLK_IN_OCC, 0x201c, CMU_CPUCL2),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK, 0x205c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK, 0x2048, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK, 0x210c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK, 0x20e4, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK, 0x20e8, CMU_CSIS),
	SFR(CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK, 0x2000, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK, 0x2040, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1, 0x2068, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2, 0x206c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3, 0x2070, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK, 0x2014, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5, 0x2078, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK, 0x203c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK, 0x2088, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4, 0x2074, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK, 0x2038, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK, 0x2028, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK, 0x202c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK, 0x2030, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK, 0x204c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK, 0x2050, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK, 0x2054, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK, 0x2018, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM, 0x2004, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK, 0x2084, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK, 0x208c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK, 0x2090, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2, 0x2100, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1, 0x2104, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK, 0x20f4, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK, 0x20f8, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK, 0x20ec, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK, 0x20f0, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK, 0x20d4, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK, 0x20d8, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK, 0x20dc, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK, 0x20e0, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK, 0x20cc, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK, 0x20d0, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK, 0x20b4, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK, 0x20b8, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK, 0x2110, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK, 0x2114, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6, 0x207c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7, 0x2080, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK, 0x2034, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK, 0x2060, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1, 0x20fc, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2, 0x2108, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK, 0x201c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK, 0x2020, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK, 0x2024, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISPDP_IPCLKPORT_I_CLK, 0x2058, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_D_PDPCSIS_IPCLKPORT_I_CLK, 0x2044, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK, 0x20c4, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK, 0x20c8, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK, 0x20bc, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK, 0x20c0, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK, 0x2118, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0, 0x2064, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF, 0x2010, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA, 0x200c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS, 0x2008, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK, 0x2094, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK, 0x2098, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK, 0x209c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK, 0x20a0, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK, 0x20a4, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK, 0x20a8, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK, 0x20ac, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK, 0x20b0, CMU_CSIS),
	SFR(CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK, 0x2000, CMU_DISP),
	SFR(CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM, 0x2008, CMU_DISP),
	SFR(CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK, 0x2020, CMU_DISP),
	SFR(CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSD_IPCLKPORT_CLK, 0x2018, CMU_DISP),
	SFR(CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON, 0x200c, CMU_DISP),
	SFR(CLK_CON_GAT_CLK_BLK_DISP_UID_LHM_AXI_P_DISP_IPCLKPORT_I_CLK, 0x2004, CMU_DISP),
	SFR(CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK, 0x2010, CMU_DISP),
	SFR(CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK, 0x2014, CMU_DISP),
	SFR(CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSP_IPCLKPORT_CLK, 0x201c, CMU_DISP),
	SFR(CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK, 0x2024, CMU_DISP),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM, 0x2004, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK, 0x2010, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK, 0x2008, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK, 0x2014, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_DNS_IPCLKPORT_I_CLK, 0x2034, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK, 0x205c, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK, 0x2060, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK, 0x2064, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_ACLK, 0x2078, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_PCLK, 0x207c, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1, 0x2080, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK, 0x2088, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK, 0x2070, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK, 0x2074, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2, 0x2084, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK, 0x203c, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK, 0x2044, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK, 0x204c, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK, 0x2040, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK, 0x2048, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK, 0x2050, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_ITPDNS_IPCLKPORT_I_CLK, 0x2020, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF_DNSGDC_IPCLKPORT_I_CLK, 0x2054, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK, 0x2018, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK, 0x2038, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK, 0x2024, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK, 0x2058, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_PDPDNS_IPCLKPORT_I_CLK, 0x2030, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK, 0x208c, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_IPPDNS_IPCLKPORT_I_CLK, 0x2028, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_MCSCDNS_IPCLKPORT_I_CLK, 0x202c, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_ACLK, 0x2068, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_PCLK, 0x206c, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK, 0x201c, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM, 0x200c, CMU_DNS),
	SFR(CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK, 0x2000, CMU_DNS),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK, 0x2000, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK, 0x207c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1, 0x2064, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK, 0x201c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK, 0x2024, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK, 0x2028, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1, 0x2074, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1, 0x206c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK, 0x202c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK, 0x2030, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK, 0x2034, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK, 0x2038, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK, 0x203c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK, 0x2040, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK, 0x2044, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK, 0x2048, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK, 0x2020, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA, 0x200c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP, 0x2010, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK, 0x2014, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2, 0x2068, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2, 0x2070, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2, 0x2078, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM, 0x2008, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK, 0x204c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK, 0x2054, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK, 0x205c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK, 0x2018, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK, 0x2050, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK, 0x2058, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK, 0x2060, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK, 0x2004, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM, 0x2014, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK, 0x2018, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK, 0x2020, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_LHM_AXI_P_EH_IPCLKPORT_I_CLK, 0x2024, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_LHS_ACEL_D_EH_IPCLKPORT_I_CLK, 0x2028, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK, 0x201c, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK, 0x203c, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK, 0x2040, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK, 0x202c, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK, 0x2030, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2, 0x2044, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK, 0x2048, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK, 0x204c, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK, 0x2050, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_AD_AXI_P_EH_IPCLKPORT_ACLKM, 0x2000, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSD_IPCLKPORT_CLK, 0x2034, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSP_IPCLKPORT_CLK, 0x2038, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK, 0x2008, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK, 0x200c, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK, 0x2000, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK, 0x202c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK, 0x2030, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK, 0x2034, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK, 0x2038, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1, 0x2068, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK, 0x2080, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D0_G2D_IPCLKPORT_I_CLK, 0x2024, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D1_G2D_IPCLKPORT_I_CLK, 0x2028, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1, 0x2078, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK, 0x203c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK, 0x2040, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK, 0x2020, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK, 0x2044, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK, 0x204c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK, 0x2048, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK, 0x2054, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK, 0x2010, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1, 0x2070, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK, 0x2018, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK, 0x200c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK, 0x2050, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK, 0x2058, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK, 0x205c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK, 0x2060, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK, 0x2064, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK, 0x2014, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2, 0x206c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2, 0x2074, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2, 0x207c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK, 0x201c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM, 0x2004, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM, 0x2008, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AXI_P_G3AA_IPCLKPORT_I_CLK, 0x202c, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHS_AXI_D_G3AA_IPCLKPORT_I_CLK, 0x2034, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM, 0x2004, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK, 0x2054, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_BUSP_IPCLKPORT_CLK, 0x2050, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK, 0x2074, CMU_G3AA),
	SFR(CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK, 0x2000, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK, 0x2038, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK, 0x200c, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK, 0x2014, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM, 0x2010, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK, 0x203c, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK, 0x205c, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK, 0x2060, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1, 0x206c, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2, 0x2070, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK, 0x2018, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK, 0x2024, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK, 0x201c, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK, 0x2020, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK, 0x2028, CMU_G3AA),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK, 0x2040, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK, 0x2030, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C, 0x2018, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, 0x2058, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK, 0x204c, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK, 0x201c, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK, 0x2008, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK, 0x2048, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS, 0x2014, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK, 0x2044, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK, 0x203c, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, 0x2034, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK, 0x2038, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK, 0x205c, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK, 0x2060, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP, 0x2010, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK, 0x2054, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK, 0x202c, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK, 0x2000, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK, 0x200c, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK, 0x2050, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH, 0x2004, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK, 0x2000, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM, 0x2004, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM, 0x2008, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM, 0x200c, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK, 0x2010, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK, 0x2018, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK, 0x2020, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK, 0x2024, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D2_GDC_IPCLKPORT_I_CLK, 0x2054, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK, 0x205c, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK, 0x2064, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK, 0x2094, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK, 0x209c, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK, 0x20a4, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_ACLK, 0x20a8, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_PCLK, 0x20ac, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1, 0x20c0, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2, 0x20c4, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK, 0x20c8, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK, 0x2028, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK, 0x202c, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_DNSGDC_IPCLKPORT_I_CLK, 0x2030, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_TNRGDC_IPCLKPORT_I_CLK, 0x2034, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_VO_TNRGDC_IPCLKPORT_I_CLK, 0x2038, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK, 0x2040, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK, 0x2044, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_VO_GDCMCSC_IPCLKPORT_I_CLK, 0x2048, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK, 0x208c, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_BUSP_IPCLKPORT_CLK, 0x2080, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK, 0x2084, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK, 0x2088, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK, 0x2014, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK, 0x201c, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK, 0x2090, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK, 0x2058, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK, 0x2060, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK, 0x2098, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK, 0x20a0, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1, 0x20b0, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2, 0x20b4, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1, 0x20b8, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2, 0x20bc, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D0_GDC_IPCLKPORT_I_CLK, 0x204c, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_ACLK, 0x2068, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D_GDC_IPCLKPORT_ACLK, 0x20cc, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK, 0x2078, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK, 0x2070, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AXI_P_GDC_IPCLKPORT_I_CLK, 0x203c, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D1_GDC_IPCLKPORT_I_CLK, 0x2050, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_PCLK, 0x206c, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK, 0x2074, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK, 0x207c, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK, 0x2000, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40, 0x2078, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK, 0x2048, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK, 0x2024, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK, 0x200c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK, 0x2090, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK, 0x2018, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_ACLK, 0x2040, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_PCLK, 0x2044, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK, 0x2038, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK, 0x203c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_AXI_D_HSI0AOC_IPCLKPORT_I_CLK, 0x2034, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK, 0x2030, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL, 0x207c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_AOCHSI0_IPCLKPORT_I_CLK, 0x2028, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK, 0x202c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK, 0x2020, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK, 0x201c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK, 0x2014, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK, 0x2010, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK, 0x2050, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK, 0x204c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2, 0x2054, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK, 0x2058, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL, 0x206c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK, 0x2080, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK, 0x2084, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY, 0x2070, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK, 0x2098, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26, 0x2074, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_HSI0_ALT, 0x2008, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK, 0x2094, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK, 0x205c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK, 0x2060, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK, 0x2064, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK, 0x2068, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK, 0x208c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK, 0x2088, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26, 0x2004, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK, 0x2000, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK, 0x2024, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK, 0x2020, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK, 0x2090, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK, 0x20b4, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK, 0x207c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK, 0x2064, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK, 0x2068, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2, 0x208c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK, 0x20b8, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK, 0x2054, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, 0x2028, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, 0x202c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 0x2034, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, 0x2038, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, 0x2030, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK, 0x205c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK, 0x2060, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK, 0x2014, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK, 0x2058, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK, 0x2018, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK, 0x2084, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK, 0x2088, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, 0x203c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, 0x2040, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, 0x2044, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 0x2048, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, 0x204c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK, 0x201c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, 0x2080, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK, 0x206c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK, 0x2070, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK, 0x2078, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK, 0x2074, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK, 0x2094, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK, 0x2098, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK, 0x209c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK, 0x20a0, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK, 0x20a4, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK, 0x20a8, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK, 0x20ac, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK, 0x20b0, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK, 0x2050, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK, 0x2008, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK, 0x2004, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK, 0x200c, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK, 0x2010, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK, 0x2028, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK, 0x20ac, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK, 0x2024, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK, 0x2030, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK, 0x202c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK, 0x20dc, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK, 0x20e0, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK, 0x2070, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK, 0x2074, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, 0x2044, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, 0x203c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK, 0x2060, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 0x2048, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK, 0x2098, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK, 0x209c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2, 0x20a8, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK, 0x20a0, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, 0x2040, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK, 0x2068, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK, 0x201c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK, 0x20d0, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK, 0x20d8, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO, 0x20d4, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK, 0x206c, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, 0x2000, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, 0x2004, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK, 0x2064, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, 0x204c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, 0x2054, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, 0x2050, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 0x2058, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK, 0x2020, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK, 0x20a4, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK, 0x2034, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN, 0x2038, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK, 0x2080, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK, 0x2084, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK, 0x2088, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK, 0x208c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK, 0x2090, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK, 0x2094, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK, 0x20b0, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK, 0x20b4, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK, 0x20b8, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK, 0x20bc, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK, 0x20c0, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK, 0x20c4, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK, 0x20c8, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK, 0x20cc, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK, 0x205c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK, 0x2078, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK, 0x207c, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK, 0x2008, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK, 0x200c, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK, 0x2010, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK, 0x2014, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK, 0x2000, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK, 0x2008, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK, 0x2020, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK, 0x2134, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK, 0x20bc, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK, 0x20c0, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK, 0x2034, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_PDPIPP_IPCLKPORT_I_CLK, 0x201c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM, 0x2004, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK, 0x2048, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK, 0x2028, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK, 0x202c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK, 0x2030, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK, 0x2038, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK, 0x203c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK, 0x2040, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK, 0x204c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK, 0x2050, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK, 0x20c4, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1, 0x212c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK, 0x200c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2, 0x2130, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK, 0x2114, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK, 0x2118, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPPDNS_IPCLKPORT_I_CLK, 0x2044, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK, 0x2054, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK, 0x2058, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK, 0x205c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK, 0x2060, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK, 0x2064, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK, 0x2068, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK, 0x20cc, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK, 0x20d0, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK, 0x20d4, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK, 0x20d8, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK, 0x2140, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK, 0x2138, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK, 0x20a4, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK, 0x20a8, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK, 0x2010, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK, 0x2014, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK, 0x2018, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK, 0x2024, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK, 0x2144, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK, 0x213c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK, 0x20f4, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK, 0x20f8, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK, 0x2100, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK, 0x2104, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK, 0x2108, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK, 0x210c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK, 0x2110, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK, 0x20dc, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK, 0x20e0, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK, 0x20e4, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK, 0x20e8, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK, 0x2084, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK, 0x2088, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK, 0x208c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK, 0x2090, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK, 0x2094, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK, 0x2098, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK, 0x209c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK, 0x20a0, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK, 0x206c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK, 0x2070, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK, 0x2074, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK, 0x2078, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK, 0x2120, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK, 0x211c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK, 0x20ec, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK, 0x20f0, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK, 0x20b0, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK, 0x20ac, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK, 0x2080, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK, 0x207c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK, 0x2128, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK, 0x2124, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK, 0x20b4, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK, 0x20b8, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK, 0x20fc, CMU_IPP),
	SFR(CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK, 0x2000, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM, 0x2004, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK, 0x2008, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK, 0x200c, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK, 0x2010, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK, 0x202c, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK, 0x2048, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK, 0x2040, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK, 0x2044, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK, 0x2014, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK, 0x2018, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK, 0x201c, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK, 0x2020, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK, 0x2030, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPDNS_IPCLKPORT_I_CLK, 0x2038, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK, 0x2044, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK, 0x2058, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK, 0x210c, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK, 0x2000, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK, 0x202c, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK, 0x2008, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK, 0x2004, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK, 0x2018, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK, 0x204c, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK, 0x2030, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK, 0x201c, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK, 0x2024, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK, 0x2020, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK, 0x20e0, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1, 0x20f4, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK, 0x207c, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK, 0x20d4, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK, 0x20d8, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK, 0x2080, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK, 0x2084, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK, 0x2070, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK, 0x2074, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2, 0x20f8, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_GDCMCSC_IPCLKPORT_I_CLK, 0x203c, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D_MCSCDNS_IPCLKPORT_I_CLK, 0x2064, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM, 0x200c, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM, 0x2010, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK, 0x206c, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK, 0x2078, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK, 0x20d0, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK, 0x20dc, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK, 0x2068, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK, 0x205c, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1, 0x20fc, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2, 0x2100, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK, 0x2034, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK, 0x2028, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK, 0x2038, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK, 0x2048, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK, 0x2050, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK, 0x20e4, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK, 0x20e8, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK, 0x2088, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK, 0x208c, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK, 0x20ec, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK, 0x20f0, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK, 0x20a0, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK, 0x20a4, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK, 0x20b0, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK, 0x20b4, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK, 0x2098, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK, 0x209c, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK, 0x20a8, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK, 0x20ac, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK, 0x20b8, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK, 0x20bc, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK, 0x20c0, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK, 0x20c4, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1, 0x2104, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2, 0x2108, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D2_MCSC_IPCLKPORT_I_CLK, 0x2060, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK, 0x20c8, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK, 0x20cc, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK, 0x2014, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK, 0x2000, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM, 0x2004, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK, 0x2064, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK, 0x201c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK, 0x2020, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK, 0x2018, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1, 0x2054, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1, 0x205c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK, 0x2028, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK, 0x202c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK, 0x2030, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK, 0x2034, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK, 0x2038, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK, 0x2040, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK, 0x2048, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK, 0x2024, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_IPCLKPORT_CLK, 0x203c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK, 0x2010, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK, 0x2044, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK, 0x204c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK, 0x2050, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK, 0x2014, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2, 0x2058, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2, 0x2060, CMU_MFC),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK, 0x2004, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK, 0x2024, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x2044, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK, 0x2038, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK, 0x2020, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK, 0x2018, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK, 0x201c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK, 0x2028, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK, 0x2040, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, 0x2010, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, 0x203c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK, 0x2034, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x202c, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK, 0x2008, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK, 0x200c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK, 0x2030, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK, 0x20fc, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK, 0x210c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK, 0x2108, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSP_IPCLKPORT_CLK, 0x20a4, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK, 0x2010, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK, 0x20a8, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK, 0x2050, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK, 0x2028, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK, 0x204c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK, 0x2058, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK, 0x2024, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK, 0x2100, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK, 0x2104, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK, 0x2004, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK, 0x2008, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, 0x200c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK, 0x2054, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A, 0x2020, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_MISC_IPCLKPORT_I_CLK, 0x203c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_ACEL_D_MISC_IPCLKPORT_I_CLK, 0x2040, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSD_IPCLKPORT_CLK, 0x20a0, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA_IPCLKPORT_ACLK, 0x205c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK, 0x2064, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK, 0x2068, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK, 0x2070, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK, 0x2074, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_ACLK, 0x2078, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_PCLK, 0x207c, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK, 0x2000, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK, 0x2088, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK, 0x208c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_ACLK, 0x2090, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_PCLK, 0x2094, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK, 0x209c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK, 0x20b0, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK, 0x20b4, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA_IPCLKPORT_ACLK, 0x20b8, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK, 0x20f0, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK, 0x20e8, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK, 0x202c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM, 0x2018, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_DMA_IPCLKPORT_ACLK, 0x2060, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_ACLK, 0x2080, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_PCLK, 0x2084, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM, 0x2014, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM, 0x201c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AST_ICC_CPUGIC_IPCLKPORT_I_CLK, 0x2030, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK, 0x2034, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AST_IRI_GICCPU_IPCLKPORT_I_CLK, 0x2044, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK, 0x2048, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK, 0x206c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK, 0x2098, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK, 0x20ac, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK, 0x20ec, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK, 0x2110, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2, 0x20f4, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1, 0x20f8, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_GIC_IPCLKPORT_I_CLK, 0x2038, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK, 0x20e4, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK, 0x20d4, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK, 0x20d8, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_ACLK, 0x20dc, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_PCLK, 0x20e0, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_ACLK, 0x20c4, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_PCLK, 0x20c8, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_ACLK, 0x20cc, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_PCLK, 0x20d0, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK, 0x20bc, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK, 0x20c0, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK, 0x2004, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK, 0x202c, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK, 0x2034, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK, 0x2038, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK, 0x203c, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AXI_P_PDP_IPCLKPORT_I_CLK, 0x2044, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK, 0x2030, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK, 0x207c, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK, 0x2080, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK, 0x20b4, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK, 0x20b8, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK, 0x2094, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK, 0x2098, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM, 0x2024, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK, 0x2050, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK, 0x205c, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK, 0x2068, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK, 0x2048, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK, 0x2054, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK, 0x2060, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK, 0x204c, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK, 0x2058, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK, 0x2064, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK, 0x2070, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK, 0x2074, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_VO_CSISPDP_IPCLKPORT_I_CLK, 0x2040, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_VO_PDPIPP_IPCLKPORT_I_CLK, 0x206c, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AXI_D_PDPCSIS_IPCLKPORT_I_CLK, 0x2078, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK, 0x20bc, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_OSCCLK_IPCLKPORT_CLK, 0x20ac, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSD_IPCLKPORT_CLK, 0x20a4, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSP_IPCLKPORT_CLK, 0x20a8, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK, 0x20c0, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK, 0x209c, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK, 0x20a0, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK, 0x2084, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK, 0x2088, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK, 0x208c, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK, 0x2090, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM, 0x2028, CMU_PDP),
	SFR(CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK, 0x2010, CMU_PDP),
	SFR(CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK, 0x2020, CMU_PDP),
	SFR(CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK, 0x201c, CMU_PDP),
	SFR(CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK, 0x2018, CMU_PDP),
	SFR(CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK, 0x2014, CMU_PDP),
	SFR(CLK_CON_GAT_CLK_BLK_PDP_UID_LHS_AXI_D_PDPDNS_IPCLKPORT_I_CLK, 0x2000, CMU_PDP),
	SFR(CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK, 0x2008, CMU_PDP),
	SFR(CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK, 0x200c, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK, 0x20b0, CMU_PDP),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK, 0x2014, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK, 0x20e8, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK, 0x2004, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK, 0x20b4, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, 0x2008, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK, 0x20b8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK, 0x20d0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK, 0x20d4, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK, 0x20d8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK, 0x2018, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK, 0x20c8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK, 0x20bc, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0, 0x205c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK, 0x200c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK, 0x20cc, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1, 0x2060, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2, 0x207c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3, 0x2080, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4, 0x2084, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5, 0x2088, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8, 0x2094, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9, 0x2098, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10, 0x2064, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11, 0x2068, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12, 0x206c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13, 0x2070, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14, 0x2074, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15, 0x2078, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8, 0x2054, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9, 0x2058, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10, 0x2024, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11, 0x2028, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12, 0x202c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13, 0x2030, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14, 0x2034, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15, 0x2038, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7, 0x2090, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6, 0x208c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0, 0x20a8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_2, 0x20b0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK, 0x20dc, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK, 0x20e0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK, 0x20e4, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK, 0x20c4, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK, 0x2010, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5, 0x2048, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6, 0x204c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7, 0x2050, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0, 0x201c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1, 0x2020, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2, 0x203c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3, 0x2040, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4, 0x2044, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0, 0x209c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_2, 0x20a4, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK, 0x2018, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK, 0x2078, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK, 0x2004, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK, 0x205c, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, 0x200c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK, 0x2068, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK, 0x206c, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK, 0x2008, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK, 0x201c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK, 0x2060, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK, 0x2010, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK, 0x2074, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK, 0x2064, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8, 0x2038, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1, 0x2020, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2, 0x2024, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3, 0x2028, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4, 0x202c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5, 0x2030, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1, 0x203c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15, 0x2040, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2, 0x2044, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3, 0x2048, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4, 0x204c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5, 0x2050, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8, 0x2058, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK, 0x2014, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6, 0x2034, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6, 0x2054, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK, 0x2070, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK, 0x2000, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, 0x2014, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, 0x200c, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, 0x2008, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK, 0x2010, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK, 0x2018, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM, 0x2004, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK, 0x2008, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK, 0x2014, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK, 0x2018, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK, 0x2020, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK, 0x2028, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK, 0x202c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK, 0x203c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK, 0x2040, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK, 0x2044, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK, 0x2048, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1, 0x20ec, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1, 0x20f4, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK, 0x2114, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK, 0x2000, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK, 0x20a4, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK, 0x20a8, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRGDC_IPCLKPORT_I_CLK, 0x2024, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2, 0x20f0, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2, 0x20f8, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK, 0x2118, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK, 0x2010, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D2_TNR_IPCLKPORT_I_CLK, 0x2030, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D3_TNR_IPCLKPORT_I_CLK, 0x2034, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK, 0x2050, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK, 0x204c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK, 0x2054, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK, 0x2058, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1, 0x20fc, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2, 0x2100, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1, 0x2104, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2, 0x2108, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK, 0x211c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK, 0x205c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK, 0x2060, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK, 0x2064, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK, 0x2068, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK, 0x206c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK, 0x2070, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK, 0x2074, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK, 0x2078, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK, 0x2120, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK, 0x2124, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK, 0x2080, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK, 0x207c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK, 0x2084, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK, 0x2088, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK, 0x208c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK, 0x2090, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK, 0x2094, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK, 0x2098, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK, 0x209c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK, 0x20a0, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK, 0x20ac, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK, 0x20b0, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK, 0x20b4, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK, 0x20b8, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK, 0x20bc, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK, 0x20c0, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK, 0x20c4, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK, 0x20c8, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D4_TNR_IPCLKPORT_I_CLK, 0x2038, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1, 0x210c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2, 0x2110, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK, 0x20cc, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK, 0x20d0, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK, 0x20d4, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK, 0x20d8, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK, 0x20dc, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK, 0x20e0, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK, 0x20e4, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK, 0x20e8, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK, 0x200c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRGDC_IPCLKPORT_I_CLK, 0x201c, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK, 0x2010, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSD_IPCLKPORT_CLK, 0x2074, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSP_IPCLKPORT_CLK, 0x2078, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_AXI_P_TPU_IPCLKPORT_I_CLK, 0x2054, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK, 0x2044, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_AXI_D_TPU_IPCLKPORT_I_CLK, 0x2068, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK, 0x2098, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1, 0x2090, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK, 0x206c, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK, 0x2070, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK, 0x208c, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK, 0x2088, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK, 0x2048, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2, 0x2094, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM, 0x203c, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK, 0x2024, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPU_IPCLKPORT_CLK, 0x200c, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK, 0x2060, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK, 0x2064, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM, 0x2030, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK, 0x2014, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK, 0x201c, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK, 0x2080, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK, 0x2018, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS, 0x2038, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T0_TPU_IPCLKPORT_I_CLK, 0x204c, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T1_TPU_IPCLKPORT_I_CLK, 0x2050, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM, 0x2034, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C, 0x2004, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK, 0x2040, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T0_TPU_IPCLKPORT_I_CLK, 0x2058, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T1_TPU_IPCLKPORT_I_CLK, 0x205c, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK, 0x2008, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK, 0x2028, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK, 0x2084, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK, 0x207c, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN, 0x2000, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN, 0x2020, CMU_TPU),
	SFR(CLK_CON_DIV_CLKCMU_OTP, 0x18c8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI0_USBDPDBG, 0x188c, CMU_TOP),
	SFR(CLK_CON_DIV_CLK_G3D_ADD_CH_CLK, 0x1800, CMU_G3D),
	SFR(CLK_CON_DIV_CLK_MIF_BUSD, 0x1800, CMU_MIF),
	SFR(CLK_CON_DIV_CLK_MIF_BUSD_S2D, 0x1800, CMU_S2D),
	SFR(QCH_CON_AOC_CMU_AOC_QCH, 0x3020, CMU_AOC),
	SFR(QCH_CON_AOC_SYSCTRL_APB_QCH, 0x3024, CMU_AOC),
	SFR(QCH_CON_BAAW_AOC_QCH, 0x3028, CMU_AOC),
	SFR(QCH_CON_D_TZPC_AOC_QCH, 0x302c, CMU_AOC),
	SFR(QCH_CON_GPC_AOC_QCH, 0x3030, CMU_AOC),
	SFR(QCH_CON_LHM_AXI_D_HSI0AOC_QCH, 0x3034, CMU_AOC),
	SFR(QCH_CON_LHM_AXI_G_AOC_QCH, 0x3038, CMU_AOC),
	SFR(QCH_CON_LHM_AXI_P_AOC_QCH, 0x303c, CMU_AOC),
	SFR(QCH_CON_LHS_ATB_T_AOC_QCH, 0x3040, CMU_AOC),
	SFR(QCH_CON_LHS_AXI_D_AOC_QCH, 0x3044, CMU_AOC),
	SFR(QCH_CON_LHS_AXI_P_AOCAPM_QCH, 0x3048, CMU_AOC),
	SFR(QCH_CON_LHS_AXI_P_AOCHSI0_QCH, 0x304c, CMU_AOC),
	SFR(QCH_CON_PPMU_AOC_QCH, 0x3050, CMU_AOC),
	SFR(QCH_CON_PPMU_USB_QCH, 0x3054, CMU_AOC),
	SFR(QCH_CON_SSMT_AOC_QCH, 0x3058, CMU_AOC),
	SFR(QCH_CON_SYSMMU_AOC_QCH_S1, 0x305c, CMU_AOC),
	SFR(QCH_CON_SYSMMU_AOC_QCH_S2, 0x3060, CMU_AOC),
	SFR(QCH_CON_SYSREG_AOC_QCH, 0x3064, CMU_AOC),
	SFR(QCH_CON_UASC_AOC_QCH, 0x3068, CMU_AOC),
	SFR(QCH_CON_APBIF_GPIO_ALIVE_QCH, 0x3018, CMU_APM),
	SFR(QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH, 0x301c, CMU_APM),
	SFR(QCH_CON_APBIF_PMU_ALIVE_QCH, 0x3020, CMU_APM),
	SFR(QCH_CON_APBIF_RTC_QCH, 0x3024, CMU_APM),
	SFR(QCH_CON_APBIF_TRTC_QCH, 0x3028, CMU_APM),
	SFR(QCH_CON_APM_CMU_APM_QCH, 0x302c, CMU_APM),
	SFR(QCH_CON_APM_USI0_UART_QCH, 0x3030, CMU_APM),
	SFR(QCH_CON_APM_USI0_USI_QCH, 0x3034, CMU_APM),
	SFR(QCH_CON_APM_USI1_UART_QCH, 0x3038, CMU_APM),
	SFR(QCH_CON_D_TZPC_APM_QCH, 0x303c, CMU_APM),
	SFR(QCH_CON_GPC_APM_QCH, 0x3040, CMU_APM),
	SFR(QCH_CON_GREBEINTEGRATION_QCH_GREBE, 0x3048, CMU_APM),
	SFR(QCH_CON_GREBEINTEGRATION_QCH_DBG, 0x3044, CMU_APM),
	SFR(QCH_CON_INTMEM_QCH, 0x304c, CMU_APM),
	SFR(QCH_CON_LHM_AXI_G_SWD_QCH, 0x3050, CMU_APM),
	SFR(QCH_CON_LHM_AXI_P_AOCAPM_QCH, 0x3054, CMU_APM),
	SFR(QCH_CON_LHM_AXI_P_APM_QCH, 0x3058, CMU_APM),
	SFR(QCH_CON_LHS_AXI_D_APM_QCH, 0x305c, CMU_APM),
	SFR(QCH_CON_LHS_AXI_G_DBGCORE_QCH, 0x3060, CMU_APM),
	SFR(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH, 0x3064, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_AOC_QCH, 0x3068, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_AP_QCH, 0x306c, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_GSA_QCH, 0x3070, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_SWD_QCH, 0x3078, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_TPU_QCH, 0x307c, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_AOC_QCH, 0x3080, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_DBGCORE_QCH, 0x3084, CMU_APM),
	SFR(QCH_CON_PMU_INTR_GEN_QCH, 0x3088, CMU_APM),
	SFR(QCH_CON_ROM_CRC32_HOST_QCH, 0x308c, CMU_APM),
	SFR(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE, 0x3090, CMU_APM),
	SFR(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG, 0x3094, CMU_APM),
	SFR(QCH_CON_SPEEDY_APM_QCH, 0x3098, CMU_APM),
	SFR(QCH_CON_SPEEDY_SUB_APM_QCH, 0x309c, CMU_APM),
	SFR(QCH_CON_SSMT_D_APM_QCH, 0x30a0, CMU_APM),
	SFR(QCH_CON_SSMT_G_DBGCORE_QCH, 0x30a4, CMU_APM),
	SFR(QCH_CON_SS_DBGCORE_QCH_GREBE, 0x30ac, CMU_APM),
	SFR(QCH_CON_SS_DBGCORE_QCH_DBG, 0x30a8, CMU_APM),
	SFR(QCH_CON_SYSMMU_D_APM_QCH, 0x30b0, CMU_APM),
	SFR(QCH_CON_SYSREG_APM_QCH, 0x30b8, CMU_APM),
	SFR(QCH_CON_UASC_APM_QCH, 0x30bc, CMU_APM),
	SFR(QCH_CON_UASC_DBGCORE_QCH, 0x30c0, CMU_APM),
	SFR(QCH_CON_UASC_G_SWD_QCH, 0x30c4, CMU_APM),
	SFR(QCH_CON_UASC_P_AOCAPM_QCH, 0x30c8, CMU_APM),
	SFR(QCH_CON_UASC_P_APM_QCH, 0x30cc, CMU_APM),
	SFR(QCH_CON_WDT_APM_QCH, 0x30d0, CMU_APM),
	SFR(DMYQCH_CON_BO_QCH, 0x3000, CMU_BO),
	SFR(QCH_CON_BO_CMU_BO_QCH, 0x300c, CMU_BO),
	SFR(QCH_CON_D_TZPC_BO_QCH, 0x3010, CMU_BO),
	SFR(QCH_CON_GPC_BO_QCH, 0x3014, CMU_BO),
	SFR(QCH_CON_LHM_AXI_P_BO_QCH, 0x3018, CMU_BO),
	SFR(QCH_CON_LHS_AXI_D_BO_QCH, 0x301c, CMU_BO),
	SFR(QCH_CON_PPMU_BO_QCH, 0x3020, CMU_BO),
	SFR(QCH_CON_SSMT_BO_QCH, 0x3024, CMU_BO),
	SFR(QCH_CON_SYSMMU_BO_QCH_S1, 0x3028, CMU_BO),
	SFR(QCH_CON_SYSMMU_BO_QCH_S2, 0x302c, CMU_BO),
	SFR(QCH_CON_SYSREG_BO_QCH, 0x3030, CMU_BO),
	SFR(QCH_CON_UASC_BO_QCH, 0x3034, CMU_BO),
	SFR(QCH_CON_BUS0_CMU_BUS0_QCH, 0x3038, CMU_BUS0),
	SFR(DMYQCH_CON_CMU_BUS0_CMUREF_QCH, 0x3000, CMU_BUS0),
	SFR(QCH_CON_D_TZPC_BUS0_QCH, 0x303c, CMU_BUS0),
	SFR(QCH_CON_GPC_BUS0_QCH, 0x3040, CMU_BUS0),
	SFR(QCH_CON_LHM_ACEL_D_HSI0_QCH, 0x3044, CMU_BUS0),
	SFR(QCH_CON_LHM_ACEL_D_HSI1_QCH, 0x3048, CMU_BUS0),
	SFR(QCH_CON_LHM_AXI_D_AOC_QCH, 0x304c, CMU_BUS0),
	SFR(QCH_CON_LHM_AXI_D_APM_QCH, 0x3050, CMU_BUS0),
	SFR(QCH_CON_LHM_AXI_D_GSA_QCH, 0x3054, CMU_BUS0),
	SFR(QCH_CON_LHM_AXI_G_CSSYS_QCH, 0x3058, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_AOC_QCH, 0x305c, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_GSA_QCH, 0x3060, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_HSI0_QCH, 0x3064, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_HSI1_QCH, 0x3068, CMU_BUS0),
	SFR(DMYQCH_CON_PPC_CYCLE_AOC_QCH, 0x3004, CMU_BUS0),
	SFR(QCH_CON_SYSREG_BUS0_QCH, 0x306c, CMU_BUS0),
	SFR(QCH_CON_TREX_D_BUS0_QCH, 0x3070, CMU_BUS0),
	SFR(QCH_CON_TREX_P_BUS0_QCH, 0x3074, CMU_BUS0),
	SFR(QCH_CON_BUS1_CMU_BUS1_QCH, 0x30b4, CMU_BUS1),
	SFR(DMYQCH_CON_CMU_BUS1_CMUREF_QCH, 0x3000, CMU_BUS1),
	SFR(QCH_CON_D_TZPC_BUS1_QCH, 0x30b8, CMU_BUS1),
	SFR(QCH_CON_GPC_BUS1_QCH, 0x30bc, CMU_BUS1),
	SFR(QCH_CON_LHM_ACEL_D2_G2D_QCH, 0x30c0, CMU_BUS1),
	SFR(QCH_CON_LHM_ACEL_D_HSI2_QCH, 0x30c4, CMU_BUS1),
	SFR(QCH_CON_LHM_ACEL_D_MISC_QCH, 0x30c8, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D0_CSIS_QCH, 0x30cc, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D0_DPU_QCH, 0x30d0, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D0_G2D_QCH, 0x30d4, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D0_GDC_QCH, 0x30d8, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D0_MCSC_QCH, 0x30dc, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D0_MFC_QCH, 0x30e0, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D0_TNR_QCH, 0x30e4, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D1_CSIS_QCH, 0x30e8, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D1_DPU_QCH, 0x30ec, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D1_G2D_QCH, 0x30f0, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D1_GDC_QCH, 0x30f4, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D1_MCSC_QCH, 0x30f8, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D1_MFC_QCH, 0x30fc, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D1_TNR_QCH, 0x3100, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D2_DPU_QCH, 0x3104, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D2_GDC_QCH, 0x3108, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D2_MCSC_QCH, 0x310c, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D2_TNR_QCH, 0x3110, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D3_TNR_QCH, 0x3114, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D4_TNR_QCH, 0x3118, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D_BO_QCH, 0x311c, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D_DNS_QCH, 0x3120, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D_G3AA_QCH, 0x3124, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D_IPP_QCH, 0x3128, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_BO_QCH, 0x312c, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_CSIS_QCH, 0x3130, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_DISP_QCH, 0x3134, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_DNS_QCH, 0x3138, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_DPU_QCH, 0x313c, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_G2D_QCH, 0x3140, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_G3AA_QCH, 0x3144, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_GDC_QCH, 0x3148, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_HSI2_QCH, 0x314c, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_IPP_QCH, 0x3150, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_ITP_QCH, 0x3154, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_MCSC_QCH, 0x3158, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_MFC_QCH, 0x315c, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_PDP_QCH, 0x3160, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_TNR_QCH, 0x3164, CMU_BUS1),
	SFR(QCH_CON_SYSREG_BUS1_QCH, 0x3168, CMU_BUS1),
	SFR(QCH_CON_TREX_D_BUS1_QCH, 0x316c, CMU_BUS1),
	SFR(QCH_CON_TREX_P_BUS1_QCH, 0x3170, CMU_BUS1),
	SFR(QCH_CON_BUS2_CMU_BUS2_QCH, 0x3034, CMU_BUS2),
	SFR(DMYQCH_CON_CMU_BUS2_CMUREF_QCH, 0x3000, CMU_BUS2),
	SFR(QCH_CON_D_TZPC_BUS2_QCH, 0x3038, CMU_BUS2),
	SFR(QCH_CON_GPC_BUS2_QCH, 0x303c, CMU_BUS2),
	SFR(QCH_CON_LHM_ACEL_D0_G3D_QCH, 0x3040, CMU_BUS2),
	SFR(QCH_CON_LHM_ACEL_D1_G3D_QCH, 0x3044, CMU_BUS2),
	SFR(QCH_CON_LHM_ACEL_D2_G3D_QCH, 0x3048, CMU_BUS2),
	SFR(QCH_CON_LHM_ACEL_D3_G3D_QCH, 0x304c, CMU_BUS2),
	SFR(QCH_CON_LHM_AXI_D_TPU_QCH, 0x3050, CMU_BUS2),
	SFR(QCH_CON_LHS_AXI_P_G3D_QCH, 0x3054, CMU_BUS2),
	SFR(QCH_CON_LHS_AXI_P_TPU_QCH, 0x3058, CMU_BUS2),
	SFR(QCH_CON_PPCFW_G3D0_QCH, 0x305c, CMU_BUS2),
	SFR(QCH_CON_PPCFW_G3D1_QCH, 0x3060, CMU_BUS2),
	SFR(DMYQCH_CON_PPC_CYCLE_BUS2_S0_QCH, 0x3004, CMU_BUS2),
	SFR(DMYQCH_CON_PPC_CYCLE_G3D0_QCH, 0x3008, CMU_BUS2),
	SFR(DMYQCH_CON_PPC_CYCLE_TPU_QCH, 0x300c, CMU_BUS2),
	SFR(QCH_CON_SSMT_G3D0_QCH, 0x3064, CMU_BUS2),
	SFR(QCH_CON_SSMT_G3D1_QCH, 0x3068, CMU_BUS2),
	SFR(QCH_CON_SSMT_G3D2_QCH, 0x306c, CMU_BUS2),
	SFR(QCH_CON_SSMT_G3D3_QCH, 0x3070, CMU_BUS2),
	SFR(QCH_CON_SYSMMU_G3D0_QCH, 0x3074, CMU_BUS2),
	SFR(QCH_CON_SYSMMU_G3D1_QCH, 0x3078, CMU_BUS2),
	SFR(QCH_CON_SYSMMU_G3D2_QCH, 0x307c, CMU_BUS2),
	SFR(QCH_CON_SYSMMU_G3D3_QCH, 0x3080, CMU_BUS2),
	SFR(QCH_CON_SYSREG_BUS2_QCH, 0x3084, CMU_BUS2),
	SFR(QCH_CON_TREX_D_BUS2_QCH, 0x3088, CMU_BUS2),
	SFR(QCH_CON_TREX_P_BUS2_QCH, 0x308c, CMU_BUS2),
	SFR(DMYQCH_CON_CMU_TOP_CMUREF_QCH, 0x3000, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0, 0x3004, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1, 0x3008, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2, 0x300c, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3, 0x3010, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4, 0x3014, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5, 0x3018, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6, 0x301c, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7, 0x3020, CMU_TOP),
	SFR(DMYQCH_CON_OTP_QCH, 0x3024, CMU_TOP),
	SFR(QCH_CON_BDU_QCH, 0x3080, CMU_CORE),
	SFR(QCH_CON_CCI_QCH, 0x3084, CMU_CORE),
	SFR(DMYQCH_CON_CMU_CORE_CMUREF_QCH, 0x3000, CMU_CORE),
	SFR(QCH_CON_CORE_CMU_CORE_QCH, 0x3088, CMU_CORE),
	SFR(QCH_CON_CPE425_QCH, 0x308c, CMU_CORE),
	SFR(QCH_CON_D_TZPC_CORE_QCH, 0x3090, CMU_CORE),
	SFR(QCH_CON_GPC_CORE_QCH, 0x3094, CMU_CORE),
	SFR(QCH_CON_LHM_ACEL_D_EH_QCH, 0x3098, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH, 0x309c, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH, 0x30a0, CMU_CORE),
	SFR(QCH_CON_LHM_AXI_G_CORE_QCH, 0x30a4, CMU_CORE),
	SFR(QCH_CON_LHS_ATB_T_BDU_QCH, 0x30a8, CMU_CORE),
	SFR(QCH_CON_LHS_ATB_T_SLC_QCH, 0x30ac, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_APM_QCH, 0x30b0, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_CPUCL0_QCH, 0x30b4, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_EH_QCH, 0x30b8, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_GIC_QCH, 0x30bc, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_MIF0_QCH, 0x30c0, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_MIF1_QCH, 0x30c4, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_MIF2_QCH, 0x30c8, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_MIF3_QCH, 0x30cc, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_MISC_QCH, 0x30d0, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_PERIC0_QCH, 0x30d4, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_PERIC1_QCH, 0x30d8, CMU_CORE),
	SFR(DMYQCH_CON_PPC_BUS0_M0_CYCLE_QCH, 0x3004, CMU_CORE),
	SFR(DMYQCH_CON_PPC_BUS2_M0_CYCLE_QCH, 0x3008, CMU_CORE),
	SFR(QCH_CON_PPC_BUS2_M1_EVENT_QCH, 0x30dc, CMU_CORE),
	SFR(DMYQCH_CON_PPC_CCI_M1_CYCLE_QCH, 0x300c, CMU_CORE),
	SFR(DMYQCH_CON_PPC_CPUCL0_D0_CYCLE_QCH, 0x3010, CMU_CORE),
	SFR(DMYQCH_CON_PPC_DBG_CC_QCH, 0x3014, CMU_CORE),
	SFR(DMYQCH_CON_PPC_EH_CYCLE_QCH, 0x3018, CMU_CORE),
	SFR(DMYQCH_CON_PPC_IO_CYCLE_QCH, 0x301c, CMU_CORE),
	SFR(QCH_CON_PPMU_ACE_CPUCL0_QCH, 0x30e0, CMU_CORE),
	SFR(QCH_CON_PPMU_ACE_CPUCL1_QCH, 0x30e4, CMU_CORE),
	SFR(QCH_CON_SFR_APBIF_CMU_TOPC_QCH, 0x30e8, CMU_CORE),
	SFR(QCH_CON_SLC_CB_QCH, 0x30ec, CMU_CORE),
	SFR(DMYQCH_CON_SLC_CH_QCH, 0x302c, CMU_CORE),
	SFR(DMYQCH_CON_SLC_CH1_QCH, 0x3020, CMU_CORE),
	SFR(DMYQCH_CON_SLC_CH2_QCH, 0x3024, CMU_CORE),
	SFR(DMYQCH_CON_SLC_CH3_QCH, 0x3028, CMU_CORE),
	SFR(QCH_CON_SYSREG_CORE_QCH, 0x30f0, CMU_CORE),
	SFR(QCH_CON_TREX_D_CORE_QCH, 0x30f4, CMU_CORE),
	SFR(QCH_CON_TREX_P_CORE_QCH, 0x30f8, CMU_CORE),
	SFR(DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH, 0x3000, CMU_CPUCL0),
	SFR(QCH_CON_BPS_CPUCL0_QCH, 0x30b8, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_SCLK, 0x30d0, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_ATCLK, 0x30bc, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_GIC, 0x30c4, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_PCLK, 0x30c8, CMU_CPUCL0),
	SFR(DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK, 0x3004, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_DBG_PD, 0x30c0, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_PDBGCLK, 0x30cc, CMU_CPUCL0),
	SFR(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH, 0x3008, CMU_CPUCL0),
	SFR(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH, 0x30d4, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_CMU_CPUCL0_QCH, 0x30d8, CMU_CPUCL0),
	SFR(QCH_CON_CSSYS_QCH, 0x30dc, CMU_CPUCL0),
	SFR(QCH_CON_D_TZPC_CPUCL0_QCH, 0x30e0, CMU_CPUCL0),
	SFR(QCH_CON_GPC_CPUCL0_QCH, 0x30e4, CMU_CPUCL0),
	SFR(QCH_CON_HPM_APBIF_CPUCL0_QCH, 0x30e8, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AST_IRI_GICCPU_QCH, 0x30ec, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH, 0x30f0, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH, 0x30f4, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH, 0x30f8, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH, 0x30fc, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH, 0x3100, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH, 0x3104, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T4_CLUSTER0_QCH, 0x3108, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T5_CLUSTER0_QCH, 0x310c, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T6_CLUSTER0_QCH, 0x3110, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T7_CLUSTER0_QCH, 0x3114, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T_AOC_QCH, 0x3118, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T_BDU_QCH, 0x311c, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T_GSA_QCH, 0x3120, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T_SLC_QCH, 0x3124, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_DBGCORE_QCH, 0x3128, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH, 0x312c, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH, 0x3130, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_INT_HSI0_QCH, 0x3134, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_INT_STM_QCH, 0x3138, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_P_CPUCL0_QCH, 0x313c, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH, 0x3140, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH, 0x3144, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AST_ICC_CPUGIC_QCH, 0x3148, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH, 0x314c, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH, 0x3150, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH, 0x3154, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH, 0x3158, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T4_CLUSTER0_QCH, 0x315c, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T5_CLUSTER0_QCH, 0x3160, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T6_CLUSTER0_QCH, 0x3164, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T7_CLUSTER0_QCH, 0x3168, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_CSSYS_QCH, 0x316c, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_ETR_HSI0_QCH, 0x3170, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH, 0x3174, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH, 0x3178, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_INT_HSI0_QCH, 0x317c, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_INT_STM_QCH, 0x3180, CMU_CPUCL0),
	SFR(QCH_CON_SSMT_CPUCL0_QCH, 0x3184, CMU_CPUCL0),
	SFR(QCH_CON_SYSMMU_S2_CPUCL0_QCH, 0x3188, CMU_CPUCL0),
	SFR(QCH_CON_SYSREG_CPUCL0_QCH, 0x318c, CMU_CPUCL0),
	SFR(QCH_CON_TREX_CPUCL0_QCH, 0x3190, CMU_CPUCL0),
	SFR(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH, 0x3000, CMU_CPUCL1),
	SFR(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH, 0x3010, CMU_CPUCL1),
	SFR(DMYQCH_CON_CPUCL1_QCH_MID, 0x3004, CMU_CPUCL1),
	SFR(QCH_CON_CPUCL1_CMU_CPUCL1_QCH, 0x3014, CMU_CPUCL1),
	SFR(DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH, 0x3000, CMU_CPUCL2),
	SFR(QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH, 0x3010, CMU_CPUCL2),
	SFR(DMYQCH_CON_CPUCL2_QCH_BIG, 0x3004, CMU_CPUCL2),
	SFR(QCH_CON_CPUCL2_CMU_CPUCL2_QCH, 0x3014, CMU_CPUCL2),
	SFR(QCH_CON_CSISX8_QCH_C2_CSIS, 0x3048, CMU_CSIS),
	SFR(QCH_CON_CSISX8_QCH_CSIS_DMA, 0x304c, CMU_CSIS),
	SFR(QCH_CON_CSISX8_QCH_EBUF, 0x3050, CMU_CSIS),
	SFR(QCH_CON_CSIS_CMU_CSIS_QCH, 0x3054, CMU_CSIS),
	SFR(QCH_CON_D_TZPC_CSIS_QCH, 0x3058, CMU_CSIS),
	SFR(QCH_CON_GPC_CSIS_QCH, 0x305c, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH, 0x3060, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH, 0x3064, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH, 0x3068, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH, 0x306c, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH, 0x3070, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH, 0x3074, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_VO_MCSCCSIS_QCH, 0x3078, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH, 0x307c, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH, 0x3080, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH, 0x3084, CMU_CSIS),
	SFR(QCH_CON_LHM_AXI_D_PDPCSIS_QCH, 0x3088, CMU_CSIS),
	SFR(QCH_CON_LHM_AXI_P_CSIS_QCH, 0x308c, CMU_CSIS),
	SFR(QCH_CON_LHS_AST_OTF0_CSISPDP_QCH, 0x3090, CMU_CSIS),
	SFR(QCH_CON_LHS_AST_OTF1_CSISPDP_QCH, 0x3094, CMU_CSIS),
	SFR(QCH_CON_LHS_AST_OTF2_CSISPDP_QCH, 0x3098, CMU_CSIS),
	SFR(QCH_CON_LHS_AST_VO_CSISPDP_QCH, 0x309c, CMU_CSIS),
	SFR(QCH_CON_LHS_AXI_D0_CSIS_QCH, 0x30a0, CMU_CSIS),
	SFR(QCH_CON_LHS_AXI_D1_CSIS_QCH, 0x30a4, CMU_CSIS),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0, 0x30a8, CMU_CSIS),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1, 0x30ac, CMU_CSIS),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2, 0x30b0, CMU_CSIS),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3, 0x30b4, CMU_CSIS),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4, 0x30b8, CMU_CSIS),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5, 0x30bc, CMU_CSIS),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6, 0x30c0, CMU_CSIS),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7, 0x30c4, CMU_CSIS),
	SFR(QCH_CON_PPMU_D0_QCH, 0x30c8, CMU_CSIS),
	SFR(QCH_CON_PPMU_D1_QCH, 0x30cc, CMU_CSIS),
	SFR(QCH_CON_QE_CSIS_DMA0_QCH, 0x30d0, CMU_CSIS),
	SFR(QCH_CON_QE_CSIS_DMA1_QCH, 0x30d4, CMU_CSIS),
	SFR(QCH_CON_QE_CSIS_DMA2_QCH, 0x30d8, CMU_CSIS),
	SFR(QCH_CON_QE_CSIS_DMA3_QCH, 0x30dc, CMU_CSIS),
	SFR(QCH_CON_QE_STRP0_QCH, 0x30e0, CMU_CSIS),
	SFR(QCH_CON_QE_STRP1_QCH, 0x30e4, CMU_CSIS),
	SFR(QCH_CON_QE_STRP2_QCH, 0x30e8, CMU_CSIS),
	SFR(QCH_CON_QE_ZSL0_QCH, 0x30ec, CMU_CSIS),
	SFR(QCH_CON_QE_ZSL1_QCH, 0x30f0, CMU_CSIS),
	SFR(QCH_CON_QE_ZSL2_QCH, 0x30f4, CMU_CSIS),
	SFR(QCH_CON_SSMT_D0_QCH, 0x30f8, CMU_CSIS),
	SFR(QCH_CON_SSMT_D1_QCH, 0x30fc, CMU_CSIS),
	SFR(QCH_CON_SYSMMU_D0_CSIS_QCH_S1, 0x3100, CMU_CSIS),
	SFR(QCH_CON_SYSMMU_D0_CSIS_QCH_S2, 0x3104, CMU_CSIS),
	SFR(QCH_CON_SYSMMU_D1_CSIS_QCH_S1, 0x3108, CMU_CSIS),
	SFR(QCH_CON_SYSMMU_D1_CSIS_QCH_S2, 0x310c, CMU_CSIS),
	SFR(QCH_CON_SYSREG_CSIS_QCH, 0x3110, CMU_CSIS),
	SFR(QCH_CON_DISP_CMU_DISP_QCH, 0x3004, CMU_DISP),
	SFR(QCH_CON_DPUB_QCH, 0x3008, CMU_DISP),
	SFR(QCH_CON_D_TZPC_DISP_QCH, 0x300c, CMU_DISP),
	SFR(QCH_CON_GPC_DISP_QCH, 0x3010, CMU_DISP),
	SFR(QCH_CON_LHM_AXI_P_DISP_QCH, 0x3014, CMU_DISP),
	SFR(QCH_CON_SYSREG_DISP_QCH, 0x3018, CMU_DISP),
	SFR(QCH_CON_DNS_QCH_00, 0x304c, CMU_DNS),
	SFR(QCH_CON_DNS_QCH_01, 0x3050, CMU_DNS),
	SFR(QCH_CON_DNS_CMU_DNS_QCH, 0x3048, CMU_DNS),
	SFR(QCH_CON_D_TZPC_DNS_QCH, 0x3054, CMU_DNS),
	SFR(QCH_CON_GPC_DNS_QCH, 0x3058, CMU_DNS),
	SFR(QCH_CON_LHM_AST_CTL_ITPDNS_QCH, 0x305c, CMU_DNS),
	SFR(QCH_CON_LHM_AST_OTF_IPPDNS_QCH, 0x3060, CMU_DNS),
	SFR(QCH_CON_LHM_AST_OTF_ITPDNS_QCH, 0x3064, CMU_DNS),
	SFR(QCH_CON_LHM_AST_VO_IPPDNS_QCH, 0x3068, CMU_DNS),
	SFR(QCH_CON_LHM_AXI_D_IPPDNS_QCH, 0x306c, CMU_DNS),
	SFR(QCH_CON_LHM_AXI_D_MCSCDNS_QCH, 0x3070, CMU_DNS),
	SFR(QCH_CON_LHM_AXI_D_PDPDNS_QCH, 0x3074, CMU_DNS),
	SFR(QCH_CON_LHM_AXI_P_DNS_QCH, 0x3078, CMU_DNS),
	SFR(QCH_CON_LHS_AST_CTL_DNSITP_QCH, 0x307c, CMU_DNS),
	SFR(QCH_CON_LHS_AST_OTF0_DNSITP_QCH, 0x3080, CMU_DNS),
	SFR(QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH, 0x3084, CMU_DNS),
	SFR(QCH_CON_LHS_AST_OTF1_DNSITP_QCH, 0x3088, CMU_DNS),
	SFR(QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH, 0x308c, CMU_DNS),
	SFR(QCH_CON_LHS_AST_OTF2_DNSITP_QCH, 0x3090, CMU_DNS),
	SFR(QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH, 0x3094, CMU_DNS),
	SFR(QCH_CON_LHS_AST_OTF_DNSGDC_QCH, 0x3098, CMU_DNS),
	SFR(QCH_CON_LHS_AST_VO_DNSTNR_QCH, 0x309c, CMU_DNS),
	SFR(QCH_CON_LHS_AXI_D_DNS_QCH, 0x30a0, CMU_DNS),
	SFR(QCH_CON_PPMU_DNS_QCH, 0x30a4, CMU_DNS),
	SFR(QCH_CON_QE_DNS_QCH, 0x30a8, CMU_DNS),
	SFR(QCH_CON_SSMT_DNS_QCH, 0x30ac, CMU_DNS),
	SFR(QCH_CON_SYSMMU_DNS_QCH_S1, 0x30b0, CMU_DNS),
	SFR(QCH_CON_SYSMMU_DNS_QCH_S2, 0x30b4, CMU_DNS),
	SFR(QCH_CON_SYSREG_DNS_QCH, 0x30b8, CMU_DNS),
	SFR(QCH_CON_DPUF_QCH_DPU_DMA, 0x3010, CMU_DPU),
	SFR(QCH_CON_DPUF_QCH_DPU_DPP, 0x3014, CMU_DPU),
	SFR(QCH_CON_DPU_CMU_DPU_QCH, 0x301c, CMU_DPU),
	SFR(QCH_CON_D_TZPC_DPU_QCH, 0x3020, CMU_DPU),
	SFR(QCH_CON_GPC_DPU_QCH, 0x3024, CMU_DPU),
	SFR(QCH_CON_LHM_AXI_P_DPU_QCH, 0x3028, CMU_DPU),
	SFR(QCH_CON_LHS_AXI_D0_DPU_QCH, 0x302c, CMU_DPU),
	SFR(QCH_CON_LHS_AXI_D1_DPU_QCH, 0x3030, CMU_DPU),
	SFR(QCH_CON_LHS_AXI_D2_DPU_QCH, 0x3034, CMU_DPU),
	SFR(QCH_CON_PPMU_DPUD0_QCH, 0x3038, CMU_DPU),
	SFR(QCH_CON_PPMU_DPUD1_QCH, 0x303c, CMU_DPU),
	SFR(QCH_CON_PPMU_DPUD2_QCH, 0x3040, CMU_DPU),
	SFR(QCH_CON_SSMT_DPU0_QCH, 0x3044, CMU_DPU),
	SFR(QCH_CON_SSMT_DPU1_QCH, 0x3048, CMU_DPU),
	SFR(QCH_CON_SSMT_DPU2_QCH, 0x304c, CMU_DPU),
	SFR(QCH_CON_SYSMMU_DPUD0_QCH_S1, 0x3050, CMU_DPU),
	SFR(QCH_CON_SYSMMU_DPUD0_QCH_S2, 0x3054, CMU_DPU),
	SFR(QCH_CON_SYSMMU_DPUD1_QCH_S1, 0x3058, CMU_DPU),
	SFR(QCH_CON_SYSMMU_DPUD1_QCH_S2, 0x305c, CMU_DPU),
	SFR(QCH_CON_SYSMMU_DPUD2_QCH_S1, 0x3060, CMU_DPU),
	SFR(QCH_CON_SYSMMU_DPUD2_QCH_S2, 0x3064, CMU_DPU),
	SFR(QCH_CON_SYSREG_DPU_QCH, 0x3068, CMU_DPU),
	SFR(QCH_CON_D_TZPC_EH_QCH, 0x3008, CMU_EH),
	SFR(QCH_CON_EH_QCH, 0x3010, CMU_EH),
	SFR(QCH_CON_EH_CMU_EH_QCH, 0x300c, CMU_EH),
	SFR(QCH_CON_GPC_EH_QCH, 0x3014, CMU_EH),
	SFR(QCH_CON_LHM_AXI_P_EH_QCH, 0x3018, CMU_EH),
	SFR(QCH_CON_LHS_ACEL_D_EH_QCH, 0x301c, CMU_EH),
	SFR(QCH_CON_PPMU_EH_QCH, 0x3020, CMU_EH),
	SFR(QCH_CON_QE_EH_QCH, 0x3024, CMU_EH),
	SFR(QCH_CON_SSMT_EH_QCH, 0x3028, CMU_EH),
	SFR(QCH_CON_SYSMMU_EH_QCH, 0x302c, CMU_EH),
	SFR(QCH_CON_SYSREG_EH_QCH, 0x3030, CMU_EH),
	SFR(QCH_CON_UASC_EH_QCH, 0x3034, CMU_EH),
	SFR(QCH_CON_D_TZPC_G2D_QCH, 0x3010, CMU_G2D),
	SFR(QCH_CON_G2D_QCH, 0x3018, CMU_G2D),
	SFR(QCH_CON_G2D_CMU_G2D_QCH, 0x3014, CMU_G2D),
	SFR(QCH_CON_GPC_G2D_QCH, 0x301c, CMU_G2D),
	SFR(QCH_CON_JPEG_QCH, 0x3020, CMU_G2D),
	SFR(QCH_CON_LHM_AXI_P_G2D_QCH, 0x3024, CMU_G2D),
	SFR(QCH_CON_LHS_ACEL_D2_G2D_QCH, 0x3028, CMU_G2D),
	SFR(QCH_CON_LHS_AXI_D0_G2D_QCH, 0x302c, CMU_G2D),
	SFR(QCH_CON_LHS_AXI_D1_G2D_QCH, 0x3030, CMU_G2D),
	SFR(QCH_CON_PPMU_D0_G2D_QCH, 0x3034, CMU_G2D),
	SFR(QCH_CON_PPMU_D1_G2D_QCH, 0x3038, CMU_G2D),
	SFR(QCH_CON_PPMU_D2_G2D_QCH, 0x303c, CMU_G2D),
	SFR(QCH_CON_SSMT_D0_G2D_QCH, 0x3040, CMU_G2D),
	SFR(QCH_CON_SSMT_D1_G2D_QCH, 0x3044, CMU_G2D),
	SFR(QCH_CON_SSMT_D2_G2D_QCH, 0x3048, CMU_G2D),
	SFR(QCH_CON_SYSMMU_D0_G2D_QCH_0, 0x304c, CMU_G2D),
	SFR(QCH_CON_SYSMMU_D0_G2D_QCH_1, 0x3050, CMU_G2D),
	SFR(QCH_CON_SYSMMU_D1_G2D_QCH_0, 0x3054, CMU_G2D),
	SFR(QCH_CON_SYSMMU_D1_G2D_QCH_1, 0x3058, CMU_G2D),
	SFR(QCH_CON_SYSMMU_D2_G2D_QCH_0, 0x305c, CMU_G2D),
	SFR(QCH_CON_SYSMMU_D2_G2D_QCH_1, 0x3060, CMU_G2D),
	SFR(QCH_CON_SYSREG_G2D_QCH, 0x3064, CMU_G2D),
	SFR(QCH_CON_D_TZPC_G3AA_QCH, 0x3024, CMU_G3AA),
	SFR(DMYQCH_CON_G3AA_QCH, 0x3000, CMU_G3AA),
	SFR(QCH_CON_G3AA_CMU_G3AA_QCH, 0x3028, CMU_G3AA),
	SFR(QCH_CON_GPC_G3AA_QCH, 0x302c, CMU_G3AA),
	SFR(QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH, 0x3030, CMU_G3AA),
	SFR(QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH, 0x3034, CMU_G3AA),
	SFR(QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH, 0x3038, CMU_G3AA),
	SFR(QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH, 0x303c, CMU_G3AA),
	SFR(QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH, 0x3040, CMU_G3AA),
	SFR(QCH_CON_LHM_AXI_P_G3AA_QCH, 0x3044, CMU_G3AA),
	SFR(QCH_CON_LHS_AXI_D_G3AA_QCH, 0x304c, CMU_G3AA),
	SFR(QCH_CON_PPMU_G3AA_QCH, 0x3050, CMU_G3AA),
	SFR(QCH_CON_SSMT_G3AA_QCH, 0x305c, CMU_G3AA),
	SFR(QCH_CON_SYSMMU_G3AA_QCH_S1, 0x3064, CMU_G3AA),
	SFR(QCH_CON_SYSMMU_G3AA_QCH_S2, 0x3068, CMU_G3AA),
	SFR(QCH_CON_SYSREG_G3AA_QCH, 0x306c, CMU_G3AA),
	SFR(QCH_CON_ADD_APBIF_G3D_QCH, 0x3020, CMU_G3D),
	SFR(DMYQCH_CON_ADD_G3D_QCH, 0x3000, CMU_G3D),
	SFR(QCH_CON_ASB_G3D_QCH_LH_D0_G3D, 0x3024, CMU_G3D),
	SFR(QCH_CON_ASB_G3D_QCH_LH_D1_G3D, 0x3028, CMU_G3D),
	SFR(QCH_CON_ASB_G3D_QCH_LH_D2_G3D, 0x302c, CMU_G3D),
	SFR(QCH_CON_ASB_G3D_QCH_LH_D3_G3D, 0x3030, CMU_G3D),
	SFR(QCH_CON_BUSIF_HPMG3D_QCH, 0x3034, CMU_G3D),
	SFR(QCH_CON_D_TZPC_G3D_QCH, 0x3038, CMU_G3D),
	SFR(QCH_CON_G3D_CMU_G3D_QCH, 0x303c, CMU_G3D),
	SFR(QCH_CON_GPC_G3D_QCH, 0x3040, CMU_G3D),
	SFR(QCH_CON_GPU_QCH, 0x3044, CMU_G3D),
	SFR(QCH_CON_LHM_AXI_P_G3D_QCH, 0x3048, CMU_G3D),
	SFR(QCH_CON_LHM_AXI_P_INT_G3D_QCH, 0x304c, CMU_G3D),
	SFR(QCH_CON_LHS_AXI_P_INT_G3D_QCH, 0x3050, CMU_G3D),
	SFR(QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH, 0x3054, CMU_G3D),
	SFR(QCH_CON_SYSREG_G3D_QCH, 0x3058, CMU_G3D),
	SFR(QCH_CON_UASC_G3D_QCH, 0x305c, CMU_G3D),
	SFR(QCH_CON_D_TZPC_GDC_QCH, 0x3034, CMU_GDC),
	SFR(QCH_CON_GDC0_QCH_CLK, 0x303c, CMU_GDC),
	SFR(QCH_CON_GDC0_QCH_C2CLK, 0x3038, CMU_GDC),
	SFR(QCH_CON_GDC1_QCH_CLK, 0x3044, CMU_GDC),
	SFR(QCH_CON_GDC1_QCH_C2CLK, 0x3040, CMU_GDC),
	SFR(QCH_CON_GDC_CMU_GDC_QCH, 0x3048, CMU_GDC),
	SFR(QCH_CON_GPC_GDC_QCH, 0x304c, CMU_GDC),
	SFR(QCH_CON_LHM_AST_INT_GDC0GDC1_QCH, 0x3050, CMU_GDC),
	SFR(QCH_CON_LHM_AST_INT_GDC1SCSC_QCH, 0x3054, CMU_GDC),
	SFR(QCH_CON_LHM_AST_OTF_DNSGDC_QCH, 0x3058, CMU_GDC),
	SFR(QCH_CON_LHM_AST_OTF_TNRGDC_QCH, 0x305c, CMU_GDC),
	SFR(QCH_CON_LHM_AST_VO_TNRGDC_QCH, 0x3060, CMU_GDC),
	SFR(QCH_CON_LHM_AXI_P_GDC_QCH, 0x3064, CMU_GDC),
	SFR(QCH_CON_LHS_AST_INT_GDC0GDC1_QCH, 0x3068, CMU_GDC),
	SFR(QCH_CON_LHS_AST_INT_GDC1SCSC_QCH, 0x306c, CMU_GDC),
	SFR(QCH_CON_LHS_AST_VO_GDCMCSC_QCH, 0x3074, CMU_GDC),
	SFR(QCH_CON_LHS_AXI_D0_GDC_QCH, 0x3078, CMU_GDC),
	SFR(QCH_CON_LHS_AXI_D1_GDC_QCH, 0x307c, CMU_GDC),
	SFR(QCH_CON_LHS_AXI_D2_GDC_QCH, 0x3080, CMU_GDC),
	SFR(QCH_CON_PPMU_D0_GDC_QCH, 0x3084, CMU_GDC),
	SFR(QCH_CON_PPMU_D1_GDC_QCH, 0x3088, CMU_GDC),
	SFR(QCH_CON_PPMU_D_SCSC_QCH, 0x308c, CMU_GDC),
	SFR(QCH_CON_QE_D0_SCSC_QCH, 0x3090, CMU_GDC),
	SFR(QCH_CON_QE_D1_SCSC_QCH, 0x3094, CMU_GDC),
	SFR(QCH_CON_SCSC_QCH_CLK, 0x309c, CMU_GDC),
	SFR(QCH_CON_SCSC_QCH_C2CLK, 0x3098, CMU_GDC),
	SFR(QCH_CON_SSMT_D0_GDC_QCH, 0x30a0, CMU_GDC),
	SFR(QCH_CON_SSMT_D1_GDC_QCH, 0x30a4, CMU_GDC),
	SFR(QCH_CON_SSMT_D_SCSC_QCH, 0x30a8, CMU_GDC),
	SFR(QCH_CON_SYSMMU_D0_GDC_QCH_S1, 0x30ac, CMU_GDC),
	SFR(QCH_CON_SYSMMU_D0_GDC_QCH_S2, 0x30b0, CMU_GDC),
	SFR(QCH_CON_SYSMMU_D1_GDC_QCH_S1, 0x30b4, CMU_GDC),
	SFR(QCH_CON_SYSMMU_D1_GDC_QCH_S2, 0x30b8, CMU_GDC),
	SFR(QCH_CON_SYSMMU_D2_GDC_QCH_S1, 0x30bc, CMU_GDC),
	SFR(QCH_CON_SYSMMU_D2_GDC_QCH_S2, 0x30c0, CMU_GDC),
	SFR(QCH_CON_SYSREG_GDC_QCH, 0x30c4, CMU_GDC),
	SFR(QCH_CON_DP_LINK_QCH_PCLK, 0x3020, CMU_HSI0),
	SFR(QCH_CON_DP_LINK_QCH_GTC_CLK, 0x301c, CMU_HSI0),
	SFR(QCH_CON_D_TZPC_HSI0_QCH, 0x3024, CMU_HSI0),
	SFR(QCH_CON_ETR_MIU_QCH_ACLK, 0x3028, CMU_HSI0),
	SFR(QCH_CON_ETR_MIU_QCH_PCLK, 0x302c, CMU_HSI0),
	SFR(QCH_CON_GPC_HSI0_QCH, 0x3030, CMU_HSI0),
	SFR(QCH_CON_HSI0_CMU_HSI0_QCH, 0x3034, CMU_HSI0),
	SFR(QCH_CON_LHM_AXI_G_ETR_HSI0_QCH, 0x3038, CMU_HSI0),
	SFR(QCH_CON_LHM_AXI_P_AOCHSI0_QCH, 0x303c, CMU_HSI0),
	SFR(QCH_CON_LHM_AXI_P_HSI0_QCH, 0x3040, CMU_HSI0),
	SFR(QCH_CON_LHS_ACEL_D_HSI0_QCH, 0x3044, CMU_HSI0),
	SFR(QCH_CON_LHS_AXI_D_HSI0AOC_QCH, 0x3048, CMU_HSI0),
	SFR(QCH_CON_PPMU_HSI0_AOC_QCH, 0x304c, CMU_HSI0),
	SFR(QCH_CON_PPMU_HSI0_BUS0_QCH, 0x3050, CMU_HSI0),
	SFR(QCH_CON_SSMT_USB_QCH, 0x3054, CMU_HSI0),
	SFR(QCH_CON_SYSMMU_USB_QCH, 0x3058, CMU_HSI0),
	SFR(QCH_CON_SYSREG_HSI0_QCH, 0x305c, CMU_HSI0),
	SFR(QCH_CON_UASC_HSI0_CTRL_QCH, 0x3060, CMU_HSI0),
	SFR(QCH_CON_UASC_HSI0_LINK_QCH, 0x3064, CMU_HSI0),
	SFR(DMYQCH_CON_USB31DRD_QCH_REF, 0x3004, CMU_HSI0),
	SFR(QCH_CON_USB31DRD_QCH_SLV_CTRL, 0x3074, CMU_HSI0),
	SFR(QCH_CON_USB31DRD_QCH_SLV_LINK, 0x3078, CMU_HSI0),
	SFR(QCH_CON_USB31DRD_QCH_APB, 0x3068, CMU_HSI0),
	SFR(QCH_CON_USB31DRD_QCH_PCS, 0x3070, CMU_HSI0),
	SFR(QCH_CON_USB31DRD_QCH_DBG, 0x306c, CMU_HSI0),
	SFR(DMYQCH_CON_USB31DRD_QCH, 0x3000, CMU_HSI0),
	SFR(QCH_CON_D_TZPC_HSI1_QCH, 0x3010, CMU_HSI1),
	SFR(QCH_CON_GPC_HSI1_QCH, 0x3014, CMU_HSI1),
	SFR(QCH_CON_GPIO_HSI1_QCH, 0x3018, CMU_HSI1),
	SFR(QCH_CON_HSI1_CMU_HSI1_QCH, 0x301c, CMU_HSI1),
	SFR(QCH_CON_LHM_AXI_P_HSI1_QCH, 0x3020, CMU_HSI1),
	SFR(QCH_CON_LHS_ACEL_D_HSI1_QCH, 0x3024, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN4_0_QCH_DBG_1, 0x3038, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN4_0_QCH_AXI_1, 0x3030, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN4_0_QCH_APB_1, 0x3028, CMU_HSI1),
	SFR(DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1, 0x3004, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN4_0_QCH_PCS_APB, 0x3040, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN4_0_QCH_PMA_APB, 0x3044, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN4_0_QCH_DBG_2, 0x303c, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN4_0_QCH_AXI_2, 0x3034, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN4_0_QCH_APB_2, 0x302c, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN4_0_QCH_UDBG, 0x3048, CMU_HSI1),
	SFR(DMYQCH_CON_PCIE_GEN4_0_QCH, 0x3000, CMU_HSI1),
	SFR(QCH_CON_PCIE_IA_GEN4A_0_QCH, 0x304c, CMU_HSI1),
	SFR(QCH_CON_PCIE_IA_GEN4B_0_QCH, 0x3050, CMU_HSI1),
	SFR(QCH_CON_PPMU_HSI1_QCH, 0x3054, CMU_HSI1),
	SFR(QCH_CON_QE_PCIE_GEN4A_HSI1_QCH, 0x3058, CMU_HSI1),
	SFR(QCH_CON_QE_PCIE_GEN4B_HSI1_QCH, 0x305c, CMU_HSI1),
	SFR(QCH_CON_SSMT_HSI1_QCH, 0x3060, CMU_HSI1),
	SFR(QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH, 0x3064, CMU_HSI1),
	SFR(QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH, 0x3068, CMU_HSI1),
	SFR(QCH_CON_SYSMMU_HSI1_QCH, 0x306c, CMU_HSI1),
	SFR(QCH_CON_SYSREG_HSI1_QCH, 0x3070, CMU_HSI1),
	SFR(QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH, 0x3074, CMU_HSI1),
	SFR(QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH, 0x3078, CMU_HSI1),
	SFR(QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH, 0x307c, CMU_HSI1),
	SFR(QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH, 0x3080, CMU_HSI1),
	SFR(QCH_CON_D_TZPC_HSI2_QCH, 0x3010, CMU_HSI2),
	SFR(QCH_CON_GPC_HSI2_QCH, 0x3014, CMU_HSI2),
	SFR(QCH_CON_GPIO_HSI2_QCH, 0x3018, CMU_HSI2),
	SFR(QCH_CON_HSI2_CMU_HSI2_QCH, 0x301c, CMU_HSI2),
	SFR(QCH_CON_LHM_AXI_P_HSI2_QCH, 0x3020, CMU_HSI2),
	SFR(QCH_CON_LHS_ACEL_D_HSI2_QCH, 0x3024, CMU_HSI2),
	SFR(QCH_CON_MMC_CARD_QCH, 0x3028, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN4_1_QCH_AXI_1, 0x3034, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN4_1_QCH_APB_1, 0x302c, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN4_1_QCH_DBG_1, 0x303c, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN4_1_QCH_PCS_APB, 0x3044, CMU_HSI2),
	SFR(DMYQCH_CON_PCIE_GEN4_1_QCH_SCLK_1, 0x3000, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN4_1_QCH_PMA_APB, 0x3048, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN4_1_QCH_AXI_2, 0x3038, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN4_1_QCH_DBG_2, 0x3040, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN4_1_QCH_APB_2, 0x3030, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN4_1_QCH_UDBG, 0x304c, CMU_HSI2),
	SFR(QCH_CON_PCIE_IA_GEN4A_1_QCH, 0x3050, CMU_HSI2),
	SFR(QCH_CON_PCIE_IA_GEN4B_1_QCH, 0x3054, CMU_HSI2),
	SFR(QCH_CON_PPMU_HSI2_QCH, 0x3058, CMU_HSI2),
	SFR(QCH_CON_QE_MMC_CARD_HSI2_QCH, 0x305c, CMU_HSI2),
	SFR(QCH_CON_QE_PCIE_GEN4A_HSI2_QCH, 0x3060, CMU_HSI2),
	SFR(QCH_CON_QE_PCIE_GEN4B_HSI2_QCH, 0x3064, CMU_HSI2),
	SFR(QCH_CON_QE_UFS_EMBD_HSI2_QCH, 0x3068, CMU_HSI2),
	SFR(QCH_CON_SSMT_HSI2_QCH, 0x306c, CMU_HSI2),
	SFR(QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH, 0x3070, CMU_HSI2),
	SFR(QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH, 0x3074, CMU_HSI2),
	SFR(QCH_CON_SYSMMU_HSI2_QCH, 0x3078, CMU_HSI2),
	SFR(QCH_CON_SYSREG_HSI2_QCH, 0x307c, CMU_HSI2),
	SFR(QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH, 0x3080, CMU_HSI2),
	SFR(QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH, 0x3084, CMU_HSI2),
	SFR(QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH, 0x3088, CMU_HSI2),
	SFR(QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH, 0x308c, CMU_HSI2),
	SFR(QCH_CON_UFS_EMBD_QCH, 0x3090, CMU_HSI2),
	SFR(QCH_CON_UFS_EMBD_QCH_FMP, 0x3094, CMU_HSI2),
	SFR(QCH_CON_D_TZPC_IPP_QCH, 0x303c, CMU_IPP),
	SFR(QCH_CON_GPC_IPP_QCH, 0x3040, CMU_IPP),
	SFR(QCH_CON_IPP_CMU_IPP_QCH, 0x3044, CMU_IPP),
	SFR(QCH_CON_LHM_AST_OTF0_PDPIPP_QCH, 0x3048, CMU_IPP),
	SFR(QCH_CON_LHM_AST_OTF1_PDPIPP_QCH, 0x304c, CMU_IPP),
	SFR(QCH_CON_LHM_AST_OTF2_PDPIPP_QCH, 0x3050, CMU_IPP),
	SFR(QCH_CON_LHM_AST_VO_PDPIPP_QCH, 0x3054, CMU_IPP),
	SFR(QCH_CON_LHM_AXI_P_IPP_QCH, 0x3058, CMU_IPP),
	SFR(QCH_CON_LHS_AST_OTF_IPPDNS_QCH, 0x305c, CMU_IPP),
	SFR(QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH, 0x3060, CMU_IPP),
	SFR(QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH, 0x3064, CMU_IPP),
	SFR(QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH, 0x3068, CMU_IPP),
	SFR(QCH_CON_LHS_AST_VO_IPPDNS_QCH, 0x306c, CMU_IPP),
	SFR(QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH, 0x3070, CMU_IPP),
	SFR(QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH, 0x3074, CMU_IPP),
	SFR(QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH, 0x3078, CMU_IPP),
	SFR(QCH_CON_LHS_AXI_D_IPP_QCH, 0x3080, CMU_IPP),
	SFR(QCH_CON_LHS_AXI_D_IPPDNS_QCH, 0x307c, CMU_IPP),
	SFR(QCH_CON_PPMU_IPP_QCH, 0x3084, CMU_IPP),
	SFR(QCH_CON_PPMU_MSA_QCH, 0x3088, CMU_IPP),
	SFR(QCH_CON_QE_ALIGN0_QCH, 0x308c, CMU_IPP),
	SFR(QCH_CON_QE_ALIGN1_QCH, 0x3090, CMU_IPP),
	SFR(QCH_CON_QE_ALIGN2_QCH, 0x3094, CMU_IPP),
	SFR(QCH_CON_QE_ALIGN3_QCH, 0x3098, CMU_IPP),
	SFR(QCH_CON_QE_ALN_STAT_QCH, 0x309c, CMU_IPP),
	SFR(QCH_CON_QE_FDPIG_QCH, 0x30a0, CMU_IPP),
	SFR(QCH_CON_QE_RGBH0_QCH, 0x30a4, CMU_IPP),
	SFR(QCH_CON_QE_RGBH1_QCH, 0x30a8, CMU_IPP),
	SFR(QCH_CON_QE_RGBH2_QCH, 0x30ac, CMU_IPP),
	SFR(QCH_CON_QE_THSTAT_QCH, 0x30b0, CMU_IPP),
	SFR(QCH_CON_QE_TNR_MSA0_QCH, 0x30b4, CMU_IPP),
	SFR(QCH_CON_QE_TNR_MSA1_QCH, 0x30b8, CMU_IPP),
	SFR(QCH_CON_SIPU_IPP_QCH, 0x30bc, CMU_IPP),
	SFR(QCH_CON_SSMT_ALIGN0_QCH, 0x30c4, CMU_IPP),
	SFR(QCH_CON_SSMT_ALIGN1_QCH, 0x30c8, CMU_IPP),
	SFR(QCH_CON_SSMT_ALIGN2_QCH, 0x30cc, CMU_IPP),
	SFR(QCH_CON_SSMT_ALIGN3_QCH, 0x30d0, CMU_IPP),
	SFR(QCH_CON_SSMT_ALN_STAT_QCH, 0x30d4, CMU_IPP),
	SFR(QCH_CON_SSMT_FDPIG_QCH, 0x30d8, CMU_IPP),
	SFR(QCH_CON_SSMT_RGBH0_QCH, 0x30dc, CMU_IPP),
	SFR(QCH_CON_SSMT_RGBH1_QCH, 0x30e0, CMU_IPP),
	SFR(QCH_CON_SSMT_RGBH2_QCH, 0x30e4, CMU_IPP),
	SFR(QCH_CON_SSMT_THSTAT_QCH, 0x30e8, CMU_IPP),
	SFR(QCH_CON_SSMT_TNR_MSA0_QCH, 0x30ec, CMU_IPP),
	SFR(QCH_CON_SSMT_TNR_MSA1_QCH, 0x30f0, CMU_IPP),
	SFR(QCH_CON_SYSMMU_IPP_QCH_S1, 0x30f4, CMU_IPP),
	SFR(QCH_CON_SYSMMU_IPP_QCH_S2, 0x30f8, CMU_IPP),
	SFR(QCH_CON_SYSREG_IPP_QCH, 0x30fc, CMU_IPP),
	SFR(QCH_CON_TNR_A_QCH, 0x3100, CMU_IPP),
	SFR(QCH_CON_D_TZPC_ITP_QCH, 0x302c, CMU_ITP),
	SFR(QCH_CON_GPC_ITP_QCH, 0x3030, CMU_ITP),
	SFR(QCH_CON_ITP_QCH, 0x3038, CMU_ITP),
	SFR(QCH_CON_ITP_CMU_ITP_QCH, 0x3034, CMU_ITP),
	SFR(QCH_CON_LHM_AST_CTL_DNSITP_QCH, 0x303c, CMU_ITP),
	SFR(QCH_CON_LHM_AST_OTF0_DNSITP_QCH, 0x3040, CMU_ITP),
	SFR(QCH_CON_LHM_AST_OTF1_DNSITP_QCH, 0x3044, CMU_ITP),
	SFR(QCH_CON_LHM_AST_OTF2_DNSITP_QCH, 0x3048, CMU_ITP),
	SFR(QCH_CON_LHM_AXI_P_ITP_QCH, 0x3054, CMU_ITP),
	SFR(QCH_CON_LHS_AST_CTL_ITPDNS_QCH, 0x3058, CMU_ITP),
	SFR(QCH_CON_LHS_AST_OTF_ITPDNS_QCH, 0x3060, CMU_ITP),
	SFR(QCH_CON_SYSREG_ITP_QCH, 0x3068, CMU_ITP),
	SFR(QCH_CON_C2R_MCSC_QCH, 0x3040, CMU_MCSC),
	SFR(QCH_CON_D_TZPC_MCSC_QCH, 0x3044, CMU_MCSC),
	SFR(QCH_CON_GPC_MCSC_QCH, 0x3048, CMU_MCSC),
	SFR(QCH_CON_ITSC_QCH_CLK, 0x3050, CMU_MCSC),
	SFR(QCH_CON_ITSC_QCH_C2, 0x304c, CMU_MCSC),
	SFR(QCH_CON_LHM_AST_INT_ITSCMCSC_QCH, 0x3054, CMU_MCSC),
	SFR(QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH, 0x3058, CMU_MCSC),
	SFR(QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH, 0x305c, CMU_MCSC),
	SFR(QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH, 0x3060, CMU_MCSC),
	SFR(QCH_CON_LHM_AST_OTF_TNRMCSC_QCH, 0x3064, CMU_MCSC),
	SFR(QCH_CON_LHM_AST_VO_GDCMCSC_QCH, 0x3068, CMU_MCSC),
	SFR(QCH_CON_LHM_AXI_P_MCSC_QCH, 0x3070, CMU_MCSC),
	SFR(QCH_CON_LHS_AST_INT_ITSCMCSC_QCH, 0x3074, CMU_MCSC),
	SFR(QCH_CON_LHS_AST_OTF_MCSCTNR_QCH, 0x3078, CMU_MCSC),
	SFR(QCH_CON_LHS_AST_VO_MCSCCSIS_QCH, 0x307c, CMU_MCSC),
	SFR(QCH_CON_LHS_AXI_D0_MCSC_QCH, 0x3084, CMU_MCSC),
	SFR(QCH_CON_LHS_AXI_D1_MCSC_QCH, 0x3088, CMU_MCSC),
	SFR(QCH_CON_LHS_AXI_D2_MCSC_QCH, 0x308c, CMU_MCSC),
	SFR(QCH_CON_LHS_AXI_D_MCSCDNS_QCH, 0x3090, CMU_MCSC),
	SFR(QCH_CON_MCSC_QCH_CLK, 0x309c, CMU_MCSC),
	SFR(QCH_CON_MCSC_QCH_C2CLK, 0x3098, CMU_MCSC),
	SFR(QCH_CON_MCSC_CMU_MCSC_QCH, 0x3094, CMU_MCSC),
	SFR(QCH_CON_PPMU_D0_ITSC_QCH, 0x30a0, CMU_MCSC),
	SFR(QCH_CON_PPMU_D0_MCSC_QCH, 0x30a4, CMU_MCSC),
	SFR(QCH_CON_PPMU_D1_ITSC_QCH, 0x30a8, CMU_MCSC),
	SFR(QCH_CON_PPMU_D1_MCSC_QCH, 0x30ac, CMU_MCSC),
	SFR(QCH_CON_QE_D0_MCSC_QCH, 0x30b4, CMU_MCSC),
	SFR(QCH_CON_QE_D1_ITSC_QCH, 0x30b8, CMU_MCSC),
	SFR(QCH_CON_QE_D1_MCSC_QCH, 0x30bc, CMU_MCSC),
	SFR(QCH_CON_QE_D2_ITSC_QCH, 0x30c0, CMU_MCSC),
	SFR(QCH_CON_QE_D2_MCSC_QCH, 0x30c4, CMU_MCSC),
	SFR(QCH_CON_QE_D3_MCSC_QCH, 0x30c8, CMU_MCSC),
	SFR(QCH_CON_QE_D4_MCSC_QCH, 0x30cc, CMU_MCSC),
	SFR(QCH_CON_SSMT_D0_ITSC_QCH, 0x30d0, CMU_MCSC),
	SFR(QCH_CON_SSMT_D0_MCSC_QCH, 0x30d4, CMU_MCSC),
	SFR(QCH_CON_SSMT_D1_ITSC_QCH, 0x30d8, CMU_MCSC),
	SFR(QCH_CON_SSMT_D1_MCSC_QCH, 0x30dc, CMU_MCSC),
	SFR(QCH_CON_SYSMMU_D0_MCSC_QCH_S1, 0x30e0, CMU_MCSC),
	SFR(QCH_CON_SYSMMU_D0_MCSC_QCH_S2, 0x30e4, CMU_MCSC),
	SFR(QCH_CON_SYSMMU_D1_MCSC_QCH_S1, 0x30e8, CMU_MCSC),
	SFR(QCH_CON_SYSMMU_D1_MCSC_QCH_S2, 0x30ec, CMU_MCSC),
	SFR(QCH_CON_SYSMMU_D2_MCSC_QCH_S1, 0x30f0, CMU_MCSC),
	SFR(QCH_CON_SYSMMU_D2_MCSC_QCH_S2, 0x30f4, CMU_MCSC),
	SFR(QCH_CON_SYSREG_MCSC_QCH, 0x30f8, CMU_MCSC),
	SFR(QCH_CON_D_TZPC_MFC_QCH, 0x300c, CMU_MFC),
	SFR(QCH_CON_GPC_MFC_QCH, 0x3010, CMU_MFC),
	SFR(QCH_CON_LHM_AXI_P_MFC_QCH, 0x3014, CMU_MFC),
	SFR(QCH_CON_LHS_AXI_D0_MFC_QCH, 0x3018, CMU_MFC),
	SFR(QCH_CON_LHS_AXI_D1_MFC_QCH, 0x301c, CMU_MFC),
	SFR(QCH_CON_MFC_QCH, 0x3024, CMU_MFC),
	SFR(QCH_CON_MFC_CMU_MFC_QCH, 0x3020, CMU_MFC),
	SFR(QCH_CON_PPMU_D0_MFC_QCH, 0x3028, CMU_MFC),
	SFR(QCH_CON_PPMU_D1_MFC_QCH, 0x302c, CMU_MFC),
	SFR(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH, 0x3030, CMU_MFC),
	SFR(QCH_CON_SSMT_D0_MFC_QCH, 0x3034, CMU_MFC),
	SFR(QCH_CON_SSMT_D1_MFC_QCH, 0x3038, CMU_MFC),
	SFR(QCH_CON_SYSMMU_D0_MFC_QCH_0, 0x303c, CMU_MFC),
	SFR(QCH_CON_SYSMMU_D0_MFC_QCH_1, 0x3040, CMU_MFC),
	SFR(QCH_CON_SYSMMU_D1_MFC_QCH_0, 0x3044, CMU_MFC),
	SFR(QCH_CON_SYSMMU_D1_MFC_QCH_1, 0x3048, CMU_MFC),
	SFR(QCH_CON_SYSREG_MFC_QCH, 0x304c, CMU_MFC),
	SFR(QCH_CON_APBBR_DDRPHY_QCH, 0x300c, CMU_MIF),
	SFR(QCH_CON_APBBR_DMC_QCH, 0x3010, CMU_MIF),
	SFR(DMYQCH_CON_CMU_MIF_CMUREF_QCH, 0x3000, CMU_MIF),
	SFR(QCH_CON_DMC_QCH, 0x3014, CMU_MIF),
	SFR(QCH_CON_D_TZPC_MIF_QCH, 0x3018, CMU_MIF),
	SFR(QCH_CON_GEN_WREN_SECURE_QCH, 0x301c, CMU_MIF),
	SFR(QCH_CON_GPC_MIF_QCH, 0x3020, CMU_MIF),
	SFR(QCH_CON_LHM_AXI_P_MIF_QCH, 0x3024, CMU_MIF),
	SFR(QCH_CON_MIF_CMU_MIF_QCH, 0x302c, CMU_MIF),
	SFR(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH, 0x3030, CMU_MIF),
	SFR(QCH_CON_SYSREG_MIF_QCH, 0x3034, CMU_MIF),
	SFR(QCH_CON_ADM_AHB_SSS_QCH, 0x3024, CMU_MISC),
	SFR(QCH_CON_DIT_QCH, 0x3028, CMU_MISC),
	SFR(QCH_CON_D_TZPC_MISC_QCH, 0x302c, CMU_MISC),
	SFR(QCH_CON_GIC_QCH, 0x3030, CMU_MISC),
	SFR(QCH_CON_GPC_MISC_QCH, 0x3034, CMU_MISC),
	SFR(QCH_CON_LHM_AST_ICC_CPUGIC_QCH, 0x3038, CMU_MISC),
	SFR(QCH_CON_LHM_AXI_D_SSS_QCH, 0x303c, CMU_MISC),
	SFR(QCH_CON_LHM_AXI_P_GIC_QCH, 0x3040, CMU_MISC),
	SFR(QCH_CON_LHM_AXI_P_MISC_QCH, 0x3044, CMU_MISC),
	SFR(QCH_CON_LHS_ACEL_D_MISC_QCH, 0x3048, CMU_MISC),
	SFR(QCH_CON_LHS_AST_IRI_GICCPU_QCH, 0x304c, CMU_MISC),
	SFR(QCH_CON_LHS_AXI_D_SSS_QCH, 0x3050, CMU_MISC),
	SFR(QCH_CON_MCT_QCH, 0x3054, CMU_MISC),
	SFR(QCH_CON_MISC_CMU_MISC_QCH, 0x3058, CMU_MISC),
	SFR(QCH_CON_OTP_CON_BIRA_QCH, 0x305c, CMU_MISC),
	SFR(QCH_CON_OTP_CON_BISR_QCH, 0x3060, CMU_MISC),
	SFR(QCH_CON_OTP_CON_TOP_QCH, 0x3064, CMU_MISC),
	SFR(QCH_CON_PDMA_QCH, 0x3068, CMU_MISC),
	SFR(DMYQCH_CON_PPMU_DMA_QCH, 0x3000, CMU_MISC),
	SFR(QCH_CON_PPMU_MISC_QCH, 0x306c, CMU_MISC),
	SFR(DMYQCH_CON_PUF_QCH, 0x3004, CMU_MISC),
	SFR(QCH_CON_QE_DIT_QCH, 0x3070, CMU_MISC),
	SFR(QCH_CON_QE_PDMA_QCH, 0x3074, CMU_MISC),
	SFR(QCH_CON_QE_PPMU_DMA_QCH, 0x3078, CMU_MISC),
	SFR(QCH_CON_QE_RTIC_QCH, 0x307c, CMU_MISC),
	SFR(QCH_CON_QE_SPDMA_QCH, 0x3080, CMU_MISC),
	SFR(QCH_CON_QE_SSS_QCH, 0x3084, CMU_MISC),
	SFR(QCH_CON_RTIC_QCH, 0x3088, CMU_MISC),
	SFR(QCH_CON_SPDMA_QCH, 0x308c, CMU_MISC),
	SFR(QCH_CON_SSMT_DIT_QCH, 0x3090, CMU_MISC),
	SFR(QCH_CON_SSMT_PDMA_QCH, 0x3094, CMU_MISC),
	SFR(QCH_CON_SSMT_PPMU_DMA_QCH, 0x3098, CMU_MISC),
	SFR(QCH_CON_SSMT_RTIC_QCH, 0x309c, CMU_MISC),
	SFR(QCH_CON_SSMT_SPDMA_QCH, 0x30a0, CMU_MISC),
	SFR(QCH_CON_SSMT_SSS_QCH, 0x30a4, CMU_MISC),
	SFR(QCH_CON_SSS_QCH, 0x30a8, CMU_MISC),
	SFR(QCH_CON_SYSMMU_MISC_QCH, 0x30ac, CMU_MISC),
	SFR(QCH_CON_SYSMMU_SSS_QCH, 0x30b0, CMU_MISC),
	SFR(QCH_CON_SYSREG_MISC_QCH, 0x30b4, CMU_MISC),
	SFR(QCH_CON_TMU_SUB_QCH, 0x30b8, CMU_MISC),
	SFR(QCH_CON_TMU_TOP_QCH, 0x30bc, CMU_MISC),
	SFR(QCH_CON_WDT_CLUSTER0_QCH, 0x30c0, CMU_MISC),
	SFR(QCH_CON_WDT_CLUSTER1_QCH, 0x30c4, CMU_MISC),
	SFR(QCH_CON_D_TZPC_PDP_QCH, 0x304c, CMU_PDP),
	SFR(QCH_CON_GPC_PDP_QCH, 0x3050, CMU_PDP),
	SFR(QCH_CON_LHM_AST_OTF0_CSISPDP_QCH, 0x3054, CMU_PDP),
	SFR(QCH_CON_LHM_AST_OTF1_CSISPDP_QCH, 0x3058, CMU_PDP),
	SFR(QCH_CON_LHM_AST_OTF2_CSISPDP_QCH, 0x305c, CMU_PDP),
	SFR(QCH_CON_LHM_AST_VO_CSISPDP_QCH, 0x3060, CMU_PDP),
	SFR(QCH_CON_LHM_AXI_P_PDP_QCH, 0x3064, CMU_PDP),
	SFR(QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH, 0x3068, CMU_PDP),
	SFR(QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH, 0x306c, CMU_PDP),
	SFR(QCH_CON_LHS_AST_OTF0_PDPIPP_QCH, 0x3070, CMU_PDP),
	SFR(QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH, 0x3074, CMU_PDP),
	SFR(QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH, 0x3078, CMU_PDP),
	SFR(QCH_CON_LHS_AST_OTF1_PDPIPP_QCH, 0x307c, CMU_PDP),
	SFR(QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH, 0x3080, CMU_PDP),
	SFR(QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH, 0x3084, CMU_PDP),
	SFR(QCH_CON_LHS_AST_OTF2_PDPIPP_QCH, 0x3088, CMU_PDP),
	SFR(QCH_CON_LHS_AST_VO_PDPIPP_QCH, 0x308c, CMU_PDP),
	SFR(QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH, 0x3090, CMU_PDP),
	SFR(QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH, 0x3094, CMU_PDP),
	SFR(QCH_CON_LHS_AXI_D_PDPCSIS_QCH, 0x3098, CMU_PDP),
	SFR(QCH_CON_LHS_AXI_D_PDPDNS_QCH, 0x309c, CMU_PDP),
	SFR(QCH_CON_PDP_CMU_PDP_QCH, 0x30a0, CMU_PDP),
	SFR(QCH_CON_PDP_TOP_QCH_C2_PDP, 0x30a4, CMU_PDP),
	SFR(QCH_CON_PDP_TOP_QCH_PDP_TOP, 0x30a8, CMU_PDP),
	SFR(QCH_CON_PPMU_VRA_QCH, 0x30ac, CMU_PDP),
	SFR(QCH_CON_QE_PDP_AF0_QCH, 0x30b0, CMU_PDP),
	SFR(QCH_CON_QE_PDP_AF1_QCH, 0x30b4, CMU_PDP),
	SFR(QCH_CON_QE_PDP_STAT0_QCH, 0x30b8, CMU_PDP),
	SFR(QCH_CON_QE_PDP_STAT1_QCH, 0x30bc, CMU_PDP),
	SFR(QCH_CON_QE_VRA_QCH, 0x30c0, CMU_PDP),
	SFR(QCH_CON_SSMT_PDP_STAT_QCH, 0x30c4, CMU_PDP),
	SFR(QCH_CON_SSMT_VRA_QCH, 0x30c8, CMU_PDP),
	SFR(QCH_CON_SYSREG_PDP_QCH, 0x30cc, CMU_PDP),
	SFR(QCH_CON_VRA_QCH, 0x30d0, CMU_PDP),
	SFR(QCH_CON_D_TZPC_PERIC0_QCH, 0x3024, CMU_PERIC0),
	SFR(QCH_CON_GPC_PERIC0_QCH, 0x3028, CMU_PERIC0),
	SFR(QCH_CON_GPIO_PERIC0_QCH, 0x302c, CMU_PERIC0),
	SFR(QCH_CON_LHM_AXI_P_PERIC0_QCH, 0x3030, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_CMU_PERIC0_QCH, 0x3034, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI1_USI, 0x3058, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI2_USI, 0x305c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI3_USI, 0x3060, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI4_USI, 0x3064, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI5_USI, 0x3068, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI6_USI, 0x306c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_I3C1, 0x3038, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_I3C2, 0x303c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_I3C3, 0x3040, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_I3C4, 0x3044, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_I3C5, 0x3048, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_I3C6, 0x304c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_I3C7, 0x3050, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_I3C8, 0x3054, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI7_USI, 0x3070, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI8_USI, 0x3074, CMU_PERIC0),
	SFR(DMYQCH_CON_PERIC0_TOP0_QCH_S1, 0x3000, CMU_PERIC0),
	SFR(DMYQCH_CON_PERIC0_TOP0_QCH_S2, 0x3004, CMU_PERIC0),
	SFR(DMYQCH_CON_PERIC0_TOP0_QCH_S3, 0x3008, CMU_PERIC0),
	SFR(DMYQCH_CON_PERIC0_TOP0_QCH_S4, 0x300c, CMU_PERIC0),
	SFR(DMYQCH_CON_PERIC0_TOP0_QCH_S5, 0x3010, CMU_PERIC0),
	SFR(DMYQCH_CON_PERIC0_TOP0_QCH_S6, 0x3014, CMU_PERIC0),
	SFR(DMYQCH_CON_PERIC0_TOP0_QCH_S7, 0x3018, CMU_PERIC0),
	SFR(DMYQCH_CON_PERIC0_TOP0_QCH_S8, 0x301c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP1_QCH_USI0_UART, 0x3078, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP1_QCH_USI14_USI, 0x307c, CMU_PERIC0),
	SFR(QCH_CON_SYSREG_PERIC0_QCH, 0x3080, CMU_PERIC0),
	SFR(QCH_CON_D_TZPC_PERIC1_QCH, 0x3008, CMU_PERIC1),
	SFR(QCH_CON_GPC_PERIC1_QCH, 0x300c, CMU_PERIC1),
	SFR(QCH_CON_GPIO_PERIC1_QCH, 0x3010, CMU_PERIC1),
	SFR(QCH_CON_LHM_AXI_P_PERIC1_QCH, 0x3014, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_CMU_PERIC1_QCH, 0x3018, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_USI0_USI, 0x3024, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_USI10_USI, 0x3028, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_USI11_USI, 0x302c, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_USI12_USI, 0x3030, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_I3C0, 0x301c, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_PWM, 0x3020, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_USI9_USI, 0x3038, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_USI13_USI, 0x3034, CMU_PERIC1),
	SFR(DMYQCH_CON_PERIC1_TOP0_QCH_S, 0x3000, CMU_PERIC1),
	SFR(QCH_CON_SYSREG_PERIC1_QCH, 0x303c, CMU_PERIC1),
	SFR(DMYQCH_CON_BIS_S2D_QCH, 0x3000, CMU_S2D),
	SFR(QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH, 0x3008, CMU_S2D),
	SFR(QCH_CON_S2D_CMU_S2D_QCH, 0x300c, CMU_S2D),
	SFR(QCH_CON_D_TZPC_TNR_QCH, 0x302c, CMU_TNR),
	SFR(QCH_CON_GPC_TNR_QCH, 0x3030, CMU_TNR),
	SFR(QCH_CON_LHM_AST_OTF_MCSCTNR_QCH, 0x3034, CMU_TNR),
	SFR(QCH_CON_LHM_AST_VO_DNSTNR_QCH, 0x3038, CMU_TNR),
	SFR(QCH_CON_LHM_AXI_P_TNR_QCH, 0x303c, CMU_TNR),
	SFR(QCH_CON_LHS_AST_OTF_TNRGDC_QCH, 0x3040, CMU_TNR),
	SFR(QCH_CON_LHS_AST_OTF_TNRMCSC_QCH, 0x3044, CMU_TNR),
	SFR(QCH_CON_LHS_AST_VO_TNRGDC_QCH, 0x3048, CMU_TNR),
	SFR(QCH_CON_LHS_AXI_D0_TNR_QCH, 0x304c, CMU_TNR),
	SFR(QCH_CON_LHS_AXI_D1_TNR_QCH, 0x3050, CMU_TNR),
	SFR(QCH_CON_LHS_AXI_D2_TNR_QCH, 0x3054, CMU_TNR),
	SFR(QCH_CON_LHS_AXI_D3_TNR_QCH, 0x3058, CMU_TNR),
	SFR(QCH_CON_LHS_AXI_D4_TNR_QCH, 0x305c, CMU_TNR),
	SFR(QCH_CON_PPMU_D0_TNR_QCH, 0x3060, CMU_TNR),
	SFR(QCH_CON_PPMU_D1_TNR_QCH, 0x3064, CMU_TNR),
	SFR(QCH_CON_PPMU_D2_TNR_QCH, 0x3068, CMU_TNR),
	SFR(QCH_CON_PPMU_D3_TNR_QCH, 0x306c, CMU_TNR),
	SFR(QCH_CON_PPMU_D4_TNR_QCH, 0x3070, CMU_TNR),
	SFR(QCH_CON_PPMU_D5_TNR_QCH, 0x3074, CMU_TNR),
	SFR(QCH_CON_PPMU_D6_TNR_QCH, 0x3078, CMU_TNR),
	SFR(QCH_CON_PPMU_D7_TNR_QCH, 0x307c, CMU_TNR),
	SFR(QCH_CON_QE_D0_TNR_QCH, 0x3080, CMU_TNR),
	SFR(QCH_CON_QE_D1_TNR_QCH, 0x3084, CMU_TNR),
	SFR(QCH_CON_QE_D5_TNR_QCH, 0x3088, CMU_TNR),
	SFR(QCH_CON_QE_D6_TNR_QCH, 0x308c, CMU_TNR),
	SFR(QCH_CON_QE_D7_TNR_QCH, 0x3090, CMU_TNR),
	SFR(QCH_CON_SSMT_D0_TNR_QCH, 0x3094, CMU_TNR),
	SFR(QCH_CON_SSMT_D1_TNR_QCH, 0x3098, CMU_TNR),
	SFR(QCH_CON_SSMT_D2_TNR_QCH, 0x309c, CMU_TNR),
	SFR(QCH_CON_SSMT_D3_TNR_QCH, 0x30a0, CMU_TNR),
	SFR(QCH_CON_SSMT_D4_TNR_QCH, 0x30a4, CMU_TNR),
	SFR(QCH_CON_SSMT_D5_TNR_QCH, 0x30a8, CMU_TNR),
	SFR(QCH_CON_SSMT_D6_TNR_QCH, 0x30ac, CMU_TNR),
	SFR(QCH_CON_SSMT_D7_TNR_QCH, 0x30b0, CMU_TNR),
	SFR(QCH_CON_SYSMMU_D0_TNR_QCH_S1, 0x30b4, CMU_TNR),
	SFR(QCH_CON_SYSMMU_D0_TNR_QCH_S2, 0x30b8, CMU_TNR),
	SFR(QCH_CON_SYSMMU_D1_TNR_QCH_S1, 0x30bc, CMU_TNR),
	SFR(QCH_CON_SYSMMU_D1_TNR_QCH_S2, 0x30c0, CMU_TNR),
	SFR(QCH_CON_SYSMMU_D2_TNR_QCH_S2, 0x30c8, CMU_TNR),
	SFR(QCH_CON_SYSMMU_D2_TNR_QCH_S1, 0x30c4, CMU_TNR),
	SFR(QCH_CON_SYSMMU_D3_TNR_QCH_S2, 0x30d0, CMU_TNR),
	SFR(QCH_CON_SYSMMU_D3_TNR_QCH_S1, 0x30cc, CMU_TNR),
	SFR(QCH_CON_SYSMMU_D4_TNR_QCH_S1, 0x30d4, CMU_TNR),
	SFR(QCH_CON_SYSMMU_D4_TNR_QCH_S2, 0x30d8, CMU_TNR),
	SFR(QCH_CON_SYSREG_TNR_QCH, 0x30dc, CMU_TNR),
	SFR(QCH_CON_TNR_QCH_C2, 0x30e8, CMU_TNR),
	SFR(QCH_CON_TNR_QCH_ACLK, 0x30e4, CMU_TNR),
	SFR(QCH_CON_TNR_CMU_TNR_QCH, 0x30e0, CMU_TNR),
	SFR(QCH_CON_BUSIF_HPMTPU_QCH, 0x3024, CMU_TPU),
	SFR(QCH_CON_D_TZPC_TPU_QCH, 0x3028, CMU_TPU),
	SFR(QCH_CON_GPC_TPU_QCH, 0x302c, CMU_TPU),
	SFR(QCH_CON_LHM_ATB_INT_T0_TPU_QCH, 0x3030, CMU_TPU),
	SFR(QCH_CON_LHM_ATB_INT_T1_TPU_QCH, 0x3034, CMU_TPU),
	SFR(QCH_CON_LHM_AXI_P_TPU_QCH, 0x3038, CMU_TPU),
	SFR(QCH_CON_LHS_ATB_INT_T0_TPU_QCH, 0x303c, CMU_TPU),
	SFR(QCH_CON_LHS_ATB_INT_T1_TPU_QCH, 0x3040, CMU_TPU),
	SFR(QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH, 0x3044, CMU_TPU),
	SFR(QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH, 0x3048, CMU_TPU),
	SFR(QCH_CON_LHS_AXI_D_TPU_QCH, 0x304c, CMU_TPU),
	SFR(QCH_CON_PPMU_TPU_QCH, 0x3050, CMU_TPU),
	SFR(QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH, 0x3054, CMU_TPU),
	SFR(QCH_CON_SSMT_TPU_QCH, 0x3058, CMU_TPU),
	SFR(QCH_CON_SYSMMU_TPU_QCH_S1, 0x305c, CMU_TPU),
	SFR(QCH_CON_SYSMMU_TPU_QCH_S2, 0x3060, CMU_TPU),
	SFR(QCH_CON_SYSREG_TPU_QCH, 0x3064, CMU_TPU),
	SFR(DMYQCH_CON_TPU_QCH, 0x3000, CMU_TPU),
	SFR(QCH_CON_TPU_CMU_TPU_QCH, 0x3068, CMU_TPU),
	SFR(AOC_CMU_AOC_CONTROLLER_OPTION, 0x800, CMU_AOC),
	SFR(APM_CMU_APM_CONTROLLER_OPTION, 0x800, CMU_APM),
	SFR(BO_CMU_BO_CONTROLLER_OPTION, 0x800, CMU_BO),
	SFR(BUS0_CMU_BUS0_CONTROLLER_OPTION, 0x800, CMU_BUS0),
	SFR(BUS1_CMU_BUS1_CONTROLLER_OPTION, 0x800, CMU_BUS1),
	SFR(BUS2_CMU_BUS2_CONTROLLER_OPTION, 0x800, CMU_BUS2),
	SFR(CMU_CMU_TOP_CONTROLLER_OPTION, 0x800, CMU_TOP),
	SFR(CORE_CMU_CORE_CONTROLLER_OPTION, 0x800, CMU_CORE),
	SFR(CORE_EMBEDDED_CMU_CORE_CONTROLLER_OPTION, 0x804, CMU_CORE),
	SFR(CORE_EMBEDDED_CMU_CORE1_CONTROLLER_OPTION, 0x808, CMU_CORE),
	SFR(CORE_EMBEDDED_CMU_CORE2_CONTROLLER_OPTION, 0x80c, CMU_CORE),
	SFR(CORE_EMBEDDED_CMU_CORE3_CONTROLLER_OPTION, 0x810, CMU_CORE),
	SFR(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION, 0x800, CMU_CPUCL0),
	SFR(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION, 0x804, CMU_CPUCL0),
	SFR(CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION, 0x800, CMU_CPUCL1),
	SFR(CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION, 0x800, CMU_CPUCL2),
	SFR(CSIS_CMU_CSIS_CONTROLLER_OPTION, 0x800, CMU_CSIS),
	SFR(DISP_CMU_DISP_CONTROLLER_OPTION, 0x800, CMU_DISP),
	SFR(DNS_CMU_DNS_CONTROLLER_OPTION, 0x800, CMU_DNS),
	SFR(DPU_CMU_DPU_CONTROLLER_OPTION, 0x800, CMU_DPU),
	SFR(EH_CMU_EH_CONTROLLER_OPTION, 0x800, CMU_EH),
	SFR(G2D_CMU_G2D_CONTROLLER_OPTION, 0x800, CMU_G2D),
	SFR(G3AA_CMU_G3AA_CONTROLLER_OPTION, 0x800, CMU_G3AA),
	SFR(G3D_CMU_G3D_CONTROLLER_OPTION, 0x800, CMU_G3D),
	SFR(G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION, 0x804, CMU_G3D),
	SFR(GDC_CMU_GDC_CONTROLLER_OPTION, 0x800, CMU_GDC),
	SFR(HSI0_CMU_HSI0_CONTROLLER_OPTION, 0x800, CMU_HSI0),
	SFR(HSI1_CMU_HSI1_CONTROLLER_OPTION, 0x800, CMU_HSI1),
	SFR(HSI2_CMU_HSI2_CONTROLLER_OPTION, 0x800, CMU_HSI2),
	SFR(IPP_CMU_IPP_CONTROLLER_OPTION, 0x800, CMU_IPP),
	SFR(ITP_CMU_ITP_CONTROLLER_OPTION, 0x800, CMU_ITP),
	SFR(MCSC_CMU_MCSC_CONTROLLER_OPTION, 0x800, CMU_MCSC),
	SFR(MFC_CMU_MFC_CONTROLLER_OPTION, 0x800, CMU_MFC),
	SFR(MIF_CMU_MIF_CONTROLLER_OPTION, 0x800, CMU_MIF),
	SFR(MISC_CMU_MISC_CONTROLLER_OPTION, 0x800, CMU_MISC),
	SFR(PDP_CMU_PDP_CONTROLLER_OPTION, 0x800, CMU_PDP),
	SFR(PERIC0_CMU_PERIC0_CONTROLLER_OPTION, 0x800, CMU_PERIC0),
	SFR(PERIC1_CMU_PERIC1_CONTROLLER_OPTION, 0x800, CMU_PERIC1),
	SFR(S2D_CMU_S2D_CONTROLLER_OPTION, 0x800, CMU_S2D),
	SFR(TNR_CMU_TNR_CONTROLLER_OPTION, 0x800, CMU_TNR),
	SFR(TPU_CMU_TPU_CONTROLLER_OPTION, 0x800, CMU_TPU),
};

unsigned int cmucal_sfr_access_size = 9118;
struct sfr_access cmucal_sfr_access_list[] = {
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_ENABLE, 31, 1, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_STABLE, 29, 1, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_DIV_P, 8, 6, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_DIV_M, 16, 10, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_DIV_S, 0, 3, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_ENABLE, 31, 1, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_STABLE, 29, 1, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_DIV_P, 8, 6, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_DIV_M, 16, 10, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_DIV_S, 0, 3, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED2_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_ENABLE, 31, 1, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_STABLE, 29, 1, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_DIV_P, 8, 6, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_DIV_M, 16, 10, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_DIV_S, 0, 3, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED3_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_ENABLE, 31, 1, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_STABLE, 29, 1, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_DIV_P, 8, 6, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_DIV_M, 16, 10, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_DIV_S, 0, 3, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SPARE_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SPARE),
	SFR_ACCESS(PLL_CON3_PLL_SPARE_ENABLE, 31, 1, PLL_CON3_PLL_SPARE),
	SFR_ACCESS(PLL_CON3_PLL_SPARE_STABLE, 29, 1, PLL_CON3_PLL_SPARE),
	SFR_ACCESS(PLL_CON3_PLL_SPARE_DIV_P, 8, 6, PLL_CON3_PLL_SPARE),
	SFR_ACCESS(PLL_CON3_PLL_SPARE_DIV_M, 16, 10, PLL_CON3_PLL_SPARE),
	SFR_ACCESS(PLL_CON3_PLL_SPARE_DIV_S, 0, 3, PLL_CON3_PLL_SPARE),
	SFR_ACCESS(PLL_LOCKTIME_PLL_CORE_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_CORE),
	SFR_ACCESS(PLL_CON3_PLL_CORE_ENABLE, 31, 1, PLL_CON3_PLL_CORE),
	SFR_ACCESS(PLL_CON3_PLL_CORE_STABLE, 29, 1, PLL_CON3_PLL_CORE),
	SFR_ACCESS(PLL_CON3_PLL_CORE_DIV_P, 8, 6, PLL_CON3_PLL_CORE),
	SFR_ACCESS(PLL_CON3_PLL_CORE_DIV_M, 16, 10, PLL_CON3_PLL_CORE),
	SFR_ACCESS(PLL_CON3_PLL_CORE_DIV_S, 0, 3, PLL_CON3_PLL_CORE),
	SFR_ACCESS(PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_ENABLE, 31, 1, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_STABLE, 29, 1, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_DIV_P, 8, 6, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_DIV_M, 16, 10, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_DIV_S, 0, 3, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_ENABLE, 31, 1, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_STABLE, 29, 1, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_DIV_P, 8, 6, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_DIV_M, 16, 10, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_DIV_S, 0, 3, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_CPUCL2_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_CPUCL2),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL2_ENABLE, 31, 1, PLL_CON3_PLL_CPUCL2),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL2_STABLE, 29, 1, PLL_CON3_PLL_CPUCL2),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL2_DIV_P, 8, 6, PLL_CON3_PLL_CPUCL2),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL2_DIV_M, 16, 10, PLL_CON3_PLL_CPUCL2),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL2_DIV_S, 0, 3, PLL_CON3_PLL_CPUCL2),
	SFR_ACCESS(PLL_LOCKTIME_PLL_G3D_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_G3D),
	SFR_ACCESS(PLL_CON3_PLL_G3D_ENABLE, 31, 1, PLL_CON3_PLL_G3D),
	SFR_ACCESS(PLL_CON3_PLL_G3D_STABLE, 29, 1, PLL_CON3_PLL_G3D),
	SFR_ACCESS(PLL_CON3_PLL_G3D_DIV_P, 8, 6, PLL_CON3_PLL_G3D),
	SFR_ACCESS(PLL_CON3_PLL_G3D_DIV_M, 16, 10, PLL_CON3_PLL_G3D),
	SFR_ACCESS(PLL_CON3_PLL_G3D_DIV_S, 0, 3, PLL_CON3_PLL_G3D),
	SFR_ACCESS(PLL_LOCKTIME_PLL_G3D_L2_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_G3D_L2),
	SFR_ACCESS(PLL_CON3_PLL_G3D_L2_ENABLE, 31, 1, PLL_CON3_PLL_G3D_L2),
	SFR_ACCESS(PLL_CON3_PLL_G3D_L2_STABLE, 29, 1, PLL_CON3_PLL_G3D_L2),
	SFR_ACCESS(PLL_CON3_PLL_G3D_L2_DIV_P, 8, 6, PLL_CON3_PLL_G3D_L2),
	SFR_ACCESS(PLL_CON3_PLL_G3D_L2_DIV_M, 16, 10, PLL_CON3_PLL_G3D_L2),
	SFR_ACCESS(PLL_CON3_PLL_G3D_L2_DIV_S, 0, 3, PLL_CON3_PLL_G3D_L2),
	SFR_ACCESS(PLL_LOCKTIME_PLL_USB_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_USB),
	SFR_ACCESS(PLL_CON3_PLL_USB_ENABLE, 31, 1, PLL_CON3_PLL_USB),
	SFR_ACCESS(PLL_CON3_PLL_USB_STABLE, 29, 1, PLL_CON3_PLL_USB),
	SFR_ACCESS(PLL_CON3_PLL_USB_DIV_P, 8, 6, PLL_CON3_PLL_USB),
	SFR_ACCESS(PLL_CON3_PLL_USB_DIV_M, 16, 10, PLL_CON3_PLL_USB),
	SFR_ACCESS(PLL_CON3_PLL_USB_DIV_S, 0, 3, PLL_CON3_PLL_USB),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF),
	SFR_ACCESS(PLL_CON3_PLL_MIF_ENABLE, 31, 1, PLL_CON3_PLL_MIF),
	SFR_ACCESS(PLL_CON3_PLL_MIF_STABLE, 29, 1, PLL_CON3_PLL_MIF),
	SFR_ACCESS(PLL_CON3_PLL_MIF_DIV_P, 8, 6, PLL_CON3_PLL_MIF),
	SFR_ACCESS(PLL_CON3_PLL_MIF_DIV_M, 16, 10, PLL_CON3_PLL_MIF),
	SFR_ACCESS(PLL_CON3_PLL_MIF_DIV_S, 0, 3, PLL_CON3_PLL_MIF),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_EXT_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF_EXT),
	SFR_ACCESS(PLL_CON3_PLL_MIF_EXT_ENABLE, 31, 1, PLL_CON3_PLL_MIF_EXT),
	SFR_ACCESS(PLL_CON3_PLL_MIF_EXT_STABLE, 29, 1, PLL_CON3_PLL_MIF_EXT),
	SFR_ACCESS(PLL_CON3_PLL_MIF_EXT_DIV_P, 8, 6, PLL_CON3_PLL_MIF_EXT),
	SFR_ACCESS(PLL_CON3_PLL_MIF_EXT_DIV_M, 16, 10, PLL_CON3_PLL_MIF_EXT),
	SFR_ACCESS(PLL_CON3_PLL_MIF_EXT_DIV_S, 0, 3, PLL_CON3_PLL_MIF_EXT),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_ENABLE, 31, 1, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_STABLE, 29, 1, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_DIV_P, 8, 6, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_DIV_M, 16, 10, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_DIV_S, 0, 3, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_LOCKTIME_PLL_TPU_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_TPU),
	SFR_ACCESS(PLL_CON3_PLL_TPU_ENABLE, 31, 1, PLL_CON3_PLL_TPU),
	SFR_ACCESS(PLL_CON3_PLL_TPU_STABLE, 29, 1, PLL_CON3_PLL_TPU),
	SFR_ACCESS(PLL_CON3_PLL_TPU_DIV_P, 8, 6, PLL_CON3_PLL_TPU),
	SFR_ACCESS(PLL_CON3_PLL_TPU_DIV_M, 16, 10, PLL_CON3_PLL_TPU),
	SFR_ACCESS(PLL_CON3_PLL_TPU_DIV_S, 0, 3, PLL_CON3_PLL_TPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_APM_FUNC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_APM_FUNC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_APM_FUNC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUS0_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_BUS0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUS0_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_BUS0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUS0_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_BUS0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_BUS0_BUS_OPTION1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_BUS0_BUS_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_BUS0_BUS_OPTION1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_BUS0_BUS_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_BUS0_BUS_OPTION1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_BUS0_BUS_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUS1_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_BUS1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUS1_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_BUS1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUS1_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_BUS1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUS2_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_BUS2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUS2_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_BUS2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUS2_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_BUS2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ITP_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ITP_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HPM_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HPM_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BO_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_BO_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BO_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_BO_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BO_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_BO_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MISC_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MISC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MISC_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MISC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MISC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MISC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_TPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_TPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_TPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PDP_VRA_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_PDP_VRA),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PDP_VRA_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PDP_VRA),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PDP_VRA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PDP_VRA),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_IPP_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_IPP_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TNR_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TNR_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS2_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_BUS2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS2_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_BUS2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_BUS2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNS_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MISC_SSS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MISC_SSS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MISC_SSS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MISC_SSS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MISC_SSS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MISC_SSS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DISP_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_DISP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DISP_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DISP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DISP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DISP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_EH_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_EH_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_EH_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_EH_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_EH_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_EH_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PDP_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_PDP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PDP_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PDP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PDP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PDP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_UART_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_TPU_UART),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_UART_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_TPU_UART),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_UART_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_TPU_UART),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_BUSD_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_G3D_BUSD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_BUSD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_BUSD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_BUSD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CORE_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CORE_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CORE_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CORE_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CORE_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CORE_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CORE_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CORE_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CORE_BUS_OPTION1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CORE_BUS_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CORE_BUS_OPTION1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CORE_BUS_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CORE_BUS_OPTION1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CORE_BUS_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL1_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL1_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CPUCL1_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL1_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL1_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CPUCL2_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL2_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL2_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL2_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL2_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_EH_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_EH_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_EH_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_EH_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_EH_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_EH_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_STACKS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_G3D_STACKS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_STACKS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_G3D_STACKS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_STACKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_G3D_STACKS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_G3D_L2_GLB),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_G3D_L2_GLB),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_G3D_L2_GLB),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_TOP_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_G3D_TOP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_TOP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_G3D_TOP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_TOP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_G3D_TOP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_HSI0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_HSI0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_HSI0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_TPU_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_TPU_TPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_TPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_TPU_TPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_TPU_TPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_TPU_TPUCTL),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BO_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_BO_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BO_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_BO_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_BO_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_BO_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_BUS0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_BUS0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_BUS1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_BUS1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUS2_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_BUS2_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUS2_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_BUS2_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_BUS2_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_BUS2_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CORE_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CSIS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CSIS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DISP_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DISP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DISP_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DISP_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DISP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DISP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DNS_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DNS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DNS_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DNS_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DNS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DNS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPU_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DPU_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPU_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DPU_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DPU_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DPU_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EH_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_EH_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EH_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_EH_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_EH_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_EH_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EH_PLL_CORE_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_EH_PLL_CORE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EH_PLL_CORE_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_EH_PLL_CORE_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_EH_PLL_CORE_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_EH_PLL_CORE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G2D_G2D_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G2D_G2D_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3AA_G3AA_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G3AA_G3AA_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3AA_G3AA_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G3AA_G3AA_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G3AA_G3AA_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G3AA_G3AA_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_GLB_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G3D_GLB_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_GLB_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G3D_GLB_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G3D_GLB_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G3D_GLB_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_BUSD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G3D_BUSD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_BUSD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G3D_BUSD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G3D_BUSD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G3D_BUSD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_GDC_SCSC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_GDC_SCSC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_GDC_SCSC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_GDC_SCSC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_GDC_SCSC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_GDC_SCSC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_GDC_GDC0_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_GDC_GDC0_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_GDC_GDC1_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_GDC_GDC1_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_USPDPDBG_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_USPDPDBG_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_ALT_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_ALT_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_USB20_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_USB20_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_TCXO_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_TCXO_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI2_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI2_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI2_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI2_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_IPP_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_IPP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_IPP_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_IPP_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_IPP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_IPP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ITP_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_ITP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ITP_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_ITP_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_ITP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_ITP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MCSC_ITSC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MCSC_ITSC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MCSC_ITSC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MCSC_ITSC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MCSC_ITSC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MCSC_ITSC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MCSC_MCSC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MCSC_MCSC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MCSC_MCSC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MCSC_MCSC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MCSC_MCSC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MCSC_MCSC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MFC_MFC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MFC_MFC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MFC_MFC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MFC_MFC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL, 4, 2, PLL_CON0_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY, 16, 1, PLL_CON0_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MISC_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MISC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MISC_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MISC_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MISC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MISC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MISC_SSS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MISC_SSS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MISC_SSS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MISC_SSS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MISC_SSS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MISC_SSS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PDP_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PDP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PDP_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PDP_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PDP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PDP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PDP_VRA_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PDP_VRA_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PDP_VRA_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PDP_VRA_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PDP_VRA_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PDP_VRA_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI6_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI6_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI3_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI3_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI4_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI4_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI5_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI5_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_I3C_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_I3C_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI7_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI7_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI7_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI7_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI7_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI7_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI8_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI8_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI8_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI8_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI8_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI8_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI1_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI1_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI0_UART_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI0_UART_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI2_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI2_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI0_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI0_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_I3C_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_I3C_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI9_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI9_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI13_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI13_USI_USER),
	SFR_ACCESS(PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL, 4, 2, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY, 16, 1, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TNR_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_TNR_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TNR_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_TNR_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_TNR_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_TNR_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TPU_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_TPU_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TPU_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_TPU_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_TPU_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_TPU_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TPU_TPU_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_TPU_TPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TPU_TPU_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_TPU_TPU_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_TPU_TPU_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_TPU_TPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_TPU_TPUCTL_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_TPU_TPUCTL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TPU_UART_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_TPU_UART_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TPU_UART_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_TPU_UART_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_TPU_UART_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_TPU_UART_USER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_MISC_GIC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_MISC_GIC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_MISC_GIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_MISC_GIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BOOST_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_APM_BOOST),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BOOST_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_BOOST),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_BOOST),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI0_USI_DIVRATIO, 0, 7, CLK_CON_DIV_DIV_CLK_APM_USI0_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI0_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_USI0_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI0_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_USI0_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI0_UART_DIVRATIO, 0, 7, CLK_CON_DIV_DIV_CLK_APM_USI0_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI0_UART_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_USI0_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI0_UART_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_USI0_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI1_UART_DIVRATIO, 0, 7, CLK_CON_DIV_DIV_CLK_APM_USI1_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI1_UART_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_USI1_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI1_UART_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_USI1_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BO_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_BO_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BO_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_BO_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BO_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_BO_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUS0_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_BUS0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUS0_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_BUS0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUS0_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_BUS0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUS1_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_BUS1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUS1_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_BUS1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUS1_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_BUS1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUS2_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_BUS2_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUS2_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_BUS2_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUS2_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_BUS2_BUSP),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED0_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED0_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED0_DIV2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MISC_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MISC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MISC_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MISC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MISC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MISC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPU_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPU_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED1_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED1_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED1_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED2_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED2_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED2_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED3_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED3_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED3_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED3_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED3_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED3_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV4_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED0_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV4_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED0_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED0_DIV4),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_MFC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_MFC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_G2D_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_G2D_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CSIS_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CSIS_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ITP_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ITP_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3AA_G3AA_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_G3AA_G3AA),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3AA_G3AA_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G3AA_G3AA),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3AA_G3AA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G3AA_G3AA),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MCSC_ITSC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MCSC_ITSC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MCSC_ITSC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MCSC_ITSC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MCSC_ITSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MCSC_ITSC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_MSCL_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_MSCL_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HPM_DIVRATIO, 0, 2, CLK_CON_DIV_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HPM_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_PCIE_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_PCIE_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK0_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK0_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK1_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK1_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK2_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK2_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK3_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK3_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BO_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_BO_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BO_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_BO_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BO_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_BO_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV4_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED1_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV4_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED1_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED1_DIV4),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_DPGTC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_DPGTC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_IP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_IP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_IP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_IP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_TPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_TPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_TPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PDP_VRA_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PDP_VRA),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PDP_VRA_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PDP_VRA),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PDP_VRA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PDP_VRA),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV3_DIVRATIO, 0, 2, CLK_CON_DIV_PLL_SHARED1_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV3_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED1_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED1_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV3_DIVRATIO, 0, 2, CLK_CON_DIV_PLL_SHARED0_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV3_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED0_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED0_DIV3),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_PCIE_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_PCIE_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_IPP_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_IPP_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK4_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK4_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_BUSY, 16, 1, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TNR_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TNR_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS1_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS1_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS2_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_BUS2_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS2_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_BUS2_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_BUS2_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS0_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS0_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK5_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK5_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK6_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK6_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK7_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK7_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNS_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNS_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_GDC0_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_GDC0_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_GDC1_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_GDC1_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MCSC_MCSC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MCSC_MCSC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MCSC_MCSC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MCSC_MCSC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MCSC_MCSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MCSC_MCSC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_TPU_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_TPU_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_DIVRATIO, 0, 9, CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_GLB_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_GLB_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_SCSC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_GDC_SCSC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_SCSC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_GDC_SCSC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_SCSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_GDC_SCSC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MISC_SSS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MISC_SSS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MISC_SSS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MISC_SSS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MISC_SSS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MISC_SSS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DISP_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DISP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DISP_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DISP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DISP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DISP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_EH_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_EH_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_EH_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_EH_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_EH_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_EH_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PDP_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PDP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PDP_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PDP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PDP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PDP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_UART_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_TPU_UART),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_UART_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_TPU_UART),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_UART_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_TPU_UART),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_TPUCTL_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_TPUCTL_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV5_DIVRATIO, 0, 3, CLK_CON_DIV_PLL_SHARED0_DIV5),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV5_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED0_DIV5),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED0_DIV5),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_BUSD_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_G3D_BUSD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_BUSD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G3D_BUSD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G3D_BUSD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC_DCLK_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_SLC_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC_DCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SLC_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SLC_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC1_DCLK_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_SLC1_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC1_DCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SLC1_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC1_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SLC1_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC2_DCLK_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_SLC2_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC2_DCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SLC2_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC2_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SLC2_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC3_DCLK_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_SLC3_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC3_DCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SLC3_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC3_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SLC3_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CSIS_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CSIS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CSIS_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CSIS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CSIS_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CSIS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DISP_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DISP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DISP_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DISP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DISP_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DISP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNS_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_DNS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNS_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DNS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNS_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DNS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_EH_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_EH_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_EH_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_EH_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_EH_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_EH_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G2D_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G2D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G2D_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G2D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G2D_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G2D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3AA_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G3AA_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3AA_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3AA_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3AA_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3AA_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G3D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_TOP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G3D_TOP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_TOP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D_TOP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_TOP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D_TOP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GDC_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_GDC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GDC_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_GDC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GDC_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_GDC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IPP_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_IPP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IPP_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_IPP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IPP_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_IPP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ITP_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_ITP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ITP_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_ITP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ITP_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_ITP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MCSC_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MCSC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MCSC_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MCSC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MCSC_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MCSC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MFC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MFC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MFC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MISC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MISC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MISC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_GIC_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MISC_GIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_GIC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MISC_GIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_GIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MISC_GIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PDP_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PDP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PDP_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PDP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PDP_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PDP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_I3C_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_I3C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_I3C_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_I3C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_I3C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_I3C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I3C_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_I3C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I3C_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_I3C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I3C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_I3C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TNR_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_TNR_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TNR_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_TNR_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TNR_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_TNR_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_TPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_TPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_TPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL2_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL2_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_STACKS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D_STACKS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_STACKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D_STACKS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_L2_GLB_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D_L2_GLB),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_L2_GLB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D_L2_GLB),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_TPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_TPU_TPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_TPU_TPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_D_HSI0AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_D_HSI0AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_D_HSI0AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_D_HSI0AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_D_HSI0AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_D_HSI0AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_P_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_P_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_P_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_P_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_P_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_P_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_D_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_D_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_D_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_D_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_D_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_D_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCAPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCAPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCAPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCAPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCAPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCAPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCHSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCHSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCHSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCHSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCHSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_AXI_P_AOCHSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_ATB_T_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_ATB_T_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_ATB_T_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_ATB_T_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_ATB_T_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHS_ATB_T_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_G_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_G_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_G_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_G_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_G_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LHM_AXI_G_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_AOCAPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_AOCAPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_AOCAPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_AOCAPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_AOCAPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_AOCAPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_APM_FUNC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_APM_FUNC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_APM_FUNC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_G_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_AOCAPM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BUS0_BOOST_OPTION1_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BUS0_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BUS0_BOOST_OPTION1_MANUAL, 20, 1, CLK_CON_GAT_CLK_BUS0_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BUS0_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BUS0_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_CLK_CORE_BOOST_OPTION1_CG_VAL, 21, 1, CLK_CON_GAT_CLK_CORE_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_CLK_CORE_BOOST_OPTION1_MANUAL, 20, 1, CLK_CON_GAT_CLK_CORE_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_CLK_CORE_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_CORE_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_CG_VAL, 21, 1, CLK_CON_GAT_CLK_CMU_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_MANUAL, 20, 1, CLK_CON_GAT_CLK_CMU_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_CMU_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_G_SWD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_G_SWD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_G_SWD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_G_SWD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_G_SWD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_G_SWD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_G_SWD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_LHS_AXI_D_BO_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_LHS_AXI_D_BO_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_LHS_AXI_D_BO_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_LHS_AXI_D_BO_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_LHS_AXI_D_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_LHS_AXI_D_BO_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_LHM_AXI_P_BO_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_LHM_AXI_P_BO_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_LHM_AXI_P_BO_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_LHM_AXI_P_BO_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_LHM_AXI_P_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_LHM_AXI_P_BO_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_AS_AXI_P_BO_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_AS_AXI_P_BO_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_AS_AXI_P_BO_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_AS_AXI_P_BO_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BO_UID_AS_AXI_P_BO_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BO_UID_AS_AXI_P_BO_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_GSA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_GSA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_GSA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_GSA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_P_BUS0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_P_BUS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_P_BUS0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_P_BUS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_P_BUS0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_P_BUS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_GPC_BUS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_GPC_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_GPC_BUS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_GPC_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_GPC_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_GPC_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_EVENT_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_PPC_CYCLE_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_MISC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_MISC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_BO_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_BO_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_BO_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_BO_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_BO_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_BO_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_BO_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_BO_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_BO_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_BO_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G3AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G3AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_GPC_BUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_GPC_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_GPC_BUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_GPC_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_GPC_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_GPC_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_G3AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_G3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_G3AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_G3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_G3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D3_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D3_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D3_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D3_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D3_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D3_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D4_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D4_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D4_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D4_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D4_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D4_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DISP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DISP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PDP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PDP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_ACLK_P_BUS1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_ACLK_P_BUS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_ACLK_P_BUS1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_ACLK_P_BUS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_ACLK_P_BUS1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_ACLK_P_BUS1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS2_UID_BUS2_CMU_BUS2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BUS2_UID_BUS2_CMU_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS2_UID_BUS2_CMU_BUS2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BUS2_UID_BUS2_CMU_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS2_UID_BUS2_CMU_BUS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BUS2_UID_BUS2_CMU_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_D_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSREG_BUS2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSREG_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSREG_BUS2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSREG_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSREG_BUS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSREG_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D0_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D0_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D0_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_D_TZPC_BUS2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_D_TZPC_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_D_TZPC_BUS2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_D_TZPC_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_D_TZPC_BUS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_D_TZPC_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D1_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D1_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D1_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D2_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D2_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D2_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D3_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D3_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D3_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_ACEL_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_AXI_D_TPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_AXI_D_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_AXI_D_TPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_AXI_D_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_AXI_D_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHM_AXI_D_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_TPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_TPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_AXI_P_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_GPC_BUS2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_GPC_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_GPC_BUS2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_GPC_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_GPC_BUS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_GPC_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SSMT_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_AD_APB_SYSMMU_G3D0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_AD_APB_SYSMMU_G3D0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_AD_APB_SYSMMU_G3D0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_AD_APB_SYSMMU_G3D0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_AD_APB_SYSMMU_G3D0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_AD_APB_SYSMMU_G3D0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_DBG_G_BUS2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_DBG_G_BUS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_DBG_G_BUS2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_DBG_G_BUS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_DBG_G_BUS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_LHS_DBG_G_BUS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_BUS2_S3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_EVENT_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_ACLK_P_BUS2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_ACLK_P_BUS2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_ACLK_P_BUS2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_ACLK_P_BUS2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_ACLK_P_BUS2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_TREX_P_BUS2_IPCLKPORT_ACLK_P_BUS2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_BUS2_S0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPC_CYCLE_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_RSTNSYNC_CLK_BUS2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS2_UID_PPCFW_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MISC_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MISC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MISC_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MISC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MISC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MISC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ITP_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ITP_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HPM_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HPM_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BO_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_BO_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BO_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_BO_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BO_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_BO_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PDP_VRA_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PDP_VRA),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PDP_VRA_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PDP_VRA),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PDP_VRA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PDP_VRA),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_IPP_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_IPP_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TNR_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TNR_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS2_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_BUS2_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS2_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_BUS2_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_BUS2_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_CPUCL0_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_CPUCL0_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_CPUCL0_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_CPUCL1_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_CPUCL1_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_CPUCL1_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_BUS0_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_BUS0_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_BUS0_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_BUS0_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_BUS0_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_BUS0_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_BUS1_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_BUS1_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_BUS1_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_BUS1_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_BUS1_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_BUS1_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_BUS2_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_BUS2_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_BUS2_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_BUS2_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_BUS2_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_BUS2_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CORE_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_CORE_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CORE_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_CORE_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CORE_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_CORE_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_MIF_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_MIF_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_MIF_BOOST),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNS_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNS_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_CPUCL2_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_CPUCL2_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_CPUCL2_BOOST),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MISC_SSS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MISC_SSS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MISC_SSS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MISC_SSS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MISC_SSS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MISC_SSS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DISP_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DISP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DISP_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DISP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DISP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DISP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_EH_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_EH_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_EH_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_EH_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_EH_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_EH_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PDP_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PDP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PDP_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PDP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PDP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PDP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_UART_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_UART),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_UART_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_UART),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_UART_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_UART),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_BUSD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_BUSD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_BUSD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_BUSD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_BUSD),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MISC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MISC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_GPC_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_GPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_GPC_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_GPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_GPC_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_GPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_SLC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_SLC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_SLC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_SLC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_SLC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_SLC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M2_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M3_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CB_IPCLKPORT_I_ACLK_CB_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CB_IPCLKPORT_I_ACLK_CB),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CB_IPCLKPORT_I_ACLK_CB_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CB_IPCLKPORT_I_ACLK_CB),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CB_IPCLKPORT_I_ACLK_CB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CB_IPCLKPORT_I_ACLK_CB),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACEL_D_EH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACEL_D_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACEL_D_EH_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACEL_D_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACEL_D_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACEL_D_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_EH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_EH_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_D_CORE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_D_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_D_CORE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_D_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_D_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_D_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_EH_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_DCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_DCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_IO_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_EH_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS2_M0_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_PPC_BUS0_M0_CYCLE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_DCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_DCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH1_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_DCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_DCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH2_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_DCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_DCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLC_CH3_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_CPE425_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_CPE425_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_CPE425_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_CPE425_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_CPE425_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_CPE425_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DBG_CC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T6_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_GSA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_GSA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_SLC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_SLC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_SLC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_SLC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_SLC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_SLC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AST_IRI_GICCPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AST_IRI_GICCPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AST_IRI_GICCPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AST_IRI_GICCPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AST_IRI_GICCPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AST_IRI_GICCPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AST_ICC_CPUGIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AST_ICC_CPUGIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AST_ICC_CPUGIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AST_ICC_CPUGIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AST_ICC_CPUGIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AST_ICC_CPUGIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_4_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_4_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_4_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_4_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_4_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_4_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T7_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CORECLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CORECLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CORECLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CORECLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CORECLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CORECLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CLK_IN_OCC_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CLK_IN_OCC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CLK_IN_OCC_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CLK_IN_OCC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CLK_IN_OCC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CLK_IN_OCC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL2_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CPUCL2_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL2_CPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CPUCL2_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL2_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CPUCL2_CPU),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CORECLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CORECLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CORECLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CORECLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CORECLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CORECLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_DDD_CLK_IN_OCC_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_DDD_CLK_IN_OCC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_DDD_CLK_IN_OCC_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_DDD_CLK_IN_OCC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_DDD_CLK_IN_OCC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_DDD_CLK_IN_OCC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISPDP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISPDP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISPDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_D_PDPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_D_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_D_PDPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_D_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_D_PDPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_D_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISP_UID_LHM_AXI_P_DISP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DISP_UID_LHM_AXI_P_DISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISP_UID_LHM_AXI_P_DISP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DISP_UID_LHM_AXI_P_DISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISP_UID_LHM_AXI_P_DISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DISP_UID_LHM_AXI_P_DISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_DNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_DNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF_DNSGDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF_DNSGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF_DNSGDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF_DNSGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF_DNSGDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF_DNSGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_PDPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_PDPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_PDPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_PDPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_PDPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_PDPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_IPPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_IPPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_MCSCDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_MCSCDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_MCSCDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_MCSCDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_MCSCDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_D_MCSCDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_LHM_AXI_P_EH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_LHM_AXI_P_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_LHM_AXI_P_EH_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_LHM_AXI_P_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_LHM_AXI_P_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_LHM_AXI_P_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_LHS_ACEL_D_EH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_LHS_ACEL_D_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_LHS_ACEL_D_EH_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_LHS_ACEL_D_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_LHS_ACEL_D_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_LHS_ACEL_D_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_AD_AXI_P_EH_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_AD_AXI_P_EH_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_AD_AXI_P_EH_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_AD_AXI_P_EH_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_AD_AXI_P_EH_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_AD_AXI_P_EH_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D0_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D1_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_AXI_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AXI_P_G3AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AXI_P_G3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AXI_P_G3AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AXI_P_G3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AXI_P_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AXI_P_G3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHS_AXI_D_G3AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHS_AXI_D_G3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHS_AXI_D_G3AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHS_AXI_D_G3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHS_AXI_D_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHS_AXI_D_G3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LHM_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D2_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D2_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D2_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D2_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D2_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D2_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_SCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_DNSGDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_DNSGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_DNSGDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_DNSGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_DNSGDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_DNSGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_TNRGDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_TNRGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_TNRGDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_TNRGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_TNRGDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_OTF_TNRGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_VO_TNRGDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_VO_TNRGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_VO_TNRGDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_VO_TNRGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_VO_TNRGDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AST_VO_TNRGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC0GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_INT_GDC1SCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_VO_GDCMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_VO_GDCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_VO_GDCMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_VO_GDCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_VO_GDCMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AST_VO_GDCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D0_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D0_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D0_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D0_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D0_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D0_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D_GDC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D_GDC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AXI_P_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AXI_P_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AXI_P_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AXI_P_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AXI_P_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHM_AXI_P_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D1_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D1_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D1_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D1_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D1_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LHS_AXI_D1_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_SCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_G_ETR_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_AXI_D_HSI0AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_AXI_D_HSI0AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_AXI_D_HSI0AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_AXI_D_HSI0AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_AXI_D_HSI0AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_AXI_D_HSI0AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_AOCHSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_AOCHSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_AOCHSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_AOCHSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_AOCHSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_AOCHSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_HSI0_ALT_CG_VAL, 21, 1, CLK_CON_GAT_CLK_HSI0_ALT),
	SFR_ACCESS(CLK_CON_GAT_CLK_HSI0_ALT_MANUAL, 20, 1, CLK_CON_GAT_CLK_HSI0_ALT),
	SFR_ACCESS(CLK_CON_GAT_CLK_HSI0_ALT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_HSI0_ALT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_PDPIPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_PDPIPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_PDPIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF0_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF1_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_GDCMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_GDCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_GDCMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_GDCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_GDCMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_GDCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D_MCSCDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D_MCSCDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D_MCSCDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D_MCSCDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D_MCSCDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D_MCSCDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF2_DNSMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_ITSCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D2_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D2_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D2_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D2_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D2_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D2_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_MISC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_MISC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_ACEL_D_MISC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_ACEL_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_ACEL_D_MISC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_ACEL_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_ACEL_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_ACEL_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_DMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_DMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_DMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_DMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_DMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_DMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PPMU_DMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AST_ICC_CPUGIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AST_ICC_CPUGIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AST_ICC_CPUGIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AST_ICC_CPUGIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AST_ICC_CPUGIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AST_ICC_CPUGIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AST_IRI_GICCPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AST_IRI_GICCPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AST_IRI_GICCPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AST_IRI_GICCPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AST_IRI_GICCPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AST_IRI_GICCPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_GIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_GIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LHM_AXI_P_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PPMU_DMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF0_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF1_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_OTF2_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AXI_P_PDP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AXI_P_PDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AXI_P_PDP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AXI_P_PDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AXI_P_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AXI_P_PDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF0_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF1_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_OTF2_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF0_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_YOTF1_PDPG3AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_VO_CSISPDP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_VO_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_VO_CSISPDP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_VO_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_VO_CSISPDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHM_AST_VO_CSISPDP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_VO_PDPIPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_VO_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_VO_PDPIPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_VO_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_VO_PDPIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AST_VO_PDPIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AXI_D_PDPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AXI_D_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AXI_D_PDPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AXI_D_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AXI_D_PDPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_LHS_AXI_D_PDPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_LHS_AXI_D_PDPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_LHS_AXI_D_PDPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_LHS_AXI_D_PDPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_LHS_AXI_D_PDPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_LHS_AXI_D_PDPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_LHS_AXI_D_PDPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRGDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRGDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRGDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_OTF_MCSCTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D2_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D2_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D2_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D2_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D2_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D2_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D3_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D3_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D3_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D3_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D3_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D3_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D4_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D4_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D4_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D4_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D4_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D4_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRGDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRGDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRGDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRGDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_AXI_P_TPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_AXI_P_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_AXI_P_TPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_AXI_P_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_AXI_P_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_AXI_P_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_AXI_D_TPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_AXI_D_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_AXI_D_TPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_AXI_D_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_AXI_D_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_AXI_D_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T0_TPUCPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_T1_TPUCPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T0_TPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T0_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T0_TPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T0_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T0_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T0_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T1_TPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T1_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T1_TPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T1_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T1_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHM_ATB_INT_T1_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T0_TPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T0_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T0_TPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T0_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T0_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T0_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T1_TPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T1_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T1_TPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T1_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T1_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LHS_ATB_INT_T1_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_OTP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI0_USBDPDBG),
	SFR_ACCESS(CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_G3D_ADD_CH_CLK),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF_BUSD),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF_BUSD_S2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF_BUSD_S2D),
	SFR_ACCESS(QCH_CON_AOC_CMU_AOC_QCH_ENABLE, 0, 1, QCH_CON_AOC_CMU_AOC_QCH),
	SFR_ACCESS(QCH_CON_AOC_CMU_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_AOC_CMU_AOC_QCH),
	SFR_ACCESS(QCH_CON_AOC_CMU_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_AOC_CMU_AOC_QCH),
	SFR_ACCESS(QCH_CON_AOC_CMU_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_AOC_CMU_AOC_QCH),
	SFR_ACCESS(QCH_CON_AOC_SYSCTRL_APB_QCH_ENABLE, 0, 1, QCH_CON_AOC_SYSCTRL_APB_QCH),
	SFR_ACCESS(QCH_CON_AOC_SYSCTRL_APB_QCH_CLOCK_REQ, 1, 1, QCH_CON_AOC_SYSCTRL_APB_QCH),
	SFR_ACCESS(QCH_CON_AOC_SYSCTRL_APB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_AOC_SYSCTRL_APB_QCH),
	SFR_ACCESS(QCH_CON_AOC_SYSCTRL_APB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_AOC_SYSCTRL_APB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_AOC_QCH_ENABLE, 0, 1, QCH_CON_BAAW_AOC_QCH),
	SFR_ACCESS(QCH_CON_BAAW_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_AOC_QCH),
	SFR_ACCESS(QCH_CON_BAAW_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_AOC_QCH),
	SFR_ACCESS(QCH_CON_BAAW_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_AOC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AOC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_AOC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_AOC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_AOC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_AOC_QCH),
	SFR_ACCESS(QCH_CON_GPC_AOC_QCH_ENABLE, 0, 1, QCH_CON_GPC_AOC_QCH),
	SFR_ACCESS(QCH_CON_GPC_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_AOC_QCH),
	SFR_ACCESS(QCH_CON_GPC_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_AOC_QCH),
	SFR_ACCESS(QCH_CON_GPC_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_HSI0AOC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_HSI0AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_HSI0AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_HSI0AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_HSI0AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_HSI0AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_HSI0AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_HSI0AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_AOC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AOC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_AOC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_AOC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AOCAPM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_AOCAPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AOCAPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_AOCAPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AOCAPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_AOCAPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AOCAPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_AOCAPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AOCHSI0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_AOCHSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AOCHSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_AOCHSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AOCHSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_AOCHSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AOCHSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_AOCHSI0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AOC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_AOC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_AOC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_AOC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_AOC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_USB_QCH_ENABLE, 0, 1, QCH_CON_PPMU_USB_QCH),
	SFR_ACCESS(QCH_CON_PPMU_USB_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_USB_QCH),
	SFR_ACCESS(QCH_CON_PPMU_USB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_USB_QCH),
	SFR_ACCESS(QCH_CON_PPMU_USB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_USB_QCH),
	SFR_ACCESS(QCH_CON_SSMT_AOC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_AOC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_AOC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_AOC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_AOC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_AOC_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_AOC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_AOC_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_AOC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_AOC_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_AOC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_AOC_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_AOC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_AOC_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_AOC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_AOC_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_AOC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_AOC_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_AOC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_AOC_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_AOC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_AOC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_AOC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_AOC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_AOC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_AOC_QCH),
	SFR_ACCESS(QCH_CON_UASC_AOC_QCH_ENABLE, 0, 1, QCH_CON_UASC_AOC_QCH),
	SFR_ACCESS(QCH_CON_UASC_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_AOC_QCH),
	SFR_ACCESS(QCH_CON_UASC_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_AOC_QCH),
	SFR_ACCESS(QCH_CON_UASC_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_AOC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_ENABLE, 0, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TRTC_QCH_ENABLE, 0, 1, QCH_CON_APBIF_TRTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TRTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_TRTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TRTC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_TRTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TRTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_TRTC_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_ENABLE, 0, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_USI0_UART_QCH_ENABLE, 0, 1, QCH_CON_APM_USI0_UART_QCH),
	SFR_ACCESS(QCH_CON_APM_USI0_UART_QCH_CLOCK_REQ, 1, 1, QCH_CON_APM_USI0_UART_QCH),
	SFR_ACCESS(QCH_CON_APM_USI0_UART_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APM_USI0_UART_QCH),
	SFR_ACCESS(QCH_CON_APM_USI0_UART_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APM_USI0_UART_QCH),
	SFR_ACCESS(QCH_CON_APM_USI0_USI_QCH_ENABLE, 0, 1, QCH_CON_APM_USI0_USI_QCH),
	SFR_ACCESS(QCH_CON_APM_USI0_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_APM_USI0_USI_QCH),
	SFR_ACCESS(QCH_CON_APM_USI0_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APM_USI0_USI_QCH),
	SFR_ACCESS(QCH_CON_APM_USI0_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APM_USI0_USI_QCH),
	SFR_ACCESS(QCH_CON_APM_USI1_UART_QCH_ENABLE, 0, 1, QCH_CON_APM_USI1_UART_QCH),
	SFR_ACCESS(QCH_CON_APM_USI1_UART_QCH_CLOCK_REQ, 1, 1, QCH_CON_APM_USI1_UART_QCH),
	SFR_ACCESS(QCH_CON_APM_USI1_UART_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APM_USI1_UART_QCH),
	SFR_ACCESS(QCH_CON_APM_USI1_UART_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APM_USI1_UART_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_APM_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_GPC_APM_QCH_ENABLE, 0, 1, QCH_CON_GPC_APM_QCH),
	SFR_ACCESS(QCH_CON_GPC_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_APM_QCH),
	SFR_ACCESS(QCH_CON_GPC_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_APM_QCH),
	SFR_ACCESS(QCH_CON_GPC_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_APM_QCH),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE, 0, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_EXPIRE_VAL, 16, 10, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE, 0, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ, 1, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_EXPIRE_VAL, 16, 10, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_ENABLE, 0, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_SWD_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_SWD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_SWD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_SWD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_SWD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_SWD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_SWD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_SWD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AOCAPM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_AOCAPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AOCAPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_AOCAPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AOCAPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_AOCAPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AOCAPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_AOCAPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AOC_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_AOC_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_AOC_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_AOC_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_AOC_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_GSA_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_GSA_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_GSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_GSA_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_GSA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_GSA_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_GSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_GSA_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_SWD_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_SWD_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_SWD_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_SWD_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_SWD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_SWD_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_SWD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_SWD_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_TPU_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_TPU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_TPU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_TPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_TPU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_TPU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AOC_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_AOC_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_AOC_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_AOC_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_AOC_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_ENABLE, 0, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ, 1, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_ENABLE, 0, 1, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ, 1, 1, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_ENABLE, 0, 1, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_SUB_APM_QCH_ENABLE, 0, 1, QCH_CON_SPEEDY_SUB_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_SUB_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPEEDY_SUB_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_SUB_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SPEEDY_SUB_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_SUB_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPEEDY_SUB_APM_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D_APM_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D_APM_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D_APM_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D_APM_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D_APM_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_SSMT_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_GREBE_ENABLE, 0, 1, QCH_CON_SS_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_SS_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_GREBE_EXPIRE_VAL, 16, 10, QCH_CON_SS_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SS_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_DBG_ENABLE, 0, 1, QCH_CON_SS_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_DBG_CLOCK_REQ, 1, 1, QCH_CON_SS_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_DBG_EXPIRE_VAL, 16, 10, QCH_CON_SS_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SS_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_SYSMMU_D_APM_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_D_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_UASC_APM_QCH_ENABLE, 0, 1, QCH_CON_UASC_APM_QCH),
	SFR_ACCESS(QCH_CON_UASC_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_APM_QCH),
	SFR_ACCESS(QCH_CON_UASC_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_APM_QCH),
	SFR_ACCESS(QCH_CON_UASC_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_APM_QCH),
	SFR_ACCESS(QCH_CON_UASC_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_UASC_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_UASC_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_UASC_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_UASC_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_UASC_G_SWD_QCH_ENABLE, 0, 1, QCH_CON_UASC_G_SWD_QCH),
	SFR_ACCESS(QCH_CON_UASC_G_SWD_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_G_SWD_QCH),
	SFR_ACCESS(QCH_CON_UASC_G_SWD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_G_SWD_QCH),
	SFR_ACCESS(QCH_CON_UASC_G_SWD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_G_SWD_QCH),
	SFR_ACCESS(QCH_CON_UASC_P_AOCAPM_QCH_ENABLE, 0, 1, QCH_CON_UASC_P_AOCAPM_QCH),
	SFR_ACCESS(QCH_CON_UASC_P_AOCAPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_P_AOCAPM_QCH),
	SFR_ACCESS(QCH_CON_UASC_P_AOCAPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_P_AOCAPM_QCH),
	SFR_ACCESS(QCH_CON_UASC_P_AOCAPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_P_AOCAPM_QCH),
	SFR_ACCESS(QCH_CON_UASC_P_APM_QCH_ENABLE, 0, 1, QCH_CON_UASC_P_APM_QCH),
	SFR_ACCESS(QCH_CON_UASC_P_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_P_APM_QCH),
	SFR_ACCESS(QCH_CON_UASC_P_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_P_APM_QCH),
	SFR_ACCESS(QCH_CON_UASC_P_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_P_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_ENABLE, 0, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(DMYQCH_CON_BO_QCH_ENABLE, 0, 1, DMYQCH_CON_BO_QCH),
	SFR_ACCESS(DMYQCH_CON_BO_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_BO_QCH),
	SFR_ACCESS(DMYQCH_CON_BO_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_BO_QCH),
	SFR_ACCESS(QCH_CON_BO_CMU_BO_QCH_ENABLE, 0, 1, QCH_CON_BO_CMU_BO_QCH),
	SFR_ACCESS(QCH_CON_BO_CMU_BO_QCH_CLOCK_REQ, 1, 1, QCH_CON_BO_CMU_BO_QCH),
	SFR_ACCESS(QCH_CON_BO_CMU_BO_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BO_CMU_BO_QCH),
	SFR_ACCESS(QCH_CON_BO_CMU_BO_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BO_CMU_BO_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BO_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_BO_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BO_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_BO_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BO_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_BO_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BO_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_BO_QCH),
	SFR_ACCESS(QCH_CON_GPC_BO_QCH_ENABLE, 0, 1, QCH_CON_GPC_BO_QCH),
	SFR_ACCESS(QCH_CON_GPC_BO_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_BO_QCH),
	SFR_ACCESS(QCH_CON_GPC_BO_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_BO_QCH),
	SFR_ACCESS(QCH_CON_GPC_BO_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_BO_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_BO_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_BO_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_BO_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_BO_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_BO_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_BO_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_BO_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_BO_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_BO_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_BO_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_BO_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_BO_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_BO_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_BO_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_BO_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_BO_QCH),
	SFR_ACCESS(QCH_CON_PPMU_BO_QCH_ENABLE, 0, 1, QCH_CON_PPMU_BO_QCH),
	SFR_ACCESS(QCH_CON_PPMU_BO_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_BO_QCH),
	SFR_ACCESS(QCH_CON_PPMU_BO_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_BO_QCH),
	SFR_ACCESS(QCH_CON_PPMU_BO_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_BO_QCH),
	SFR_ACCESS(QCH_CON_SSMT_BO_QCH_ENABLE, 0, 1, QCH_CON_SSMT_BO_QCH),
	SFR_ACCESS(QCH_CON_SSMT_BO_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_BO_QCH),
	SFR_ACCESS(QCH_CON_SSMT_BO_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_BO_QCH),
	SFR_ACCESS(QCH_CON_SSMT_BO_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_BO_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_BO_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_BO_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_BO_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_BO_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_BO_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_BO_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_BO_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_BO_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_BO_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_BO_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_BO_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_BO_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_BO_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_BO_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_BO_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_BO_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_BO_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_BO_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BO_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_BO_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BO_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_BO_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BO_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_BO_QCH),
	SFR_ACCESS(QCH_CON_UASC_BO_QCH_ENABLE, 0, 1, QCH_CON_UASC_BO_QCH),
	SFR_ACCESS(QCH_CON_UASC_BO_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_BO_QCH),
	SFR_ACCESS(QCH_CON_UASC_BO_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_BO_QCH),
	SFR_ACCESS(QCH_CON_UASC_BO_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_BO_QCH),
	SFR_ACCESS(QCH_CON_BUS0_CMU_BUS0_QCH_ENABLE, 0, 1, QCH_CON_BUS0_CMU_BUS0_QCH),
	SFR_ACCESS(QCH_CON_BUS0_CMU_BUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUS0_CMU_BUS0_QCH),
	SFR_ACCESS(QCH_CON_BUS0_CMU_BUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUS0_CMU_BUS0_QCH),
	SFR_ACCESS(QCH_CON_BUS0_CMU_BUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUS0_CMU_BUS0_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUS0_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_BUS0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUS0_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_BUS0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUS0_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_BUS0_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_BUS0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_BUS0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_BUS0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_BUS0_QCH),
	SFR_ACCESS(QCH_CON_GPC_BUS0_QCH_ENABLE, 0, 1, QCH_CON_GPC_BUS0_QCH),
	SFR_ACCESS(QCH_CON_GPC_BUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_BUS0_QCH),
	SFR_ACCESS(QCH_CON_GPC_BUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_BUS0_QCH),
	SFR_ACCESS(QCH_CON_GPC_BUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_BUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI1_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_AOC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_GSA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_GSA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_GSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_GSA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_GSA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_GSA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_GSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_GSA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AOC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_GSA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_GSA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_GSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_GSA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_GSA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_GSA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_GSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_GSA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_HSI1_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CYCLE_AOC_QCH_ENABLE, 0, 1, DMYQCH_CON_PPC_CYCLE_AOC_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CYCLE_AOC_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PPC_CYCLE_AOC_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CYCLE_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PPC_CYCLE_AOC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_BUS0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_BUS0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_BUS0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BUS0_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS0_QCH_ENABLE, 0, 1, QCH_CON_TREX_P_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_P_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P_BUS0_QCH),
	SFR_ACCESS(QCH_CON_BUS1_CMU_BUS1_QCH_ENABLE, 0, 1, QCH_CON_BUS1_CMU_BUS1_QCH),
	SFR_ACCESS(QCH_CON_BUS1_CMU_BUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUS1_CMU_BUS1_QCH),
	SFR_ACCESS(QCH_CON_BUS1_CMU_BUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUS1_CMU_BUS1_QCH),
	SFR_ACCESS(QCH_CON_BUS1_CMU_BUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUS1_CMU_BUS1_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUS1_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_BUS1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUS1_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_BUS1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUS1_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_BUS1_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_BUS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_BUS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_BUS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_BUS1_QCH),
	SFR_ACCESS(QCH_CON_GPC_BUS1_QCH_ENABLE, 0, 1, QCH_CON_GPC_BUS1_QCH),
	SFR_ACCESS(QCH_CON_GPC_BUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_BUS1_QCH),
	SFR_ACCESS(QCH_CON_GPC_BUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_BUS1_QCH),
	SFR_ACCESS(QCH_CON_GPC_BUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_BUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI2_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_MISC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_MISC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_CSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_GDC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_CSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_GDC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_GDC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D2_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D2_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D2_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D2_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D3_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D3_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D3_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D3_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D4_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D4_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D4_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D4_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_BO_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_BO_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_BO_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_BO_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_BO_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_BO_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_BO_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_BO_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_G3AA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_G3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_G3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_G3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_G3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_G3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_G3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_G3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IPP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_BO_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_BO_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_BO_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_BO_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_BO_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_BO_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_BO_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_BO_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DISP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DISP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DISP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DISP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DISP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DISP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DISP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3AA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_G3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_G3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_G3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_G3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_GDC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IPP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ITP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PDP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_PDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PDP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_PDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PDP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_PDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PDP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_PDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_BUS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_BUS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_BUS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BUS1_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS1_QCH_ENABLE, 0, 1, QCH_CON_TREX_P_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_P_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P_BUS1_QCH),
	SFR_ACCESS(QCH_CON_BUS2_CMU_BUS2_QCH_ENABLE, 0, 1, QCH_CON_BUS2_CMU_BUS2_QCH),
	SFR_ACCESS(QCH_CON_BUS2_CMU_BUS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUS2_CMU_BUS2_QCH),
	SFR_ACCESS(QCH_CON_BUS2_CMU_BUS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUS2_CMU_BUS2_QCH),
	SFR_ACCESS(QCH_CON_BUS2_CMU_BUS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUS2_CMU_BUS2_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUS2_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_BUS2_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUS2_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_BUS2_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUS2_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_BUS2_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS2_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_BUS2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_BUS2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_BUS2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_BUS2_QCH),
	SFR_ACCESS(QCH_CON_GPC_BUS2_QCH_ENABLE, 0, 1, QCH_CON_GPC_BUS2_QCH),
	SFR_ACCESS(QCH_CON_GPC_BUS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_BUS2_QCH),
	SFR_ACCESS(QCH_CON_GPC_BUS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_BUS2_QCH),
	SFR_ACCESS(QCH_CON_GPC_BUS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_BUS2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D3_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D3_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D3_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D3_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_TPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_TPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_TPU_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D0_QCH_ENABLE, 0, 1, QCH_CON_PPCFW_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPCFW_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPCFW_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPCFW_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D1_QCH_ENABLE, 0, 1, QCH_CON_PPCFW_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPCFW_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPCFW_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPCFW_G3D1_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CYCLE_BUS2_S0_QCH_ENABLE, 0, 1, DMYQCH_CON_PPC_CYCLE_BUS2_S0_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CYCLE_BUS2_S0_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PPC_CYCLE_BUS2_S0_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CYCLE_BUS2_S0_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PPC_CYCLE_BUS2_S0_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CYCLE_G3D0_QCH_ENABLE, 0, 1, DMYQCH_CON_PPC_CYCLE_G3D0_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CYCLE_G3D0_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PPC_CYCLE_G3D0_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CYCLE_G3D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PPC_CYCLE_G3D0_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CYCLE_TPU_QCH_ENABLE, 0, 1, DMYQCH_CON_PPC_CYCLE_TPU_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CYCLE_TPU_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PPC_CYCLE_TPU_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CYCLE_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PPC_CYCLE_TPU_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_G3D0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_G3D0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_G3D0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_G3D0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D2_QCH_ENABLE, 0, 1, QCH_CON_SSMT_G3D2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_G3D2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_G3D2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_G3D2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D3_QCH_ENABLE, 0, 1, QCH_CON_SSMT_G3D3_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D3_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_G3D3_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_G3D3_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_G3D3_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D0_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G3D0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G3D0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G3D0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G3D0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D2_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G3D2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G3D2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G3D2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G3D2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D3_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G3D3_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D3_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G3D3_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G3D3_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G3D3_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS2_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_BUS2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_BUS2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_BUS2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_BUS2_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BUS2_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_BUS2_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BUS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_BUS2_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BUS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D_BUS2_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BUS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_BUS2_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS2_QCH_ENABLE, 0, 1, QCH_CON_TREX_P_BUS2_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P_BUS2_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_P_BUS2_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P_BUS2_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_ENABLE, 0, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_ENABLE, 0, 1, QCH_CON_BDU_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_CLOCK_REQ, 1, 1, QCH_CON_BDU_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BDU_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BDU_QCH),
	SFR_ACCESS(QCH_CON_CCI_QCH_ENABLE, 0, 1, QCH_CON_CCI_QCH),
	SFR_ACCESS(QCH_CON_CCI_QCH_CLOCK_REQ, 1, 1, QCH_CON_CCI_QCH),
	SFR_ACCESS(QCH_CON_CCI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CCI_QCH),
	SFR_ACCESS(QCH_CON_CCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CCI_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CORE_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CORE_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CORE_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CORE_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CORE_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CORE_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_ENABLE, 0, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CPE425_QCH_ENABLE, 0, 1, QCH_CON_CPE425_QCH),
	SFR_ACCESS(QCH_CON_CPE425_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPE425_QCH),
	SFR_ACCESS(QCH_CON_CPE425_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CPE425_QCH),
	SFR_ACCESS(QCH_CON_CPE425_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPE425_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_GPC_CORE_QCH_ENABLE, 0, 1, QCH_CON_GPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_GPC_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_GPC_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_GPC_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_EH_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D_EH_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D_EH_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_EH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D_EH_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D_EH_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CORE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_BDU_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_BDU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_BDU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_SLC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T_SLC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_SLC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T_SLC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_SLC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T_SLC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_SLC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T_SLC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_EH_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_EH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_EH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_EH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_EH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_EH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_GIC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_GIC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_GIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_GIC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_GIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_GIC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_GIC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF3_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF3_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MISC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MISC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_PERIC1_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_BUS0_M0_CYCLE_QCH_ENABLE, 0, 1, DMYQCH_CON_PPC_BUS0_M0_CYCLE_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_BUS0_M0_CYCLE_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PPC_BUS0_M0_CYCLE_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_BUS0_M0_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PPC_BUS0_M0_CYCLE_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_BUS2_M0_CYCLE_QCH_ENABLE, 0, 1, DMYQCH_CON_PPC_BUS2_M0_CYCLE_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_BUS2_M0_CYCLE_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PPC_BUS2_M0_CYCLE_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_BUS2_M0_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PPC_BUS2_M0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_BUS2_M1_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_BUS2_M1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_BUS2_M1_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_BUS2_M1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_BUS2_M1_EVENT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_BUS2_M1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_BUS2_M1_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_BUS2_M1_EVENT_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CCI_M1_CYCLE_QCH_ENABLE, 0, 1, DMYQCH_CON_PPC_CCI_M1_CYCLE_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CCI_M1_CYCLE_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PPC_CCI_M1_CYCLE_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CCI_M1_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PPC_CCI_M1_CYCLE_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_ENABLE, 0, 1, DMYQCH_CON_PPC_CPUCL0_D0_CYCLE_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PPC_CPUCL0_D0_CYCLE_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PPC_CPUCL0_D0_CYCLE_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_DBG_CC_QCH_ENABLE, 0, 1, DMYQCH_CON_PPC_DBG_CC_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_DBG_CC_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PPC_DBG_CC_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_DBG_CC_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PPC_DBG_CC_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_EH_CYCLE_QCH_ENABLE, 0, 1, DMYQCH_CON_PPC_EH_CYCLE_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_EH_CYCLE_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PPC_EH_CYCLE_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_EH_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PPC_EH_CYCLE_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_IO_CYCLE_QCH_ENABLE, 0, 1, DMYQCH_CON_PPC_IO_CYCLE_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_IO_CYCLE_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PPC_IO_CYCLE_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_IO_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PPC_IO_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ACE_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_ACE_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ACE_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_ACE_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ACE_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_ACE_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ACE_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_ACE_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ACE_CPUCL1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_ACE_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ACE_CPUCL1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_ACE_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ACE_CPUCL1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_ACE_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ACE_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_ACE_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_SFR_APBIF_CMU_TOPC_QCH_ENABLE, 0, 1, QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
	SFR_ACCESS(QCH_CON_SFR_APBIF_CMU_TOPC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
	SFR_ACCESS(QCH_CON_SFR_APBIF_CMU_TOPC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
	SFR_ACCESS(QCH_CON_SFR_APBIF_CMU_TOPC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
	SFR_ACCESS(QCH_CON_SLC_CB_QCH_ENABLE, 0, 1, QCH_CON_SLC_CB_QCH),
	SFR_ACCESS(QCH_CON_SLC_CB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLC_CB_QCH),
	SFR_ACCESS(QCH_CON_SLC_CB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLC_CB_QCH),
	SFR_ACCESS(QCH_CON_SLC_CB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLC_CB_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH_QCH_ENABLE, 0, 1, DMYQCH_CON_SLC_CH_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_SLC_CH_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SLC_CH_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH1_QCH_ENABLE, 0, 1, DMYQCH_CON_SLC_CH1_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH1_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_SLC_CH1_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH1_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SLC_CH1_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH2_QCH_ENABLE, 0, 1, DMYQCH_CON_SLC_CH2_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH2_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_SLC_CH2_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH2_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SLC_CH2_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH3_QCH_ENABLE, 0, 1, DMYQCH_CON_SLC_CH3_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH3_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_SLC_CH3_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH3_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SLC_CH3_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_CORE_QCH_ENABLE, 0, 1, QCH_CON_TREX_P_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_P_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P_CORE_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_ENABLE, 0, 1, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_SCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_SCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_ATCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GIC_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_GIC),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GIC_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_GIC),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GIC_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER0_QCH_GIC),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GIC_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_GIC),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_ENABLE, 0, 1, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_DBG_PD_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_DBG_PD_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_DBG_PD_EXPIRE_VAL, 16, 4, QCH_CON_CLUSTER0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_DBG_PD_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PDBGCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PDBGCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PDBGCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE, 0, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_GPC_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_GPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_GPC_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_GPC_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_GPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_HPM_APBIF_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_HPM_APBIF_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HPM_APBIF_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HPM_APBIF_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_IRI_GICCPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_IRI_GICCPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_IRI_GICCPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_IRI_GICCPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_IRI_GICCPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_IRI_GICCPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_IRI_GICCPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_IRI_GICCPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T0_TPUCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T1_TPUCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T6_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T6_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T6_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T6_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T6_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T6_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T6_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T6_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T7_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T7_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T7_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T7_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T7_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T7_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T7_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T7_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_AOC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T_AOC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_BDU_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_BDU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_BDU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_GSA_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T_GSA_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_GSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T_GSA_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_GSA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T_GSA_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_GSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T_GSA_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_SLC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T_SLC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_SLC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T_SLC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_SLC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T_SLC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_SLC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T_SLC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_HSI0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_INT_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_INT_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_INT_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_INT_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_STM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_STM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_STM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ICC_CPUGIC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_ICC_CPUGIC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ICC_CPUGIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_ICC_CPUGIC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ICC_CPUGIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_ICC_CPUGIC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ICC_CPUGIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_ICC_CPUGIC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T6_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T6_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T6_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T6_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T6_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T6_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T6_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T6_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T7_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T7_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T7_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T7_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T7_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T7_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T7_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T7_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_ETR_HSI0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_ETR_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_ETR_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_ETR_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_ETR_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_ETR_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_ETR_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_ETR_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_HSI0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_INT_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_INT_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_INT_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_INT_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_STM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_STM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_STM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_SSMT_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S2_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S2_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_S2_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S2_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_TREX_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_CPUCL0_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE, 0, 1, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(DMYQCH_CON_CPUCL1_QCH_MID_ENABLE, 0, 1, DMYQCH_CON_CPUCL1_QCH_MID),
	SFR_ACCESS(DMYQCH_CON_CPUCL1_QCH_MID_CLOCK_REQ, 1, 1, DMYQCH_CON_CPUCL1_QCH_MID),
	SFR_ACCESS(DMYQCH_CON_CPUCL1_QCH_MID_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CPUCL1_QCH_MID),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE, 0, 1, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_ENABLE, 0, 1, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH),
	SFR_ACCESS(DMYQCH_CON_CPUCL2_QCH_BIG_ENABLE, 0, 1, DMYQCH_CON_CPUCL2_QCH_BIG),
	SFR_ACCESS(DMYQCH_CON_CPUCL2_QCH_BIG_CLOCK_REQ, 1, 1, DMYQCH_CON_CPUCL2_QCH_BIG),
	SFR_ACCESS(DMYQCH_CON_CPUCL2_QCH_BIG_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CPUCL2_QCH_BIG),
	SFR_ACCESS(QCH_CON_CPUCL2_CMU_CPUCL2_QCH_ENABLE, 0, 1, QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_CPUCL2_CMU_CPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_CPUCL2_CMU_CPUCL2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_CPUCL2_CMU_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_CSISX8_QCH_C2_CSIS_ENABLE, 0, 1, QCH_CON_CSISX8_QCH_C2_CSIS),
	SFR_ACCESS(QCH_CON_CSISX8_QCH_C2_CSIS_CLOCK_REQ, 1, 1, QCH_CON_CSISX8_QCH_C2_CSIS),
	SFR_ACCESS(QCH_CON_CSISX8_QCH_C2_CSIS_EXPIRE_VAL, 16, 10, QCH_CON_CSISX8_QCH_C2_CSIS),
	SFR_ACCESS(QCH_CON_CSISX8_QCH_C2_CSIS_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSISX8_QCH_C2_CSIS),
	SFR_ACCESS(QCH_CON_CSISX8_QCH_CSIS_DMA_ENABLE, 0, 1, QCH_CON_CSISX8_QCH_CSIS_DMA),
	SFR_ACCESS(QCH_CON_CSISX8_QCH_CSIS_DMA_CLOCK_REQ, 1, 1, QCH_CON_CSISX8_QCH_CSIS_DMA),
	SFR_ACCESS(QCH_CON_CSISX8_QCH_CSIS_DMA_EXPIRE_VAL, 16, 10, QCH_CON_CSISX8_QCH_CSIS_DMA),
	SFR_ACCESS(QCH_CON_CSISX8_QCH_CSIS_DMA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSISX8_QCH_CSIS_DMA),
	SFR_ACCESS(QCH_CON_CSISX8_QCH_EBUF_ENABLE, 0, 1, QCH_CON_CSISX8_QCH_EBUF),
	SFR_ACCESS(QCH_CON_CSISX8_QCH_EBUF_CLOCK_REQ, 1, 1, QCH_CON_CSISX8_QCH_EBUF),
	SFR_ACCESS(QCH_CON_CSISX8_QCH_EBUF_EXPIRE_VAL, 16, 10, QCH_CON_CSISX8_QCH_EBUF),
	SFR_ACCESS(QCH_CON_CSISX8_QCH_EBUF_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSISX8_QCH_EBUF),
	SFR_ACCESS(QCH_CON_CSIS_CMU_CSIS_QCH_ENABLE, 0, 1, QCH_CON_CSIS_CMU_CSIS_QCH),
	SFR_ACCESS(QCH_CON_CSIS_CMU_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_CSIS_CMU_CSIS_QCH),
	SFR_ACCESS(QCH_CON_CSIS_CMU_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_CMU_CSIS_QCH),
	SFR_ACCESS(QCH_CON_CSIS_CMU_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_CMU_CSIS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CSIS_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CSIS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CSIS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CSIS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CSIS_QCH),
	SFR_ACCESS(QCH_CON_GPC_CSIS_QCH_ENABLE, 0, 1, QCH_CON_GPC_CSIS_QCH),
	SFR_ACCESS(QCH_CON_GPC_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_CSIS_QCH),
	SFR_ACCESS(QCH_CON_GPC_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_CSIS_QCH),
	SFR_ACCESS(QCH_CON_GPC_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF0_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF1_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF2_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_VO_MCSCCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_VO_MCSCCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_VO_MCSCCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_VO_MCSCCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_PDPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_PDPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_PDPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_PDPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_CSISPDP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF0_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_CSISPDP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF0_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_CSISPDP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF0_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_CSISPDP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF0_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_CSISPDP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF1_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_CSISPDP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF1_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_CSISPDP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF1_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_CSISPDP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF1_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_CSISPDP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF2_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_CSISPDP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF2_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_CSISPDP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF2_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_CSISPDP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF2_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_CSISPDP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_VO_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_CSISPDP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_VO_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_CSISPDP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_VO_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_CSISPDP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_VO_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_CSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_CSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_EXPIRE_VAL, 16, 10, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_EXPIRE_VAL, 16, 10, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_EXPIRE_VAL, 16, 10, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_EXPIRE_VAL, 16, 10, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_EXPIRE_VAL, 16, 10, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_EXPIRE_VAL, 16, 10, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_EXPIRE_VAL, 16, 10, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_EXPIRE_VAL, 16, 10, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7),
	SFR_ACCESS(QCH_CON_PPMU_D0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA0_QCH_ENABLE, 0, 1, QCH_CON_QE_CSIS_DMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_CSIS_DMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_CSIS_DMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_CSIS_DMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA1_QCH_ENABLE, 0, 1, QCH_CON_QE_CSIS_DMA1_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_CSIS_DMA1_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_CSIS_DMA1_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_CSIS_DMA1_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA2_QCH_ENABLE, 0, 1, QCH_CON_QE_CSIS_DMA2_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_CSIS_DMA2_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_CSIS_DMA2_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_CSIS_DMA2_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA3_QCH_ENABLE, 0, 1, QCH_CON_QE_CSIS_DMA3_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA3_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_CSIS_DMA3_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_CSIS_DMA3_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_CSIS_DMA3_QCH),
	SFR_ACCESS(QCH_CON_QE_STRP0_QCH_ENABLE, 0, 1, QCH_CON_QE_STRP0_QCH),
	SFR_ACCESS(QCH_CON_QE_STRP0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_STRP0_QCH),
	SFR_ACCESS(QCH_CON_QE_STRP0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_STRP0_QCH),
	SFR_ACCESS(QCH_CON_QE_STRP0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_STRP0_QCH),
	SFR_ACCESS(QCH_CON_QE_STRP1_QCH_ENABLE, 0, 1, QCH_CON_QE_STRP1_QCH),
	SFR_ACCESS(QCH_CON_QE_STRP1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_STRP1_QCH),
	SFR_ACCESS(QCH_CON_QE_STRP1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_STRP1_QCH),
	SFR_ACCESS(QCH_CON_QE_STRP1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_STRP1_QCH),
	SFR_ACCESS(QCH_CON_QE_STRP2_QCH_ENABLE, 0, 1, QCH_CON_QE_STRP2_QCH),
	SFR_ACCESS(QCH_CON_QE_STRP2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_STRP2_QCH),
	SFR_ACCESS(QCH_CON_QE_STRP2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_STRP2_QCH),
	SFR_ACCESS(QCH_CON_QE_STRP2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_STRP2_QCH),
	SFR_ACCESS(QCH_CON_QE_ZSL0_QCH_ENABLE, 0, 1, QCH_CON_QE_ZSL0_QCH),
	SFR_ACCESS(QCH_CON_QE_ZSL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_ZSL0_QCH),
	SFR_ACCESS(QCH_CON_QE_ZSL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_ZSL0_QCH),
	SFR_ACCESS(QCH_CON_QE_ZSL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_ZSL0_QCH),
	SFR_ACCESS(QCH_CON_QE_ZSL1_QCH_ENABLE, 0, 1, QCH_CON_QE_ZSL1_QCH),
	SFR_ACCESS(QCH_CON_QE_ZSL1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_ZSL1_QCH),
	SFR_ACCESS(QCH_CON_QE_ZSL1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_ZSL1_QCH),
	SFR_ACCESS(QCH_CON_QE_ZSL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_ZSL1_QCH),
	SFR_ACCESS(QCH_CON_QE_ZSL2_QCH_ENABLE, 0, 1, QCH_CON_QE_ZSL2_QCH),
	SFR_ACCESS(QCH_CON_QE_ZSL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_ZSL2_QCH),
	SFR_ACCESS(QCH_CON_QE_ZSL2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_ZSL2_QCH),
	SFR_ACCESS(QCH_CON_QE_ZSL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_ZSL2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_CSIS_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_CSIS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_CSIS_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_CSIS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_CSIS_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_CSIS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_CSIS_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_CSIS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_CSIS_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_CSIS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_CSIS_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_CSIS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_CSIS_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_CSIS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_CSIS_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_CSIS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_CSIS_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_CSIS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_CSIS_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_CSIS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_CSIS_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_CSIS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_CSIS_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_CSIS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_CSIS_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_CSIS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_CSIS_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_CSIS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_CSIS_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_CSIS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_CSIS_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_CSIS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_CSIS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CSIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CSIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CSIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CSIS_QCH),
	SFR_ACCESS(QCH_CON_DISP_CMU_DISP_QCH_ENABLE, 0, 1, QCH_CON_DISP_CMU_DISP_QCH),
	SFR_ACCESS(QCH_CON_DISP_CMU_DISP_QCH_CLOCK_REQ, 1, 1, QCH_CON_DISP_CMU_DISP_QCH),
	SFR_ACCESS(QCH_CON_DISP_CMU_DISP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DISP_CMU_DISP_QCH),
	SFR_ACCESS(QCH_CON_DISP_CMU_DISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DISP_CMU_DISP_QCH),
	SFR_ACCESS(QCH_CON_DPUB_QCH_ENABLE, 0, 1, QCH_CON_DPUB_QCH),
	SFR_ACCESS(QCH_CON_DPUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_DPUB_QCH),
	SFR_ACCESS(QCH_CON_DPUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DPUB_QCH),
	SFR_ACCESS(QCH_CON_DPUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DISP_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DISP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DISP_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DISP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DISP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DISP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DISP_QCH),
	SFR_ACCESS(QCH_CON_GPC_DISP_QCH_ENABLE, 0, 1, QCH_CON_GPC_DISP_QCH),
	SFR_ACCESS(QCH_CON_GPC_DISP_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_DISP_QCH),
	SFR_ACCESS(QCH_CON_GPC_DISP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_DISP_QCH),
	SFR_ACCESS(QCH_CON_GPC_DISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_DISP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DISP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DISP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DISP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DISP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DISP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DISP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DISP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DISP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DISP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DISP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DISP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DISP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DISP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DISP_QCH),
	SFR_ACCESS(QCH_CON_DNS_QCH_00_ENABLE, 0, 1, QCH_CON_DNS_QCH_00),
	SFR_ACCESS(QCH_CON_DNS_QCH_00_CLOCK_REQ, 1, 1, QCH_CON_DNS_QCH_00),
	SFR_ACCESS(QCH_CON_DNS_QCH_00_EXPIRE_VAL, 16, 10, QCH_CON_DNS_QCH_00),
	SFR_ACCESS(QCH_CON_DNS_QCH_00_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DNS_QCH_00),
	SFR_ACCESS(QCH_CON_DNS_QCH_01_ENABLE, 0, 1, QCH_CON_DNS_QCH_01),
	SFR_ACCESS(QCH_CON_DNS_QCH_01_CLOCK_REQ, 1, 1, QCH_CON_DNS_QCH_01),
	SFR_ACCESS(QCH_CON_DNS_QCH_01_EXPIRE_VAL, 16, 10, QCH_CON_DNS_QCH_01),
	SFR_ACCESS(QCH_CON_DNS_QCH_01_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DNS_QCH_01),
	SFR_ACCESS(QCH_CON_DNS_CMU_DNS_QCH_ENABLE, 0, 1, QCH_CON_DNS_CMU_DNS_QCH),
	SFR_ACCESS(QCH_CON_DNS_CMU_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_DNS_CMU_DNS_QCH),
	SFR_ACCESS(QCH_CON_DNS_CMU_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DNS_CMU_DNS_QCH),
	SFR_ACCESS(QCH_CON_DNS_CMU_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DNS_CMU_DNS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DNS_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DNS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DNS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DNS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DNS_QCH),
	SFR_ACCESS(QCH_CON_GPC_DNS_QCH_ENABLE, 0, 1, QCH_CON_GPC_DNS_QCH),
	SFR_ACCESS(QCH_CON_GPC_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_DNS_QCH),
	SFR_ACCESS(QCH_CON_GPC_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_DNS_QCH),
	SFR_ACCESS(QCH_CON_GPC_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_CTL_ITPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_CTL_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_CTL_ITPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_CTL_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_CTL_ITPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_CTL_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_CTL_ITPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_CTL_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_IPPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_IPPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_IPPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_IPPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ITPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ITPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ITPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ITPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_IPPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_VO_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_IPPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_VO_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_IPPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_VO_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_IPPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_VO_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IPPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IPPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IPPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IPPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_MCSCDNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_MCSCDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_MCSCDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_MCSCDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_MCSCDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_MCSCDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_MCSCDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_MCSCDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_PDPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_PDPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_PDPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_PDPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_PDPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_PDPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_PDPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_PDPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_CTL_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_CTL_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_CTL_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_CTL_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_CTL_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_CTL_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_CTL_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_CTL_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF0_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF0_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF0_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF0_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF0_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF1_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF1_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF1_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF1_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF1_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF2_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF2_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF2_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF2_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF2_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_DNSGDC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF_DNSGDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_DNSGDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF_DNSGDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_DNSGDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF_DNSGDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_DNSGDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF_DNSGDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_DNSTNR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_VO_DNSTNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_DNSTNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_VO_DNSTNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_DNSTNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_VO_DNSTNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_DNSTNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_VO_DNSTNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNS_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DNS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DNS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DNS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DNS_QCH),
	SFR_ACCESS(QCH_CON_QE_DNS_QCH_ENABLE, 0, 1, QCH_CON_QE_DNS_QCH),
	SFR_ACCESS(QCH_CON_QE_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_DNS_QCH),
	SFR_ACCESS(QCH_CON_QE_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_DNS_QCH),
	SFR_ACCESS(QCH_CON_QE_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_DNS_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DNS_QCH_ENABLE, 0, 1, QCH_CON_SSMT_DNS_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_DNS_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_DNS_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_DNS_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DNS_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_DNS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNS_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DNS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNS_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DNS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNS_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DNS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNS_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_DNS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNS_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DNS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNS_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DNS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNS_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DNS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_DNS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DNS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DNS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DNS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DNS_QCH),
	SFR_ACCESS(QCH_CON_DPUF_QCH_DPU_DMA_ENABLE, 0, 1, QCH_CON_DPUF_QCH_DPU_DMA),
	SFR_ACCESS(QCH_CON_DPUF_QCH_DPU_DMA_CLOCK_REQ, 1, 1, QCH_CON_DPUF_QCH_DPU_DMA),
	SFR_ACCESS(QCH_CON_DPUF_QCH_DPU_DMA_EXPIRE_VAL, 16, 10, QCH_CON_DPUF_QCH_DPU_DMA),
	SFR_ACCESS(QCH_CON_DPUF_QCH_DPU_DMA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUF_QCH_DPU_DMA),
	SFR_ACCESS(QCH_CON_DPUF_QCH_DPU_DPP_ENABLE, 0, 1, QCH_CON_DPUF_QCH_DPU_DPP),
	SFR_ACCESS(QCH_CON_DPUF_QCH_DPU_DPP_CLOCK_REQ, 1, 1, QCH_CON_DPUF_QCH_DPU_DPP),
	SFR_ACCESS(QCH_CON_DPUF_QCH_DPU_DPP_EXPIRE_VAL, 16, 10, QCH_CON_DPUF_QCH_DPU_DPP),
	SFR_ACCESS(QCH_CON_DPUF_QCH_DPU_DPP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUF_QCH_DPU_DPP),
	SFR_ACCESS(QCH_CON_DPU_CMU_DPU_QCH_ENABLE, 0, 1, QCH_CON_DPU_CMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_DPU_CMU_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_DPU_CMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_DPU_CMU_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DPU_CMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_DPU_CMU_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_CMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPU_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_GPC_DPU_QCH_ENABLE, 0, 1, QCH_CON_GPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_GPC_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_GPC_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_GPC_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DPU0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_DPU0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DPU0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_DPU0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DPU0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_DPU0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_DPU0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DPU1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_DPU1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DPU1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_DPU1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DPU1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_DPU1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_DPU1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DPU2_QCH_ENABLE, 0, 1, QCH_CON_SSMT_DPU2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DPU2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_DPU2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DPU2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_DPU2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DPU2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_DPU2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_DPUD0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DPUD0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DPUD0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DPUD0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_DPUD0_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DPUD0_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DPUD0_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DPUD0_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_DPUD1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DPUD1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DPUD1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DPUD1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_DPUD1_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DPUD1_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DPUD1_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DPUD1_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_DPUD2_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DPUD2_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DPUD2_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DPUD2_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_DPUD2_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DPUD2_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DPUD2_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DPUD2_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_DPU_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_EH_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_EH_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_EH_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_EH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_EH_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_EH_QCH),
	SFR_ACCESS(QCH_CON_EH_QCH_ENABLE, 0, 1, QCH_CON_EH_QCH),
	SFR_ACCESS(QCH_CON_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_EH_QCH),
	SFR_ACCESS(QCH_CON_EH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_EH_QCH),
	SFR_ACCESS(QCH_CON_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_EH_QCH),
	SFR_ACCESS(QCH_CON_EH_CMU_EH_QCH_ENABLE, 0, 1, QCH_CON_EH_CMU_EH_QCH),
	SFR_ACCESS(QCH_CON_EH_CMU_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_EH_CMU_EH_QCH),
	SFR_ACCESS(QCH_CON_EH_CMU_EH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_EH_CMU_EH_QCH),
	SFR_ACCESS(QCH_CON_EH_CMU_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_EH_CMU_EH_QCH),
	SFR_ACCESS(QCH_CON_GPC_EH_QCH_ENABLE, 0, 1, QCH_CON_GPC_EH_QCH),
	SFR_ACCESS(QCH_CON_GPC_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_EH_QCH),
	SFR_ACCESS(QCH_CON_GPC_EH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_EH_QCH),
	SFR_ACCESS(QCH_CON_GPC_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_EH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_EH_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_EH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_EH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_EH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_EH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_EH_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_EH_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D_EH_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D_EH_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_EH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D_EH_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D_EH_QCH),
	SFR_ACCESS(QCH_CON_PPMU_EH_QCH_ENABLE, 0, 1, QCH_CON_PPMU_EH_QCH),
	SFR_ACCESS(QCH_CON_PPMU_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_EH_QCH),
	SFR_ACCESS(QCH_CON_PPMU_EH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_EH_QCH),
	SFR_ACCESS(QCH_CON_PPMU_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_EH_QCH),
	SFR_ACCESS(QCH_CON_QE_EH_QCH_ENABLE, 0, 1, QCH_CON_QE_EH_QCH),
	SFR_ACCESS(QCH_CON_QE_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_EH_QCH),
	SFR_ACCESS(QCH_CON_QE_EH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_EH_QCH),
	SFR_ACCESS(QCH_CON_QE_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_EH_QCH),
	SFR_ACCESS(QCH_CON_SSMT_EH_QCH_ENABLE, 0, 1, QCH_CON_SSMT_EH_QCH),
	SFR_ACCESS(QCH_CON_SSMT_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_EH_QCH),
	SFR_ACCESS(QCH_CON_SSMT_EH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_EH_QCH),
	SFR_ACCESS(QCH_CON_SSMT_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_EH_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_EH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_EH_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_EH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_EH_QCH),
	SFR_ACCESS(QCH_CON_UASC_EH_QCH_ENABLE, 0, 1, QCH_CON_UASC_EH_QCH),
	SFR_ACCESS(QCH_CON_UASC_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_EH_QCH),
	SFR_ACCESS(QCH_CON_UASC_EH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_EH_QCH),
	SFR_ACCESS(QCH_CON_UASC_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_EH_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_ENABLE, 0, 1, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_ENABLE, 0, 1, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_GPC_G2D_QCH_ENABLE, 0, 1, QCH_CON_GPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_GPC_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_GPC_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_GPC_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_ENABLE, 0, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_CLOCK_REQ, 1, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_G2D_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_G2D_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_G2D_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_G2D_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_G2D_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_G2D_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_G2D_QCH_0_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_G2D_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_G2D_QCH_0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_G2D_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_G2D_QCH_0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_G2D_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_G2D_QCH_0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_G2D_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_G2D_QCH_1_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_G2D_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_G2D_QCH_1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_G2D_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_G2D_QCH_1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_G2D_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_G2D_QCH_1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_G2D_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_G2D_QCH_0_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_G2D_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_G2D_QCH_0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_G2D_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_G2D_QCH_0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_G2D_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_G2D_QCH_0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_G2D_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_G2D_QCH_1_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_G2D_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_G2D_QCH_1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_G2D_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_G2D_QCH_1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_G2D_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_G2D_QCH_1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_G2D_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_G2D_QCH_0_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_G2D_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_G2D_QCH_0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_G2D_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_G2D_QCH_0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_G2D_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_G2D_QCH_0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_G2D_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_G2D_QCH_1_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_G2D_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_G2D_QCH_1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_G2D_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_G2D_QCH_1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_G2D_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_G2D_QCH_1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_G2D_QCH_1),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3AA_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_G3AA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_G3AA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_G3AA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_G3AA_QCH),
	SFR_ACCESS(DMYQCH_CON_G3AA_QCH_ENABLE, 0, 1, DMYQCH_CON_G3AA_QCH),
	SFR_ACCESS(DMYQCH_CON_G3AA_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_G3AA_QCH),
	SFR_ACCESS(DMYQCH_CON_G3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_G3AA_QCH),
	SFR_ACCESS(QCH_CON_G3AA_CMU_G3AA_QCH_ENABLE, 0, 1, QCH_CON_G3AA_CMU_G3AA_QCH),
	SFR_ACCESS(QCH_CON_G3AA_CMU_G3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_G3AA_CMU_G3AA_QCH),
	SFR_ACCESS(QCH_CON_G3AA_CMU_G3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G3AA_CMU_G3AA_QCH),
	SFR_ACCESS(QCH_CON_G3AA_CMU_G3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G3AA_CMU_G3AA_QCH),
	SFR_ACCESS(QCH_CON_GPC_G3AA_QCH_ENABLE, 0, 1, QCH_CON_GPC_G3AA_QCH),
	SFR_ACCESS(QCH_CON_GPC_G3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_G3AA_QCH),
	SFR_ACCESS(QCH_CON_GPC_G3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_G3AA_QCH),
	SFR_ACCESS(QCH_CON_GPC_G3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_G3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF0_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF1_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF2_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_YOTF0_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_YOTF1_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3AA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_G3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_G3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_G3AA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_G3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_G3AA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_G3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_G3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_G3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_G3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_G3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_G3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_G3AA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3AA_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G3AA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G3AA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G3AA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G3AA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3AA_QCH_ENABLE, 0, 1, QCH_CON_SSMT_G3AA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_G3AA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_G3AA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_G3AA_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3AA_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_G3AA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_G3AA_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G3AA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_G3AA_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G3AA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_G3AA_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G3AA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_G3AA_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_G3AA_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_G3AA_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G3AA_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_G3AA_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G3AA_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_G3AA_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G3AA_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_G3AA_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_G3AA_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_G3AA_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_G3AA_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_G3AA_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_G3D_QCH_ENABLE, 0, 1, QCH_CON_ADD_APBIF_G3D_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_ADD_APBIF_G3D_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ADD_APBIF_G3D_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADD_APBIF_G3D_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_G3D_QCH_ENABLE, 0, 1, DMYQCH_CON_ADD_G3D_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_G3D_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADD_G3D_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADD_G3D_QCH),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D0_G3D_ENABLE, 0, 1, QCH_CON_ASB_G3D_QCH_LH_D0_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D0_G3D_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D_QCH_LH_D0_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D0_G3D_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D_QCH_LH_D0_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D0_G3D_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D_QCH_LH_D0_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D1_G3D_ENABLE, 0, 1, QCH_CON_ASB_G3D_QCH_LH_D1_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D1_G3D_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D_QCH_LH_D1_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D1_G3D_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D_QCH_LH_D1_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D1_G3D_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D_QCH_LH_D1_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D2_G3D_ENABLE, 0, 1, QCH_CON_ASB_G3D_QCH_LH_D2_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D2_G3D_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D_QCH_LH_D2_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D2_G3D_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D_QCH_LH_D2_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D2_G3D_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D_QCH_LH_D2_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D3_G3D_ENABLE, 0, 1, QCH_CON_ASB_G3D_QCH_LH_D3_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D3_G3D_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D_QCH_LH_D3_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D3_G3D_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D_QCH_LH_D3_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D3_G3D_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D_QCH_LH_D3_G3D),
	SFR_ACCESS(QCH_CON_BUSIF_HPMG3D_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_HPMG3D_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMG3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_HPMG3D_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMG3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_HPMG3D_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMG3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_HPMG3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_ENABLE, 0, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_GPC_G3D_QCH_ENABLE, 0, 1, QCH_CON_GPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_GPC_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_GPC_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_GPC_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_GPU_QCH_ENABLE, 0, 1, QCH_CON_GPU_QCH),
	SFR_ACCESS(QCH_CON_GPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPU_QCH),
	SFR_ACCESS(QCH_CON_GPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPU_QCH),
	SFR_ACCESS(QCH_CON_GPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_INT_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_INT_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_INT_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_INT_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_INT_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_INT_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_INT_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_INT_G3D_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_UASC_G3D_QCH_ENABLE, 0, 1, QCH_CON_UASC_G3D_QCH),
	SFR_ACCESS(QCH_CON_UASC_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_G3D_QCH),
	SFR_ACCESS(QCH_CON_UASC_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_G3D_QCH),
	SFR_ACCESS(QCH_CON_UASC_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_GDC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_GDC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_GDC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_GDC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_GDC_QCH),
	SFR_ACCESS(QCH_CON_GDC0_QCH_CLK_ENABLE, 0, 1, QCH_CON_GDC0_QCH_CLK),
	SFR_ACCESS(QCH_CON_GDC0_QCH_CLK_CLOCK_REQ, 1, 1, QCH_CON_GDC0_QCH_CLK),
	SFR_ACCESS(QCH_CON_GDC0_QCH_CLK_EXPIRE_VAL, 16, 10, QCH_CON_GDC0_QCH_CLK),
	SFR_ACCESS(QCH_CON_GDC0_QCH_CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GDC0_QCH_CLK),
	SFR_ACCESS(QCH_CON_GDC0_QCH_C2CLK_ENABLE, 0, 1, QCH_CON_GDC0_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_GDC0_QCH_C2CLK_CLOCK_REQ, 1, 1, QCH_CON_GDC0_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_GDC0_QCH_C2CLK_EXPIRE_VAL, 16, 10, QCH_CON_GDC0_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_GDC0_QCH_C2CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GDC0_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_GDC1_QCH_CLK_ENABLE, 0, 1, QCH_CON_GDC1_QCH_CLK),
	SFR_ACCESS(QCH_CON_GDC1_QCH_CLK_CLOCK_REQ, 1, 1, QCH_CON_GDC1_QCH_CLK),
	SFR_ACCESS(QCH_CON_GDC1_QCH_CLK_EXPIRE_VAL, 16, 10, QCH_CON_GDC1_QCH_CLK),
	SFR_ACCESS(QCH_CON_GDC1_QCH_CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GDC1_QCH_CLK),
	SFR_ACCESS(QCH_CON_GDC1_QCH_C2CLK_ENABLE, 0, 1, QCH_CON_GDC1_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_GDC1_QCH_C2CLK_CLOCK_REQ, 1, 1, QCH_CON_GDC1_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_GDC1_QCH_C2CLK_EXPIRE_VAL, 16, 10, QCH_CON_GDC1_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_GDC1_QCH_C2CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GDC1_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_GDC_CMU_GDC_QCH_ENABLE, 0, 1, QCH_CON_GDC_CMU_GDC_QCH),
	SFR_ACCESS(QCH_CON_GDC_CMU_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GDC_CMU_GDC_QCH),
	SFR_ACCESS(QCH_CON_GDC_CMU_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GDC_CMU_GDC_QCH),
	SFR_ACCESS(QCH_CON_GDC_CMU_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GDC_CMU_GDC_QCH),
	SFR_ACCESS(QCH_CON_GPC_GDC_QCH_ENABLE, 0, 1, QCH_CON_GPC_GDC_QCH),
	SFR_ACCESS(QCH_CON_GPC_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_GDC_QCH),
	SFR_ACCESS(QCH_CON_GPC_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_GDC_QCH),
	SFR_ACCESS(QCH_CON_GPC_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_INT_GDC0GDC1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_INT_GDC0GDC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_INT_GDC0GDC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_INT_GDC0GDC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_INT_GDC0GDC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_INT_GDC0GDC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_INT_GDC0GDC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_INT_GDC0GDC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_INT_GDC1SCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_INT_GDC1SCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_INT_GDC1SCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_INT_GDC1SCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_INT_GDC1SCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_INT_GDC1SCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_INT_GDC1SCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_INT_GDC1SCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_DNSGDC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF_DNSGDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_DNSGDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF_DNSGDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_DNSGDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF_DNSGDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_DNSGDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF_DNSGDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TNRGDC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF_TNRGDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TNRGDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF_TNRGDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TNRGDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF_TNRGDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TNRGDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF_TNRGDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_TNRGDC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_VO_TNRGDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_TNRGDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_VO_TNRGDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_TNRGDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_VO_TNRGDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_TNRGDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_VO_TNRGDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_GDC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_INT_GDC0GDC1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_INT_GDC0GDC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_INT_GDC0GDC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_INT_GDC0GDC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_INT_GDC0GDC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_INT_GDC0GDC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_INT_GDC0GDC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_INT_GDC0GDC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_INT_GDC1SCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_INT_GDC1SCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_INT_GDC1SCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_INT_GDC1SCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_INT_GDC1SCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_INT_GDC1SCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_INT_GDC1SCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_INT_GDC1SCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_GDCMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_VO_GDCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_GDCMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_VO_GDCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_GDCMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_VO_GDCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_GDCMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_VO_GDCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_GDC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_GDC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_GDC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D2_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D2_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D2_GDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D2_GDC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_GDC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_GDC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D_SCSC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D_SCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D_SCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D_SCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D_SCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D_SCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D_SCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D_SCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_SCSC_QCH_ENABLE, 0, 1, QCH_CON_QE_D0_SCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_SCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D0_SCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_SCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_D0_SCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_SCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D0_SCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_SCSC_QCH_ENABLE, 0, 1, QCH_CON_QE_D1_SCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_SCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D1_SCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_SCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_D1_SCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_SCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D1_SCSC_QCH),
	SFR_ACCESS(QCH_CON_SCSC_QCH_CLK_ENABLE, 0, 1, QCH_CON_SCSC_QCH_CLK),
	SFR_ACCESS(QCH_CON_SCSC_QCH_CLK_CLOCK_REQ, 1, 1, QCH_CON_SCSC_QCH_CLK),
	SFR_ACCESS(QCH_CON_SCSC_QCH_CLK_EXPIRE_VAL, 16, 10, QCH_CON_SCSC_QCH_CLK),
	SFR_ACCESS(QCH_CON_SCSC_QCH_CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SCSC_QCH_CLK),
	SFR_ACCESS(QCH_CON_SCSC_QCH_C2CLK_ENABLE, 0, 1, QCH_CON_SCSC_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_SCSC_QCH_C2CLK_CLOCK_REQ, 1, 1, QCH_CON_SCSC_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_SCSC_QCH_C2CLK_EXPIRE_VAL, 16, 10, QCH_CON_SCSC_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_SCSC_QCH_C2CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SCSC_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_SSMT_D0_GDC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_GDC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D_SCSC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D_SCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D_SCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D_SCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D_SCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D_SCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D_SCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D_SCSC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_GDC_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_GDC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_GDC_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_GDC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_GDC_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_GDC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_GDC_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_GDC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_GDC_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_GDC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_GDC_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_GDC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_GDC_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_GDC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_GDC_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_GDC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_GDC_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_GDC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_GDC_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_GDC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_GDC_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_GDC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_GDC_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_GDC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_GDC_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_GDC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_GDC_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_GDC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_GDC_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_GDC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_GDC_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_GDC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_GDC_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_GDC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_GDC_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_GDC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_GDC_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_GDC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_GDC_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_GDC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_GDC_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_GDC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_GDC_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_GDC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_GDC_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_GDC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_GDC_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_GDC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_GDC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_GDC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_GDC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_GDC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_GDC_QCH),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DP_LINK_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DP_LINK_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DP_LINK_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DP_LINK_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_GTC_CLK_ENABLE, 0, 1, QCH_CON_DP_LINK_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_GTC_CLK_CLOCK_REQ, 1, 1, QCH_CON_DP_LINK_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_GTC_CLK_EXPIRE_VAL, 16, 10, QCH_CON_DP_LINK_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_GTC_CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DP_LINK_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_ETR_MIU_QCH_ACLK_ENABLE, 0, 1, QCH_CON_ETR_MIU_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ETR_MIU_QCH_ACLK_CLOCK_REQ, 1, 1, QCH_CON_ETR_MIU_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ETR_MIU_QCH_ACLK_EXPIRE_VAL, 16, 10, QCH_CON_ETR_MIU_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ETR_MIU_QCH_ACLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ETR_MIU_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ETR_MIU_QCH_PCLK_ENABLE, 0, 1, QCH_CON_ETR_MIU_QCH_PCLK),
	SFR_ACCESS(QCH_CON_ETR_MIU_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_ETR_MIU_QCH_PCLK),
	SFR_ACCESS(QCH_CON_ETR_MIU_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_ETR_MIU_QCH_PCLK),
	SFR_ACCESS(QCH_CON_ETR_MIU_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ETR_MIU_QCH_PCLK),
	SFR_ACCESS(QCH_CON_GPC_HSI0_QCH_ENABLE, 0, 1, QCH_CON_GPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_HSI0_CMU_HSI0_QCH_ENABLE, 0, 1, QCH_CON_HSI0_CMU_HSI0_QCH),
	SFR_ACCESS(QCH_CON_HSI0_CMU_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_HSI0_CMU_HSI0_QCH),
	SFR_ACCESS(QCH_CON_HSI0_CMU_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HSI0_CMU_HSI0_QCH),
	SFR_ACCESS(QCH_CON_HSI0_CMU_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HSI0_CMU_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_ETR_HSI0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_ETR_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_ETR_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_ETR_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_ETR_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_ETR_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_ETR_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_ETR_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AOCHSI0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_AOCHSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AOCHSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_AOCHSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AOCHSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_AOCHSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AOCHSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_AOCHSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_HSI0AOC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_HSI0AOC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_HSI0AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_HSI0AOC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_HSI0AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_HSI0AOC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_HSI0AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_HSI0AOC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI0_AOC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_HSI0_AOC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI0_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_HSI0_AOC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI0_AOC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_HSI0_AOC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI0_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_HSI0_AOC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI0_BUS0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_HSI0_BUS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI0_BUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_HSI0_BUS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI0_BUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_HSI0_BUS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI0_BUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_HSI0_BUS0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_USB_QCH_ENABLE, 0, 1, QCH_CON_SSMT_USB_QCH),
	SFR_ACCESS(QCH_CON_SSMT_USB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_USB_QCH),
	SFR_ACCESS(QCH_CON_SSMT_USB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_USB_QCH),
	SFR_ACCESS(QCH_CON_SSMT_USB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_USB_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_USB_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_USB_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_USB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_USB_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_USB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_USB_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_USB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_USB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_HSI0_QCH),
	SFR_ACCESS(QCH_CON_UASC_HSI0_CTRL_QCH_ENABLE, 0, 1, QCH_CON_UASC_HSI0_CTRL_QCH),
	SFR_ACCESS(QCH_CON_UASC_HSI0_CTRL_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_HSI0_CTRL_QCH),
	SFR_ACCESS(QCH_CON_UASC_HSI0_CTRL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_HSI0_CTRL_QCH),
	SFR_ACCESS(QCH_CON_UASC_HSI0_CTRL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_HSI0_CTRL_QCH),
	SFR_ACCESS(QCH_CON_UASC_HSI0_LINK_QCH_ENABLE, 0, 1, QCH_CON_UASC_HSI0_LINK_QCH),
	SFR_ACCESS(QCH_CON_UASC_HSI0_LINK_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_HSI0_LINK_QCH),
	SFR_ACCESS(QCH_CON_UASC_HSI0_LINK_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_HSI0_LINK_QCH),
	SFR_ACCESS(QCH_CON_UASC_HSI0_LINK_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_HSI0_LINK_QCH),
	SFR_ACCESS(DMYQCH_CON_USB31DRD_QCH_REF_ENABLE, 0, 1, DMYQCH_CON_USB31DRD_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_USB31DRD_QCH_REF_CLOCK_REQ, 1, 1, DMYQCH_CON_USB31DRD_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_USB31DRD_QCH_REF_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_USB31DRD_QCH_REF),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_CTRL_ENABLE, 0, 1, QCH_CON_USB31DRD_QCH_SLV_CTRL),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_CTRL_CLOCK_REQ, 1, 1, QCH_CON_USB31DRD_QCH_SLV_CTRL),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_CTRL_EXPIRE_VAL, 16, 10, QCH_CON_USB31DRD_QCH_SLV_CTRL),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_CTRL_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB31DRD_QCH_SLV_CTRL),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_LINK_ENABLE, 0, 1, QCH_CON_USB31DRD_QCH_SLV_LINK),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_LINK_CLOCK_REQ, 1, 1, QCH_CON_USB31DRD_QCH_SLV_LINK),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_LINK_EXPIRE_VAL, 16, 10, QCH_CON_USB31DRD_QCH_SLV_LINK),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_LINK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB31DRD_QCH_SLV_LINK),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_APB_ENABLE, 0, 1, QCH_CON_USB31DRD_QCH_APB),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_APB_CLOCK_REQ, 1, 1, QCH_CON_USB31DRD_QCH_APB),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_APB_EXPIRE_VAL, 16, 10, QCH_CON_USB31DRD_QCH_APB),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB31DRD_QCH_APB),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_PCS_ENABLE, 0, 1, QCH_CON_USB31DRD_QCH_PCS),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_PCS_CLOCK_REQ, 1, 1, QCH_CON_USB31DRD_QCH_PCS),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_PCS_EXPIRE_VAL, 16, 10, QCH_CON_USB31DRD_QCH_PCS),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_PCS_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB31DRD_QCH_PCS),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_DBG_ENABLE, 0, 1, QCH_CON_USB31DRD_QCH_DBG),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_DBG_CLOCK_REQ, 1, 1, QCH_CON_USB31DRD_QCH_DBG),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_DBG_EXPIRE_VAL, 16, 10, QCH_CON_USB31DRD_QCH_DBG),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB31DRD_QCH_DBG),
	SFR_ACCESS(DMYQCH_CON_USB31DRD_QCH_ENABLE, 0, 1, DMYQCH_CON_USB31DRD_QCH),
	SFR_ACCESS(DMYQCH_CON_USB31DRD_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_USB31DRD_QCH),
	SFR_ACCESS(DMYQCH_CON_USB31DRD_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_USB31DRD_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI1_QCH_ENABLE, 0, 1, QCH_CON_GPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI1_QCH_ENABLE, 0, 1, QCH_CON_GPIO_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_HSI1_QCH),
	SFR_ACCESS(QCH_CON_HSI1_CMU_HSI1_QCH_ENABLE, 0, 1, QCH_CON_HSI1_CMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_HSI1_CMU_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_HSI1_CMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_HSI1_CMU_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HSI1_CMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_HSI1_CMU_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HSI1_CMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI1_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_DBG_1_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_0_QCH_DBG_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_DBG_1_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_0_QCH_DBG_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_DBG_1_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_0_QCH_DBG_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_DBG_1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_0_QCH_DBG_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_AXI_1_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_0_QCH_AXI_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_AXI_1_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_0_QCH_AXI_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_AXI_1_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_0_QCH_AXI_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_AXI_1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_0_QCH_AXI_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_APB_1_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_0_QCH_APB_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_APB_1_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_0_QCH_APB_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_APB_1_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_0_QCH_APB_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_APB_1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_0_QCH_APB_1),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1_ENABLE, 0, 1, DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1_CLOCK_REQ, 1, 1, DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_DBG_2_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_0_QCH_DBG_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_DBG_2_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_0_QCH_DBG_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_DBG_2_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_0_QCH_DBG_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_DBG_2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_0_QCH_DBG_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_AXI_2_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_0_QCH_AXI_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_AXI_2_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_0_QCH_AXI_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_AXI_2_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_0_QCH_AXI_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_AXI_2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_0_QCH_AXI_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_APB_2_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_0_QCH_APB_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_APB_2_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_0_QCH_APB_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_APB_2_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_0_QCH_APB_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_APB_2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_0_QCH_APB_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_UDBG_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_0_QCH_UDBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_UDBG_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_0_QCH_UDBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_UDBG_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_0_QCH_UDBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_UDBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_0_QCH_UDBG),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN4_0_QCH_ENABLE, 0, 1, DMYQCH_CON_PCIE_GEN4_0_QCH),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN4_0_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PCIE_GEN4_0_QCH),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN4_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PCIE_GEN4_0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4A_0_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN4A_0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4A_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN4A_0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4A_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_IA_GEN4A_0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4A_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN4A_0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4B_0_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN4B_0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4B_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN4B_0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4B_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_IA_GEN4B_0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4B_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN4B_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_ENABLE, 0, 1, QCH_CON_QE_PCIE_GEN4A_HSI1_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PCIE_GEN4A_HSI1_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PCIE_GEN4A_HSI1_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PCIE_GEN4A_HSI1_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_ENABLE, 0, 1, QCH_CON_QE_PCIE_GEN4B_HSI1_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PCIE_GEN4B_HSI1_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PCIE_GEN4B_HSI1_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PCIE_GEN4B_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_HSI1_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_HSI1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_ENABLE, 0, 1, QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_ENABLE, 0, 1, QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_ENABLE, 0, 1, QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_ENABLE, 0, 1, QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI2_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI2_QCH_ENABLE, 0, 1, QCH_CON_GPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI2_QCH_ENABLE, 0, 1, QCH_CON_GPIO_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_HSI2_QCH),
	SFR_ACCESS(QCH_CON_HSI2_CMU_HSI2_QCH_ENABLE, 0, 1, QCH_CON_HSI2_CMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_HSI2_CMU_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_HSI2_CMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_HSI2_CMU_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HSI2_CMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_HSI2_CMU_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HSI2_CMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI2_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI2_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_ENABLE, 0, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_CLOCK_REQ, 1, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_AXI_1_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_1_QCH_AXI_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_AXI_1_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_1_QCH_AXI_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_AXI_1_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_1_QCH_AXI_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_AXI_1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_1_QCH_AXI_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_APB_1_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_1_QCH_APB_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_APB_1_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_1_QCH_APB_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_APB_1_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_1_QCH_APB_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_APB_1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_1_QCH_APB_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_DBG_1_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_1_QCH_DBG_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_DBG_1_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_1_QCH_DBG_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_DBG_1_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_1_QCH_DBG_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_DBG_1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_1_QCH_DBG_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN4_1_QCH_SCLK_1_ENABLE, 0, 1, DMYQCH_CON_PCIE_GEN4_1_QCH_SCLK_1),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN4_1_QCH_SCLK_1_CLOCK_REQ, 1, 1, DMYQCH_CON_PCIE_GEN4_1_QCH_SCLK_1),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN4_1_QCH_SCLK_1_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PCIE_GEN4_1_QCH_SCLK_1),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_AXI_2_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_1_QCH_AXI_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_AXI_2_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_1_QCH_AXI_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_AXI_2_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_1_QCH_AXI_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_AXI_2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_1_QCH_AXI_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_DBG_2_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_1_QCH_DBG_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_DBG_2_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_1_QCH_DBG_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_DBG_2_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_1_QCH_DBG_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_DBG_2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_1_QCH_DBG_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_APB_2_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_1_QCH_APB_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_APB_2_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_1_QCH_APB_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_APB_2_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_1_QCH_APB_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_APB_2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_1_QCH_APB_2),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_UDBG_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_1_QCH_UDBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_UDBG_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_1_QCH_UDBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_UDBG_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_1_QCH_UDBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_UDBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_1_QCH_UDBG),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4A_1_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN4A_1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4A_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN4A_1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4A_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_IA_GEN4A_1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4A_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN4A_1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4B_1_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN4B_1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4B_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN4B_1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4B_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_IA_GEN4B_1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4B_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN4B_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_MMC_CARD_HSI2_QCH_ENABLE, 0, 1, QCH_CON_QE_MMC_CARD_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_MMC_CARD_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_MMC_CARD_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_MMC_CARD_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_MMC_CARD_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_MMC_CARD_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_MMC_CARD_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_ENABLE, 0, 1, QCH_CON_QE_PCIE_GEN4A_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PCIE_GEN4A_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PCIE_GEN4A_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PCIE_GEN4A_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_ENABLE, 0, 1, QCH_CON_QE_PCIE_GEN4B_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PCIE_GEN4B_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PCIE_GEN4B_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PCIE_GEN4B_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_UFS_EMBD_HSI2_QCH_ENABLE, 0, 1, QCH_CON_QE_UFS_EMBD_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_UFS_EMBD_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_UFS_EMBD_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_UFS_EMBD_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_UFS_EMBD_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_UFS_EMBD_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_UFS_EMBD_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI2_QCH_ENABLE, 0, 1, QCH_CON_SSMT_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_HSI2_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI2_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_HSI2_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_ENABLE, 0, 1, QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_ENABLE, 0, 1, QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_ENABLE, 0, 1, QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_ENABLE, 0, 1, QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_ENABLE, 0, 1, QCH_CON_UFS_EMBD_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_CLOCK_REQ, 1, 1, QCH_CON_UFS_EMBD_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UFS_EMBD_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UFS_EMBD_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_FMP_ENABLE, 0, 1, QCH_CON_UFS_EMBD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_FMP_CLOCK_REQ, 1, 1, QCH_CON_UFS_EMBD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_FMP_EXPIRE_VAL, 16, 10, QCH_CON_UFS_EMBD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_FMP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UFS_EMBD_QCH_FMP),
	SFR_ACCESS(QCH_CON_D_TZPC_IPP_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_IPP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_IPP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_IPP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_IPP_QCH),
	SFR_ACCESS(QCH_CON_GPC_IPP_QCH_ENABLE, 0, 1, QCH_CON_GPC_IPP_QCH),
	SFR_ACCESS(QCH_CON_GPC_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_IPP_QCH),
	SFR_ACCESS(QCH_CON_GPC_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_IPP_QCH),
	SFR_ACCESS(QCH_CON_GPC_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_IPP_QCH),
	SFR_ACCESS(QCH_CON_IPP_CMU_IPP_QCH_ENABLE, 0, 1, QCH_CON_IPP_CMU_IPP_QCH),
	SFR_ACCESS(QCH_CON_IPP_CMU_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_IPP_CMU_IPP_QCH),
	SFR_ACCESS(QCH_CON_IPP_CMU_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_IPP_CMU_IPP_QCH),
	SFR_ACCESS(QCH_CON_IPP_CMU_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IPP_CMU_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_PDPIPP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF0_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_PDPIPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF0_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_PDPIPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF0_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_PDPIPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF0_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_PDPIPP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF1_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_PDPIPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF1_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_PDPIPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF1_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_PDPIPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF1_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_PDPIPP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF2_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_PDPIPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF2_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_PDPIPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF2_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_PDPIPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF2_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_PDPIPP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_VO_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_PDPIPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_VO_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_PDPIPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_VO_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_PDPIPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_VO_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IPP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_IPPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_IPPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_IPPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_IPPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_IPPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_VO_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_IPPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_VO_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_IPPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_VO_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_IPPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_VO_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IPP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IPPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IPPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IPPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IPPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_IPP_QCH_ENABLE, 0, 1, QCH_CON_PPMU_IPP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_IPP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_IPP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_IPP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MSA_QCH_ENABLE, 0, 1, QCH_CON_PPMU_MSA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_MSA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MSA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_MSA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_MSA_QCH),
	SFR_ACCESS(QCH_CON_QE_ALIGN0_QCH_ENABLE, 0, 1, QCH_CON_QE_ALIGN0_QCH),
	SFR_ACCESS(QCH_CON_QE_ALIGN0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_ALIGN0_QCH),
	SFR_ACCESS(QCH_CON_QE_ALIGN0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_ALIGN0_QCH),
	SFR_ACCESS(QCH_CON_QE_ALIGN0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_ALIGN0_QCH),
	SFR_ACCESS(QCH_CON_QE_ALIGN1_QCH_ENABLE, 0, 1, QCH_CON_QE_ALIGN1_QCH),
	SFR_ACCESS(QCH_CON_QE_ALIGN1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_ALIGN1_QCH),
	SFR_ACCESS(QCH_CON_QE_ALIGN1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_ALIGN1_QCH),
	SFR_ACCESS(QCH_CON_QE_ALIGN1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_ALIGN1_QCH),
	SFR_ACCESS(QCH_CON_QE_ALIGN2_QCH_ENABLE, 0, 1, QCH_CON_QE_ALIGN2_QCH),
	SFR_ACCESS(QCH_CON_QE_ALIGN2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_ALIGN2_QCH),
	SFR_ACCESS(QCH_CON_QE_ALIGN2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_ALIGN2_QCH),
	SFR_ACCESS(QCH_CON_QE_ALIGN2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_ALIGN2_QCH),
	SFR_ACCESS(QCH_CON_QE_ALIGN3_QCH_ENABLE, 0, 1, QCH_CON_QE_ALIGN3_QCH),
	SFR_ACCESS(QCH_CON_QE_ALIGN3_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_ALIGN3_QCH),
	SFR_ACCESS(QCH_CON_QE_ALIGN3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_ALIGN3_QCH),
	SFR_ACCESS(QCH_CON_QE_ALIGN3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_ALIGN3_QCH),
	SFR_ACCESS(QCH_CON_QE_ALN_STAT_QCH_ENABLE, 0, 1, QCH_CON_QE_ALN_STAT_QCH),
	SFR_ACCESS(QCH_CON_QE_ALN_STAT_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_ALN_STAT_QCH),
	SFR_ACCESS(QCH_CON_QE_ALN_STAT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_ALN_STAT_QCH),
	SFR_ACCESS(QCH_CON_QE_ALN_STAT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_ALN_STAT_QCH),
	SFR_ACCESS(QCH_CON_QE_FDPIG_QCH_ENABLE, 0, 1, QCH_CON_QE_FDPIG_QCH),
	SFR_ACCESS(QCH_CON_QE_FDPIG_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_FDPIG_QCH),
	SFR_ACCESS(QCH_CON_QE_FDPIG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_FDPIG_QCH),
	SFR_ACCESS(QCH_CON_QE_FDPIG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_FDPIG_QCH),
	SFR_ACCESS(QCH_CON_QE_RGBH0_QCH_ENABLE, 0, 1, QCH_CON_QE_RGBH0_QCH),
	SFR_ACCESS(QCH_CON_QE_RGBH0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_RGBH0_QCH),
	SFR_ACCESS(QCH_CON_QE_RGBH0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_RGBH0_QCH),
	SFR_ACCESS(QCH_CON_QE_RGBH0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_RGBH0_QCH),
	SFR_ACCESS(QCH_CON_QE_RGBH1_QCH_ENABLE, 0, 1, QCH_CON_QE_RGBH1_QCH),
	SFR_ACCESS(QCH_CON_QE_RGBH1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_RGBH1_QCH),
	SFR_ACCESS(QCH_CON_QE_RGBH1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_RGBH1_QCH),
	SFR_ACCESS(QCH_CON_QE_RGBH1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_RGBH1_QCH),
	SFR_ACCESS(QCH_CON_QE_RGBH2_QCH_ENABLE, 0, 1, QCH_CON_QE_RGBH2_QCH),
	SFR_ACCESS(QCH_CON_QE_RGBH2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_RGBH2_QCH),
	SFR_ACCESS(QCH_CON_QE_RGBH2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_RGBH2_QCH),
	SFR_ACCESS(QCH_CON_QE_RGBH2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_RGBH2_QCH),
	SFR_ACCESS(QCH_CON_QE_THSTAT_QCH_ENABLE, 0, 1, QCH_CON_QE_THSTAT_QCH),
	SFR_ACCESS(QCH_CON_QE_THSTAT_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_THSTAT_QCH),
	SFR_ACCESS(QCH_CON_QE_THSTAT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_THSTAT_QCH),
	SFR_ACCESS(QCH_CON_QE_THSTAT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_THSTAT_QCH),
	SFR_ACCESS(QCH_CON_QE_TNR_MSA0_QCH_ENABLE, 0, 1, QCH_CON_QE_TNR_MSA0_QCH),
	SFR_ACCESS(QCH_CON_QE_TNR_MSA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_TNR_MSA0_QCH),
	SFR_ACCESS(QCH_CON_QE_TNR_MSA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_TNR_MSA0_QCH),
	SFR_ACCESS(QCH_CON_QE_TNR_MSA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_TNR_MSA0_QCH),
	SFR_ACCESS(QCH_CON_QE_TNR_MSA1_QCH_ENABLE, 0, 1, QCH_CON_QE_TNR_MSA1_QCH),
	SFR_ACCESS(QCH_CON_QE_TNR_MSA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_TNR_MSA1_QCH),
	SFR_ACCESS(QCH_CON_QE_TNR_MSA1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_TNR_MSA1_QCH),
	SFR_ACCESS(QCH_CON_QE_TNR_MSA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_TNR_MSA1_QCH),
	SFR_ACCESS(QCH_CON_SIPU_IPP_QCH_ENABLE, 0, 1, QCH_CON_SIPU_IPP_QCH),
	SFR_ACCESS(QCH_CON_SIPU_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SIPU_IPP_QCH),
	SFR_ACCESS(QCH_CON_SIPU_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SIPU_IPP_QCH),
	SFR_ACCESS(QCH_CON_SIPU_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SIPU_IPP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALIGN0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_ALIGN0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALIGN0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_ALIGN0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALIGN0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_ALIGN0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALIGN0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_ALIGN0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALIGN1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_ALIGN1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALIGN1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_ALIGN1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALIGN1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_ALIGN1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALIGN1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_ALIGN1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALIGN2_QCH_ENABLE, 0, 1, QCH_CON_SSMT_ALIGN2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALIGN2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_ALIGN2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALIGN2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_ALIGN2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALIGN2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_ALIGN2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALIGN3_QCH_ENABLE, 0, 1, QCH_CON_SSMT_ALIGN3_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALIGN3_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_ALIGN3_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALIGN3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_ALIGN3_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALIGN3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_ALIGN3_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALN_STAT_QCH_ENABLE, 0, 1, QCH_CON_SSMT_ALN_STAT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALN_STAT_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_ALN_STAT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALN_STAT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_ALN_STAT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_ALN_STAT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_ALN_STAT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_FDPIG_QCH_ENABLE, 0, 1, QCH_CON_SSMT_FDPIG_QCH),
	SFR_ACCESS(QCH_CON_SSMT_FDPIG_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_FDPIG_QCH),
	SFR_ACCESS(QCH_CON_SSMT_FDPIG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_FDPIG_QCH),
	SFR_ACCESS(QCH_CON_SSMT_FDPIG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_FDPIG_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RGBH0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_RGBH0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RGBH0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_RGBH0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RGBH0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_RGBH0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RGBH0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_RGBH0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RGBH1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_RGBH1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RGBH1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_RGBH1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RGBH1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_RGBH1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RGBH1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_RGBH1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RGBH2_QCH_ENABLE, 0, 1, QCH_CON_SSMT_RGBH2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RGBH2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_RGBH2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RGBH2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_RGBH2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RGBH2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_RGBH2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_THSTAT_QCH_ENABLE, 0, 1, QCH_CON_SSMT_THSTAT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_THSTAT_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_THSTAT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_THSTAT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_THSTAT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_THSTAT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_THSTAT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_TNR_MSA0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_TNR_MSA0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_TNR_MSA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_TNR_MSA0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_TNR_MSA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_TNR_MSA0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_TNR_MSA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_TNR_MSA0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_TNR_MSA1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_TNR_MSA1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_TNR_MSA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_TNR_MSA1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_TNR_MSA1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_TNR_MSA1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_TNR_MSA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_TNR_MSA1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_IPP_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_IPP_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_IPP_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_IPP_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_IPP_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_IPP_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_IPP_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_IPP_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_IPP_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_IPP_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_IPP_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_IPP_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_IPP_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_IPP_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_IPP_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_IPP_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_IPP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_IPP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_IPP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_IPP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_IPP_QCH),
	SFR_ACCESS(QCH_CON_TNR_A_QCH_ENABLE, 0, 1, QCH_CON_TNR_A_QCH),
	SFR_ACCESS(QCH_CON_TNR_A_QCH_CLOCK_REQ, 1, 1, QCH_CON_TNR_A_QCH),
	SFR_ACCESS(QCH_CON_TNR_A_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TNR_A_QCH),
	SFR_ACCESS(QCH_CON_TNR_A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TNR_A_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ITP_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_ITP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_ITP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_ITP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_ITP_QCH),
	SFR_ACCESS(QCH_CON_GPC_ITP_QCH_ENABLE, 0, 1, QCH_CON_GPC_ITP_QCH),
	SFR_ACCESS(QCH_CON_GPC_ITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_ITP_QCH),
	SFR_ACCESS(QCH_CON_GPC_ITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_ITP_QCH),
	SFR_ACCESS(QCH_CON_GPC_ITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_ITP_QCH),
	SFR_ACCESS(QCH_CON_ITP_QCH_ENABLE, 0, 1, QCH_CON_ITP_QCH),
	SFR_ACCESS(QCH_CON_ITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_ITP_QCH),
	SFR_ACCESS(QCH_CON_ITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ITP_QCH),
	SFR_ACCESS(QCH_CON_ITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ITP_QCH),
	SFR_ACCESS(QCH_CON_ITP_CMU_ITP_QCH_ENABLE, 0, 1, QCH_CON_ITP_CMU_ITP_QCH),
	SFR_ACCESS(QCH_CON_ITP_CMU_ITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_ITP_CMU_ITP_QCH),
	SFR_ACCESS(QCH_CON_ITP_CMU_ITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ITP_CMU_ITP_QCH),
	SFR_ACCESS(QCH_CON_ITP_CMU_ITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ITP_CMU_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_CTL_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_CTL_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_CTL_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_CTL_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_CTL_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_CTL_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_CTL_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_CTL_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF0_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF0_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF0_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF0_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF1_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF1_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF1_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF1_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF2_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF2_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF2_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF2_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ITP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_CTL_ITPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_CTL_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_CTL_ITPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_CTL_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_CTL_ITPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_CTL_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_CTL_ITPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_CTL_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ITPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ITPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ITPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ITPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ITP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_ITP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_ITP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_ITP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_ITP_QCH),
	SFR_ACCESS(QCH_CON_C2R_MCSC_QCH_ENABLE, 0, 1, QCH_CON_C2R_MCSC_QCH),
	SFR_ACCESS(QCH_CON_C2R_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_C2R_MCSC_QCH),
	SFR_ACCESS(QCH_CON_C2R_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_C2R_MCSC_QCH),
	SFR_ACCESS(QCH_CON_C2R_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_C2R_MCSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MCSC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MCSC_QCH_ENABLE, 0, 1, QCH_CON_GPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_ITSC_QCH_CLK_ENABLE, 0, 1, QCH_CON_ITSC_QCH_CLK),
	SFR_ACCESS(QCH_CON_ITSC_QCH_CLK_CLOCK_REQ, 1, 1, QCH_CON_ITSC_QCH_CLK),
	SFR_ACCESS(QCH_CON_ITSC_QCH_CLK_EXPIRE_VAL, 16, 10, QCH_CON_ITSC_QCH_CLK),
	SFR_ACCESS(QCH_CON_ITSC_QCH_CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ITSC_QCH_CLK),
	SFR_ACCESS(QCH_CON_ITSC_QCH_C2_ENABLE, 0, 1, QCH_CON_ITSC_QCH_C2),
	SFR_ACCESS(QCH_CON_ITSC_QCH_C2_CLOCK_REQ, 1, 1, QCH_CON_ITSC_QCH_C2),
	SFR_ACCESS(QCH_CON_ITSC_QCH_C2_EXPIRE_VAL, 16, 10, QCH_CON_ITSC_QCH_C2),
	SFR_ACCESS(QCH_CON_ITSC_QCH_C2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ITSC_QCH_C2),
	SFR_ACCESS(QCH_CON_LHM_AST_INT_ITSCMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_INT_ITSCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_INT_ITSCMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_INT_ITSCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_INT_ITSCMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_INT_ITSCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_INT_ITSCMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_INT_ITSCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF0_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF1_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF2_DNSMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TNRMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF_TNRMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TNRMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF_TNRMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TNRMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF_TNRMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TNRMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF_TNRMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_GDCMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_VO_GDCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_GDCMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_VO_GDCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_GDCMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_VO_GDCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_GDCMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_VO_GDCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_INT_ITSCMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_INT_ITSCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_INT_ITSCMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_INT_ITSCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_INT_ITSCMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_INT_ITSCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_INT_ITSCMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_INT_ITSCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_MCSCTNR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF_MCSCTNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_MCSCTNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF_MCSCTNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_MCSCTNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF_MCSCTNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_MCSCTNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF_MCSCTNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_VO_MCSCCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_VO_MCSCCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_VO_MCSCCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_VO_MCSCCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_MCSCDNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_MCSCDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_MCSCDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_MCSCDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_MCSCDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_MCSCDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_MCSCDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_MCSCDNS_QCH),
	SFR_ACCESS(QCH_CON_MCSC_QCH_CLK_ENABLE, 0, 1, QCH_CON_MCSC_QCH_CLK),
	SFR_ACCESS(QCH_CON_MCSC_QCH_CLK_CLOCK_REQ, 1, 1, QCH_CON_MCSC_QCH_CLK),
	SFR_ACCESS(QCH_CON_MCSC_QCH_CLK_EXPIRE_VAL, 16, 10, QCH_CON_MCSC_QCH_CLK),
	SFR_ACCESS(QCH_CON_MCSC_QCH_CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCSC_QCH_CLK),
	SFR_ACCESS(QCH_CON_MCSC_QCH_C2CLK_ENABLE, 0, 1, QCH_CON_MCSC_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_MCSC_QCH_C2CLK_CLOCK_REQ, 1, 1, QCH_CON_MCSC_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_MCSC_QCH_C2CLK_EXPIRE_VAL, 16, 10, QCH_CON_MCSC_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_MCSC_QCH_C2CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCSC_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_MCSC_CMU_MCSC_QCH_ENABLE, 0, 1, QCH_CON_MCSC_CMU_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_CMU_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MCSC_CMU_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_CMU_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MCSC_CMU_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_CMU_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCSC_CMU_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_ITSC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_ITSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_ITSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_ITSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_ITSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D0_ITSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_ITSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_ITSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MCSC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_ITSC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_ITSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_ITSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_ITSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_ITSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D1_ITSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_ITSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_ITSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MCSC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_MCSC_QCH_ENABLE, 0, 1, QCH_CON_QE_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_ITSC_QCH_ENABLE, 0, 1, QCH_CON_QE_D1_ITSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_ITSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D1_ITSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_ITSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_D1_ITSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_ITSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D1_ITSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_MCSC_QCH_ENABLE, 0, 1, QCH_CON_QE_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_ITSC_QCH_ENABLE, 0, 1, QCH_CON_QE_D2_ITSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_ITSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D2_ITSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_ITSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_D2_ITSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_ITSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D2_ITSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_MCSC_QCH_ENABLE, 0, 1, QCH_CON_QE_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D3_MCSC_QCH_ENABLE, 0, 1, QCH_CON_QE_D3_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D3_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D3_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D3_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_D3_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D3_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D3_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_MCSC_QCH_ENABLE, 0, 1, QCH_CON_QE_D4_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D4_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_D4_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D4_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_ITSC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_ITSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_ITSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_ITSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_ITSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D0_ITSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_ITSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_ITSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MCSC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_ITSC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_ITSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_ITSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_ITSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_ITSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D1_ITSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_ITSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_ITSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_MCSC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MCSC_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MCSC_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MCSC_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MCSC_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MCSC_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MCSC_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MCSC_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MCSC_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MCSC_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MCSC_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MCSC_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MCSC_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MCSC_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MCSC_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MCSC_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MCSC_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_MCSC_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_MCSC_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_MCSC_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_MCSC_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_MCSC_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_MCSC_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_MCSC_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_MCSC_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_MCSC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MCSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MFC_QCH_ENABLE, 0, 1, QCH_CON_GPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_ENABLE, 0, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_ENABLE, 0, 1, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MFC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MFC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MFC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_MFC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MFC_QCH_0_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_MFC_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MFC_QCH_0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_MFC_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MFC_QCH_0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_MFC_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MFC_QCH_0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_MFC_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MFC_QCH_1_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_MFC_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MFC_QCH_1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_MFC_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MFC_QCH_1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_MFC_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MFC_QCH_1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_MFC_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MFC_QCH_0_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_MFC_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MFC_QCH_0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_MFC_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MFC_QCH_0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_MFC_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MFC_QCH_0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_MFC_QCH_0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MFC_QCH_1_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_MFC_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MFC_QCH_1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_MFC_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MFC_QCH_1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_MFC_QCH_1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MFC_QCH_1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_MFC_QCH_1),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DDRPHY_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DDRPHY_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DDRPHY_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DDRPHY_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMC_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMC_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMC_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMC_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_ENABLE, 0, 1, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_GEN_WREN_SECURE_QCH_ENABLE, 0, 1, QCH_CON_GEN_WREN_SECURE_QCH),
	SFR_ACCESS(QCH_CON_GEN_WREN_SECURE_QCH_CLOCK_REQ, 1, 1, QCH_CON_GEN_WREN_SECURE_QCH),
	SFR_ACCESS(QCH_CON_GEN_WREN_SECURE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GEN_WREN_SECURE_QCH),
	SFR_ACCESS(QCH_CON_GEN_WREN_SECURE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GEN_WREN_SECURE_QCH),
	SFR_ACCESS(QCH_CON_GPC_MIF_QCH_ENABLE, 0, 1, QCH_CON_GPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_GPC_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_GPC_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_GPC_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_ENABLE, 0, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_ENABLE, 0, 1, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_ENABLE, 0, 1, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_CLOCK_REQ, 1, 1, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MISC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MISC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MISC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MISC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_MISC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MISC_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_ENABLE, 0, 1, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MISC_QCH_ENABLE, 0, 1, QCH_CON_GPC_MISC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_MISC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MISC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_MISC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ICC_CPUGIC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_ICC_CPUGIC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ICC_CPUGIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_ICC_CPUGIC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ICC_CPUGIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_ICC_CPUGIC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ICC_CPUGIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_ICC_CPUGIC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SSS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_GIC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_GIC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_GIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_GIC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_GIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_GIC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_GIC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MISC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MISC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_MISC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_MISC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D_MISC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_IRI_GICCPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_IRI_GICCPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_IRI_GICCPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_IRI_GICCPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_IRI_GICCPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_IRI_GICCPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_IRI_GICCPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_IRI_GICCPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_SSS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_ENABLE, 0, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_CLOCK_REQ, 1, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MISC_CMU_MISC_QCH_ENABLE, 0, 1, QCH_CON_MISC_CMU_MISC_QCH),
	SFR_ACCESS(QCH_CON_MISC_CMU_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MISC_CMU_MISC_QCH),
	SFR_ACCESS(QCH_CON_MISC_CMU_MISC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MISC_CMU_MISC_QCH),
	SFR_ACCESS(QCH_CON_MISC_CMU_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MISC_CMU_MISC_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BISR_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BISR_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BISR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BISR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_PDMA_QCH_ENABLE, 0, 1, QCH_CON_PDMA_QCH),
	SFR_ACCESS(QCH_CON_PDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_PDMA_QCH),
	SFR_ACCESS(QCH_CON_PDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PDMA_QCH),
	SFR_ACCESS(QCH_CON_PDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PDMA_QCH),
	SFR_ACCESS(DMYQCH_CON_PPMU_DMA_QCH_ENABLE, 0, 1, DMYQCH_CON_PPMU_DMA_QCH),
	SFR_ACCESS(DMYQCH_CON_PPMU_DMA_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PPMU_DMA_QCH),
	SFR_ACCESS(DMYQCH_CON_PPMU_DMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PPMU_DMA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MISC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_MISC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_MISC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MISC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_MISC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_MISC_QCH),
	SFR_ACCESS(DMYQCH_CON_PUF_QCH_ENABLE, 0, 1, DMYQCH_CON_PUF_QCH),
	SFR_ACCESS(DMYQCH_CON_PUF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PUF_QCH),
	SFR_ACCESS(DMYQCH_CON_PUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PUF_QCH),
	SFR_ACCESS(QCH_CON_QE_DIT_QCH_ENABLE, 0, 1, QCH_CON_QE_DIT_QCH),
	SFR_ACCESS(QCH_CON_QE_DIT_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_DIT_QCH),
	SFR_ACCESS(QCH_CON_QE_DIT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_DIT_QCH),
	SFR_ACCESS(QCH_CON_QE_DIT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_DIT_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA_QCH_ENABLE, 0, 1, QCH_CON_QE_PDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_PPMU_DMA_QCH_ENABLE, 0, 1, QCH_CON_QE_PPMU_DMA_QCH),
	SFR_ACCESS(QCH_CON_QE_PPMU_DMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PPMU_DMA_QCH),
	SFR_ACCESS(QCH_CON_QE_PPMU_DMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PPMU_DMA_QCH),
	SFR_ACCESS(QCH_CON_QE_PPMU_DMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PPMU_DMA_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_ENABLE, 0, 1, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA_QCH_ENABLE, 0, 1, QCH_CON_QE_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_SSS_QCH_ENABLE, 0, 1, QCH_CON_QE_SSS_QCH),
	SFR_ACCESS(QCH_CON_QE_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_SSS_QCH),
	SFR_ACCESS(QCH_CON_QE_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_SSS_QCH),
	SFR_ACCESS(QCH_CON_QE_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_SSS_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_ENABLE, 0, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_QCH_ENABLE, 0, 1, QCH_CON_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DIT_QCH_ENABLE, 0, 1, QCH_CON_SSMT_DIT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DIT_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_DIT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DIT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_DIT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DIT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_DIT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PDMA_QCH_ENABLE, 0, 1, QCH_CON_SSMT_PDMA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_PDMA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_PDMA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_PDMA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PPMU_DMA_QCH_ENABLE, 0, 1, QCH_CON_SSMT_PPMU_DMA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PPMU_DMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_PPMU_DMA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PPMU_DMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_PPMU_DMA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PPMU_DMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_PPMU_DMA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RTIC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_RTIC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RTIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_RTIC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RTIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_RTIC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RTIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_RTIC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SPDMA_QCH_ENABLE, 0, 1, QCH_CON_SSMT_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SPDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SPDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SPDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SSS_QCH_ENABLE, 0, 1, QCH_CON_SSMT_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_ENABLE, 0, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MISC_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_MISC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_MISC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MISC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_MISC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_MISC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_SSS_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_SSS_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_SSS_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_SSS_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_SSS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MISC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MISC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MISC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MISC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MISC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MISC_QCH),
	SFR_ACCESS(QCH_CON_TMU_SUB_QCH_ENABLE, 0, 1, QCH_CON_TMU_SUB_QCH),
	SFR_ACCESS(QCH_CON_TMU_SUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_TMU_SUB_QCH),
	SFR_ACCESS(QCH_CON_TMU_SUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TMU_SUB_QCH),
	SFR_ACCESS(QCH_CON_TMU_SUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TMU_SUB_QCH),
	SFR_ACCESS(QCH_CON_TMU_TOP_QCH_ENABLE, 0, 1, QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(QCH_CON_TMU_TOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(QCH_CON_TMU_TOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(QCH_CON_TMU_TOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER1_QCH_ENABLE, 0, 1, QCH_CON_WDT_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER1_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PDP_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_PDP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PDP_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_PDP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PDP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_PDP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PDP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_PDP_QCH),
	SFR_ACCESS(QCH_CON_GPC_PDP_QCH_ENABLE, 0, 1, QCH_CON_GPC_PDP_QCH),
	SFR_ACCESS(QCH_CON_GPC_PDP_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_PDP_QCH),
	SFR_ACCESS(QCH_CON_GPC_PDP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_PDP_QCH),
	SFR_ACCESS(QCH_CON_GPC_PDP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_PDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_CSISPDP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF0_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_CSISPDP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF0_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_CSISPDP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF0_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_CSISPDP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF0_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_CSISPDP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF1_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_CSISPDP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF1_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_CSISPDP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF1_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_CSISPDP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF1_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_CSISPDP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF2_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_CSISPDP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF2_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_CSISPDP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF2_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_CSISPDP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF2_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_CSISPDP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_VO_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_CSISPDP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_VO_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_CSISPDP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_VO_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_CSISPDP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_VO_CSISPDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PDP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_PDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PDP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_PDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PDP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_PDP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PDP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_PDP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF0_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF0_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_PDPIPP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF0_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_PDPIPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF0_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_PDPIPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF0_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_PDPIPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF0_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF1_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF1_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_PDPIPP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF1_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_PDPIPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF1_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_PDPIPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF1_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_PDPIPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF1_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF2_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF2_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_PDPIPP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF2_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_PDPIPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF2_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_PDPIPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF2_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_PDPIPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF2_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_PDPIPP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_VO_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_PDPIPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_VO_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_PDPIPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_VO_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_PDPIPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_VO_PDPIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_YOTF0_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_YOTF1_PDPG3AA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_PDPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_PDPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_PDPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_PDPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_PDPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_PDPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_PDPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_PDPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_PDPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_PDPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_PDPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_PDPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_PDPDNS_QCH),
	SFR_ACCESS(QCH_CON_PDP_CMU_PDP_QCH_ENABLE, 0, 1, QCH_CON_PDP_CMU_PDP_QCH),
	SFR_ACCESS(QCH_CON_PDP_CMU_PDP_QCH_CLOCK_REQ, 1, 1, QCH_CON_PDP_CMU_PDP_QCH),
	SFR_ACCESS(QCH_CON_PDP_CMU_PDP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PDP_CMU_PDP_QCH),
	SFR_ACCESS(QCH_CON_PDP_CMU_PDP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PDP_CMU_PDP_QCH),
	SFR_ACCESS(QCH_CON_PDP_TOP_QCH_C2_PDP_ENABLE, 0, 1, QCH_CON_PDP_TOP_QCH_C2_PDP),
	SFR_ACCESS(QCH_CON_PDP_TOP_QCH_C2_PDP_CLOCK_REQ, 1, 1, QCH_CON_PDP_TOP_QCH_C2_PDP),
	SFR_ACCESS(QCH_CON_PDP_TOP_QCH_C2_PDP_EXPIRE_VAL, 16, 10, QCH_CON_PDP_TOP_QCH_C2_PDP),
	SFR_ACCESS(QCH_CON_PDP_TOP_QCH_C2_PDP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PDP_TOP_QCH_C2_PDP),
	SFR_ACCESS(QCH_CON_PDP_TOP_QCH_PDP_TOP_ENABLE, 0, 1, QCH_CON_PDP_TOP_QCH_PDP_TOP),
	SFR_ACCESS(QCH_CON_PDP_TOP_QCH_PDP_TOP_CLOCK_REQ, 1, 1, QCH_CON_PDP_TOP_QCH_PDP_TOP),
	SFR_ACCESS(QCH_CON_PDP_TOP_QCH_PDP_TOP_EXPIRE_VAL, 16, 10, QCH_CON_PDP_TOP_QCH_PDP_TOP),
	SFR_ACCESS(QCH_CON_PDP_TOP_QCH_PDP_TOP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PDP_TOP_QCH_PDP_TOP),
	SFR_ACCESS(QCH_CON_PPMU_VRA_QCH_ENABLE, 0, 1, QCH_CON_PPMU_VRA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_VRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_VRA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_VRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_VRA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_VRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_VRA_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_AF0_QCH_ENABLE, 0, 1, QCH_CON_QE_PDP_AF0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_AF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PDP_AF0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_AF0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PDP_AF0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_AF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PDP_AF0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_AF1_QCH_ENABLE, 0, 1, QCH_CON_QE_PDP_AF1_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_AF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PDP_AF1_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_AF1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PDP_AF1_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_AF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PDP_AF1_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_STAT0_QCH_ENABLE, 0, 1, QCH_CON_QE_PDP_STAT0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_STAT0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PDP_STAT0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_STAT0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PDP_STAT0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_STAT0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PDP_STAT0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_STAT1_QCH_ENABLE, 0, 1, QCH_CON_QE_PDP_STAT1_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_STAT1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PDP_STAT1_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_STAT1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PDP_STAT1_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_STAT1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PDP_STAT1_QCH),
	SFR_ACCESS(QCH_CON_QE_VRA_QCH_ENABLE, 0, 1, QCH_CON_QE_VRA_QCH),
	SFR_ACCESS(QCH_CON_QE_VRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_VRA_QCH),
	SFR_ACCESS(QCH_CON_QE_VRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_VRA_QCH),
	SFR_ACCESS(QCH_CON_QE_VRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_VRA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PDP_STAT_QCH_ENABLE, 0, 1, QCH_CON_SSMT_PDP_STAT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PDP_STAT_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_PDP_STAT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PDP_STAT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_PDP_STAT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PDP_STAT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_PDP_STAT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_VRA_QCH_ENABLE, 0, 1, QCH_CON_SSMT_VRA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_VRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_VRA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_VRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_VRA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_VRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_VRA_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PDP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PDP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PDP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PDP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PDP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_PDP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PDP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PDP_QCH),
	SFR_ACCESS(QCH_CON_VRA_QCH_ENABLE, 0, 1, QCH_CON_VRA_QCH),
	SFR_ACCESS(QCH_CON_VRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_VRA_QCH),
	SFR_ACCESS(QCH_CON_VRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VRA_QCH),
	SFR_ACCESS(QCH_CON_VRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VRA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPC_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_GPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPC_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPC_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPC_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI1_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI1_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI1_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI1_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI1_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI1_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI1_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI1_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI2_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI2_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI2_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI2_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI2_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI2_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI2_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI2_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI3_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI3_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI3_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI3_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI3_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI3_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI3_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI3_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI4_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI4_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI4_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI4_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI4_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI4_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI4_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI4_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI5_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI5_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI5_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI5_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI5_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI5_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI5_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI5_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI6_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI6_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI6_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI6_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI6_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI6_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI6_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI6_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C1_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_I3C1),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C1_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_I3C1),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C1_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_I3C1),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_I3C1),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C2_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_I3C2),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C2_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_I3C2),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C2_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_I3C2),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_I3C2),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C3_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_I3C3),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C3_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_I3C3),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C3_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_I3C3),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C3_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_I3C3),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C4_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_I3C4),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C4_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_I3C4),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C4_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_I3C4),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C4_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_I3C4),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C5_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_I3C5),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C5_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_I3C5),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C5_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_I3C5),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C5_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_I3C5),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C6_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_I3C6),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C6_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_I3C6),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C6_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_I3C6),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C6_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_I3C6),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C7_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_I3C7),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C7_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_I3C7),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C7_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_I3C7),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C7_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_I3C7),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C8_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_I3C8),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C8_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_I3C8),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C8_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_I3C8),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_I3C8_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_I3C8),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI7_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI7_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI7_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI7_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI7_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI7_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI7_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI7_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI8_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI8_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI8_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI8_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI8_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI8_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI8_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI8_USI),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S1_ENABLE, 0, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S1),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S1_CLOCK_REQ, 1, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S1),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S1),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S2_ENABLE, 0, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S2),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S2_CLOCK_REQ, 1, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S2),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S2),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S3_ENABLE, 0, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S3),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S3_CLOCK_REQ, 1, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S3),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S3_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S3),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S4_ENABLE, 0, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S4),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S4_CLOCK_REQ, 1, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S4),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S4_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S4),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S5_ENABLE, 0, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S5),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S5_CLOCK_REQ, 1, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S5),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S5_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S5),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S6_ENABLE, 0, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S6),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S6_CLOCK_REQ, 1, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S6),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S6_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S6),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S7_ENABLE, 0, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S7),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S7_CLOCK_REQ, 1, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S7),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S7_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S7),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S8_ENABLE, 0, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S8),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S8_CLOCK_REQ, 1, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S8),
	SFR_ACCESS(DMYQCH_CON_PERIC0_TOP0_QCH_S8_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PERIC0_TOP0_QCH_S8),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI0_UART_ENABLE, 0, 1, QCH_CON_PERIC0_TOP1_QCH_USI0_UART),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI0_UART_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP1_QCH_USI0_UART),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI0_UART_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP1_QCH_USI0_UART),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI0_UART_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP1_QCH_USI0_UART),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI14_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP1_QCH_USI14_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI14_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP1_QCH_USI14_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI14_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP1_QCH_USI14_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI14_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP1_QCH_USI14_USI),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPC_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_GPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPC_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPC_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPC_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI0_USI_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_USI0_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI0_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_USI0_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI0_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_USI0_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI0_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_USI0_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI10_USI_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_USI10_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI10_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_USI10_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI10_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_USI10_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI10_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_USI10_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI11_USI_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_USI11_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI11_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_USI11_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI11_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_USI11_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI11_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_USI11_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI12_USI_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_USI12_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI12_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_USI12_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI12_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_USI12_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI12_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_USI12_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_I3C0_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_I3C0),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_I3C0_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_I3C0),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_I3C0_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_I3C0),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_I3C0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_I3C0),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_PWM_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_PWM),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_PWM_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_PWM),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_PWM_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_PWM),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_PWM_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_PWM),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI9_USI_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_USI9_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI9_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_USI9_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI9_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_USI9_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI9_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_USI9_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI13_USI_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_USI13_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI13_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_USI13_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI13_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_USI13_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI13_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_USI13_USI),
	SFR_ACCESS(DMYQCH_CON_PERIC1_TOP0_QCH_S_ENABLE, 0, 1, DMYQCH_CON_PERIC1_TOP0_QCH_S),
	SFR_ACCESS(DMYQCH_CON_PERIC1_TOP0_QCH_S_CLOCK_REQ, 1, 1, DMYQCH_CON_PERIC1_TOP0_QCH_S),
	SFR_ACCESS(DMYQCH_CON_PERIC1_TOP0_QCH_S_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PERIC1_TOP0_QCH_S),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(DMYQCH_CON_BIS_S2D_QCH_ENABLE, 0, 1, DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_ENABLE, 0, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TNR_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_GPC_TNR_QCH_ENABLE, 0, 1, QCH_CON_GPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_GPC_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_GPC_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_GPC_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_MCSCTNR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF_MCSCTNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_MCSCTNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF_MCSCTNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_MCSCTNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF_MCSCTNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_MCSCTNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF_MCSCTNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_DNSTNR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_VO_DNSTNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_DNSTNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_VO_DNSTNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_DNSTNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_VO_DNSTNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_DNSTNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_VO_DNSTNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TNRGDC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF_TNRGDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TNRGDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF_TNRGDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TNRGDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF_TNRGDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TNRGDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF_TNRGDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TNRMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF_TNRMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TNRMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF_TNRMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TNRMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF_TNRMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TNRMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF_TNRMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_TNRGDC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_VO_TNRGDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_TNRGDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_VO_TNRGDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_TNRGDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_VO_TNRGDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_TNRGDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_VO_TNRGDC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D3_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D3_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D3_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D3_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D4_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D4_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D4_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D4_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D6_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D6_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D6_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D6_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D7_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D7_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D7_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D7_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_TNR_QCH_ENABLE, 0, 1, QCH_CON_QE_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_TNR_QCH_ENABLE, 0, 1, QCH_CON_QE_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D5_TNR_QCH_ENABLE, 0, 1, QCH_CON_QE_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D5_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D5_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D5_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D6_TNR_QCH_ENABLE, 0, 1, QCH_CON_QE_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D6_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D6_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D6_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D7_TNR_QCH_ENABLE, 0, 1, QCH_CON_QE_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D7_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D7_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D7_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D3_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D3_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D3_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D3_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D5_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D5_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D5_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D5_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D6_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D6_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D6_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D6_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D7_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D7_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D7_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D7_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_TNR_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_TNR_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_TNR_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_TNR_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_TNR_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_TNR_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_TNR_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_TNR_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_TNR_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_TNR_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_TNR_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_TNR_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_TNR_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_TNR_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_TNR_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_TNR_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_TNR_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_TNR_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_TNR_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_TNR_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_TNR_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_TNR_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_TNR_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_TNR_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_TNR_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D3_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_TNR_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D3_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_TNR_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D3_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_TNR_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D3_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_TNR_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D3_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_TNR_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D3_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_TNR_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D3_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_TNR_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D3_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D4_TNR_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D4_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D4_TNR_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D4_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D4_TNR_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D4_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D4_TNR_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D4_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D4_TNR_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D4_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D4_TNR_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D4_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D4_TNR_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D4_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D4_TNR_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D4_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_TNR_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_TNR_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_TNR_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_TNR_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_TNR_QCH),
	SFR_ACCESS(QCH_CON_TNR_QCH_C2_ENABLE, 0, 1, QCH_CON_TNR_QCH_C2),
	SFR_ACCESS(QCH_CON_TNR_QCH_C2_CLOCK_REQ, 1, 1, QCH_CON_TNR_QCH_C2),
	SFR_ACCESS(QCH_CON_TNR_QCH_C2_EXPIRE_VAL, 16, 10, QCH_CON_TNR_QCH_C2),
	SFR_ACCESS(QCH_CON_TNR_QCH_C2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TNR_QCH_C2),
	SFR_ACCESS(QCH_CON_TNR_QCH_ACLK_ENABLE, 0, 1, QCH_CON_TNR_QCH_ACLK),
	SFR_ACCESS(QCH_CON_TNR_QCH_ACLK_CLOCK_REQ, 1, 1, QCH_CON_TNR_QCH_ACLK),
	SFR_ACCESS(QCH_CON_TNR_QCH_ACLK_EXPIRE_VAL, 16, 10, QCH_CON_TNR_QCH_ACLK),
	SFR_ACCESS(QCH_CON_TNR_QCH_ACLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TNR_QCH_ACLK),
	SFR_ACCESS(QCH_CON_TNR_CMU_TNR_QCH_ENABLE, 0, 1, QCH_CON_TNR_CMU_TNR_QCH),
	SFR_ACCESS(QCH_CON_TNR_CMU_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_TNR_CMU_TNR_QCH),
	SFR_ACCESS(QCH_CON_TNR_CMU_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TNR_CMU_TNR_QCH),
	SFR_ACCESS(QCH_CON_TNR_CMU_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TNR_CMU_TNR_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMTPU_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_HPMTPU_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMTPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_HPMTPU_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMTPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_HPMTPU_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMTPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_HPMTPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TPU_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_TPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_TPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_TPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_TPU_QCH),
	SFR_ACCESS(QCH_CON_GPC_TPU_QCH_ENABLE, 0, 1, QCH_CON_GPC_TPU_QCH),
	SFR_ACCESS(QCH_CON_GPC_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_TPU_QCH),
	SFR_ACCESS(QCH_CON_GPC_TPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPC_TPU_QCH),
	SFR_ACCESS(QCH_CON_GPC_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_INT_T0_TPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_INT_T0_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_INT_T0_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_INT_T0_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_INT_T0_TPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_INT_T0_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_INT_T0_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_INT_T0_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_INT_T1_TPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_INT_T1_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_INT_T1_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_INT_T1_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_INT_T1_TPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_INT_T1_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_INT_T1_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_INT_T1_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_TPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_TPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_INT_T0_TPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_INT_T0_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_INT_T0_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_INT_T0_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_INT_T0_TPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_INT_T0_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_INT_T0_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_INT_T0_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_INT_T1_TPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_INT_T1_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_INT_T1_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_INT_T1_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_INT_T1_TPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_INT_T1_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_INT_T1_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_INT_T1_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T0_TPUCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T1_TPUCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_TPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_TPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_TPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_TPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_TPU_QCH_ENABLE, 0, 1, QCH_CON_PPMU_TPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_TPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_TPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_TPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_TPU_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_TPU_DD_QCH),
	SFR_ACCESS(QCH_CON_SSMT_TPU_QCH_ENABLE, 0, 1, QCH_CON_SSMT_TPU_QCH),
	SFR_ACCESS(QCH_CON_SSMT_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_TPU_QCH),
	SFR_ACCESS(QCH_CON_SSMT_TPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSMT_TPU_QCH),
	SFR_ACCESS(QCH_CON_SSMT_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_TPU_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_TPU_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_TPU_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_TPU_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_TPU_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_TPU_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_TPU_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_TPU_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_TPU_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_TPU_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_TPU_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_TPU_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_TPU_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_TPU_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_TPU_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_TPU_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_TPU_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_TPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_TPU_QCH),
	SFR_ACCESS(DMYQCH_CON_TPU_QCH_ENABLE, 0, 1, DMYQCH_CON_TPU_QCH),
	SFR_ACCESS(DMYQCH_CON_TPU_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_TPU_QCH),
	SFR_ACCESS(DMYQCH_CON_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_TPU_QCH),
	SFR_ACCESS(QCH_CON_TPU_CMU_TPU_QCH_ENABLE, 0, 1, QCH_CON_TPU_CMU_TPU_QCH),
	SFR_ACCESS(QCH_CON_TPU_CMU_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_TPU_CMU_TPU_QCH),
	SFR_ACCESS(QCH_CON_TPU_CMU_TPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TPU_CMU_TPU_QCH),
	SFR_ACCESS(QCH_CON_TPU_CMU_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TPU_CMU_TPU_QCH),
	SFR_ACCESS(AOC_CMU_AOC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, AOC_CMU_AOC_CONTROLLER_OPTION),
	SFR_ACCESS(AOC_CMU_AOC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, AOC_CMU_AOC_CONTROLLER_OPTION),
	SFR_ACCESS(APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, APM_CMU_APM_CONTROLLER_OPTION),
	SFR_ACCESS(APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, APM_CMU_APM_CONTROLLER_OPTION),
	SFR_ACCESS(BO_CMU_BO_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, BO_CMU_BO_CONTROLLER_OPTION),
	SFR_ACCESS(BO_CMU_BO_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, BO_CMU_BO_CONTROLLER_OPTION),
	SFR_ACCESS(BUS0_CMU_BUS0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, BUS0_CMU_BUS0_CONTROLLER_OPTION),
	SFR_ACCESS(BUS0_CMU_BUS0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, BUS0_CMU_BUS0_CONTROLLER_OPTION),
	SFR_ACCESS(BUS1_CMU_BUS1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, BUS1_CMU_BUS1_CONTROLLER_OPTION),
	SFR_ACCESS(BUS1_CMU_BUS1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, BUS1_CMU_BUS1_CONTROLLER_OPTION),
	SFR_ACCESS(BUS2_CMU_BUS2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, BUS2_CMU_BUS2_CONTROLLER_OPTION),
	SFR_ACCESS(BUS2_CMU_BUS2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, BUS2_CMU_BUS2_CONTROLLER_OPTION),
	SFR_ACCESS(CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CMU_CMU_TOP_CONTROLLER_OPTION),
	SFR_ACCESS(CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMU_TOP_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CORE_CMU_CORE_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CORE_CMU_CORE_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_EMBEDDED_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CORE_EMBEDDED_CMU_CORE_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_EMBEDDED_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CORE_EMBEDDED_CMU_CORE_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_EMBEDDED_CMU_CORE1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CORE_EMBEDDED_CMU_CORE1_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_EMBEDDED_CMU_CORE1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CORE_EMBEDDED_CMU_CORE1_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_EMBEDDED_CMU_CORE2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CORE_EMBEDDED_CMU_CORE2_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_EMBEDDED_CMU_CORE2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CORE_EMBEDDED_CMU_CORE2_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_EMBEDDED_CMU_CORE3_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CORE_EMBEDDED_CMU_CORE3_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_EMBEDDED_CMU_CORE3_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CORE_EMBEDDED_CMU_CORE3_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION),
	SFR_ACCESS(CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CSIS_CMU_CSIS_CONTROLLER_OPTION),
	SFR_ACCESS(CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CSIS_CMU_CSIS_CONTROLLER_OPTION),
	SFR_ACCESS(DISP_CMU_DISP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DISP_CMU_DISP_CONTROLLER_OPTION),
	SFR_ACCESS(DISP_CMU_DISP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DISP_CMU_DISP_CONTROLLER_OPTION),
	SFR_ACCESS(DNS_CMU_DNS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DNS_CMU_DNS_CONTROLLER_OPTION),
	SFR_ACCESS(DNS_CMU_DNS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DNS_CMU_DNS_CONTROLLER_OPTION),
	SFR_ACCESS(DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DPU_CMU_DPU_CONTROLLER_OPTION),
	SFR_ACCESS(DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DPU_CMU_DPU_CONTROLLER_OPTION),
	SFR_ACCESS(EH_CMU_EH_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, EH_CMU_EH_CONTROLLER_OPTION),
	SFR_ACCESS(EH_CMU_EH_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, EH_CMU_EH_CONTROLLER_OPTION),
	SFR_ACCESS(G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G2D_CMU_G2D_CONTROLLER_OPTION),
	SFR_ACCESS(G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G2D_CMU_G2D_CONTROLLER_OPTION),
	SFR_ACCESS(G3AA_CMU_G3AA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G3AA_CMU_G3AA_CONTROLLER_OPTION),
	SFR_ACCESS(G3AA_CMU_G3AA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G3AA_CMU_G3AA_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G3D_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G3D_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(GDC_CMU_GDC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, GDC_CMU_GDC_CONTROLLER_OPTION),
	SFR_ACCESS(GDC_CMU_GDC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, GDC_CMU_GDC_CONTROLLER_OPTION),
	SFR_ACCESS(HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, HSI0_CMU_HSI0_CONTROLLER_OPTION),
	SFR_ACCESS(HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, HSI0_CMU_HSI0_CONTROLLER_OPTION),
	SFR_ACCESS(HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, HSI1_CMU_HSI1_CONTROLLER_OPTION),
	SFR_ACCESS(HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, HSI1_CMU_HSI1_CONTROLLER_OPTION),
	SFR_ACCESS(HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, HSI2_CMU_HSI2_CONTROLLER_OPTION),
	SFR_ACCESS(HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, HSI2_CMU_HSI2_CONTROLLER_OPTION),
	SFR_ACCESS(IPP_CMU_IPP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, IPP_CMU_IPP_CONTROLLER_OPTION),
	SFR_ACCESS(IPP_CMU_IPP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, IPP_CMU_IPP_CONTROLLER_OPTION),
	SFR_ACCESS(ITP_CMU_ITP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, ITP_CMU_ITP_CONTROLLER_OPTION),
	SFR_ACCESS(ITP_CMU_ITP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, ITP_CMU_ITP_CONTROLLER_OPTION),
	SFR_ACCESS(MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MCSC_CMU_MCSC_CONTROLLER_OPTION),
	SFR_ACCESS(MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MCSC_CMU_MCSC_CONTROLLER_OPTION),
	SFR_ACCESS(MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MFC_CMU_MFC_CONTROLLER_OPTION),
	SFR_ACCESS(MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MFC_CMU_MFC_CONTROLLER_OPTION),
	SFR_ACCESS(MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MIF_CMU_MIF_CONTROLLER_OPTION),
	SFR_ACCESS(MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MIF_CMU_MIF_CONTROLLER_OPTION),
	SFR_ACCESS(MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MISC_CMU_MISC_CONTROLLER_OPTION),
	SFR_ACCESS(MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MISC_CMU_MISC_CONTROLLER_OPTION),
	SFR_ACCESS(PDP_CMU_PDP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, PDP_CMU_PDP_CONTROLLER_OPTION),
	SFR_ACCESS(PDP_CMU_PDP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PDP_CMU_PDP_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, PERIC0_CMU_PERIC0_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PERIC0_CMU_PERIC0_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, PERIC1_CMU_PERIC1_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PERIC1_CMU_PERIC1_CONTROLLER_OPTION),
	SFR_ACCESS(S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, S2D_CMU_S2D_CONTROLLER_OPTION),
	SFR_ACCESS(S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, S2D_CMU_S2D_CONTROLLER_OPTION),
	SFR_ACCESS(TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, TNR_CMU_TNR_CONTROLLER_OPTION),
	SFR_ACCESS(TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, TNR_CMU_TNR_CONTROLLER_OPTION),
	SFR_ACCESS(TPU_CMU_TPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, TPU_CMU_TPU_CONTROLLER_OPTION),
	SFR_ACCESS(TPU_CMU_TPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, TPU_CMU_TPU_CONTROLLER_OPTION),
};
