library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;

entity register is
 generic(
    Width: integer;
 );
 port(
    clk: in std_logic;
    D: in std_logic_vector(Width - 1 downto 0);
    Q: out std_logic_vector(Width -1 downto 0)
 );
end entity;