Flow report for DE2_115_Synthesizer
Wed Dec 05 12:34:43 2012
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+------------------------------------+------------------------------------------+
; Flow Status                        ; Successful - Wed Dec 05 12:34:25 2012    ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; DE2_115_Synthesizer                      ;
; Top-level Entity Name              ; DE2_115_Synthesizer                      ;
; Family                             ; Cyclone IV E                             ;
; Device                             ; EP4CE115F29C7                            ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 2,884 / 114,480 ( 3 % )                  ;
;     Total combinational functions  ; 2,279 / 114,480 ( 2 % )                  ;
;     Dedicated logic registers      ; 1,372 / 114,480 ( 1 % )                  ;
; Total registers                    ; 1372                                     ;
; Total pins                         ; 525 / 529 ( 99 % )                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 196,608 / 3,981,312 ( 5 % )              ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                          ;
; Total PLLs                         ; 1 / 4 ( 25 % )                           ;
+------------------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/05/2012 12:32:34 ;
; Main task         ; Compilation         ;
; Revision Name     ; DE2_115_Synthesizer ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                            ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+--------------------+------------------+
; Assignment Name                     ; Value                                                                                                                                                                                         ; Default Value ; Entity Name        ; Section Id       ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+--------------------+------------------+
; COMPILER_SIGNATURE_ID               ; 154659661916589.135467115405096                                                                                                                                                               ; --            ; --                 ; --               ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                            ; --            ; --                 ; --               ;
; IP_TOOL_NAME                        ; ALTPLL                                                                                                                                                                                        ; --            ; --                 ; --               ;
; IP_TOOL_VERSION                     ; 9.1                                                                                                                                                                                           ; --            ; --                 ; --               ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                                                                                                                                            ; --            ; --                 ; --               ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                                                                                                                                             ; --            ; --                 ; --               ;
; MISC_FILE                           ; D:/porting/DE2-115/DE2_115_Synthesizer/DE2_115_Synthesizer.dpf                                                                                                                                ; --            ; --                 ; --               ;
; MISC_FILE                           ; E:/SVN/de2_115/trunk/ref_design/DE2_115_Synthesizer/DE2_115_Synthesizer.dpf                                                                                                                   ; --            ; --                 ; --               ;
; MISC_FILE                           ; D:/SVN/DE_115/ref_design/DE2_115_Synthesizer/DE2_115_Synthesizer.dpf">>>>>>> .r662                                                                                                            ; --            ; --                 ; --               ;
; MISC_FILE                           ; E:/DE2_115_NEW/trunk/ref_design/DE2_115_Synthesizer/DE2_115_Synthesizer.dpf                                                                                                                   ; --            ; --                 ; --               ;
; MISC_FILE                           ; VGA_Audio_PLL.ppf                                                                                                                                                                             ; --            ; --                 ; --               ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                                                                                                                                                                          ; --            ; --                 ; --               ;
; OUTPUT_IO_TIMING_ENDPOINT           ; Far End                                                                                                                                                                                       ; Near End      ; --                 ; --               ;
; PARTITION_COLOR                     ; 16764057                                                                                                                                                                                      ; --            ; DE2_115_GOLDEN_TOP ; Top              ;
; PARTITION_COLOR                     ; 16764057                                                                                                                                                                                      ; --            ; --                 ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                                                                                                                                                         ; --            ; --                 ; Top              ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                                                                                                                                                        ; --            ; DE2_115_GOLDEN_TOP ; Top              ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                                                                                                                                                        ; --            ; --                 ; Top              ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                           ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                                 ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                                       ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                        ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                 ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                    ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                             ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                        ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                  ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                           ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                      ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                          ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                  ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                 ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=4096                                                                                                                                                                         ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=4096                                                                                                                                                                         ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=48                                                                                                                                                                              ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=48                                                                                                                                                                           ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=170                                                                                                                                                                 ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_CRC_LOWORD=32771                                                                                                                                                                     ; --            ; --                 ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_CRC_HIWORD=59944                                                                                                                                                                     ; --            ; --                 ; auto_signaltap_0 ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS  ; Off                                                                                                                                                                                           ; --            ; --                 ; eda_blast_fpga   ;
; USE_SIGNALTAP_FILE                  ; stp1.stp                                                                                                                                                                                      ; --            ; --                 ; --               ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+--------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:32     ; 1.0                     ; 420 MB              ; 00:00:31                           ;
; Fitter                    ; 00:00:55     ; 1.3                     ; 673 MB              ; 00:01:01                           ;
; Assembler                 ; 00:00:12     ; 1.0                     ; 370 MB              ; 00:00:12                           ;
; TimeQuest Timing Analyzer ; 00:00:15     ; 1.2                     ; 450 MB              ; 00:00:15                           ;
; Total                     ; 00:01:54     ; --                      ; --                  ; 00:01:59                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; PrestonZhang-PC  ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; PrestonZhang-PC  ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; PrestonZhang-PC  ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; PrestonZhang-PC  ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer
quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer
quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer
quartus_sta DE2_115_Synthesizer -c DE2_115_Synthesizer



