

================================================================
== Vivado HLS Report for 'Interface2'
================================================================
* Date:           Wed Apr 24 23:53:54 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Interface2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.238|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    102|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     63|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|    165|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_37                 |    and   |      0|  0|   2|           1|           1|
    |tmp_3_fu_121_p2                 |   icmp   |      0|  0|  13|          10|           6|
    |tmp_4_fu_170_p2                 |   icmp   |      0|  0|  13|          10|           9|
    |tmp_5_fu_127_p2                 |   icmp   |      0|  0|  13|          10|           6|
    |tmp_9_fu_137_p2                 |   icmp   |      0|  0|  13|          12|          12|
    |storemerge1_cast_cas_fu_152_p3  |  select  |      0|  0|   7|           1|           7|
    |storemerge2_fu_201_p3           |  select  |      0|  0|   8|           1|           8|
    |storemerge4_cast_fu_190_p3      |  select  |      0|  0|   2|           1|           2|
    |storemerge4_fu_182_p3           |  select  |      0|  0|   2|           1|           1|
    |storemerge6_cast_cas_fu_219_p3  |  select  |      0|  0|   6|           1|           6|
    |storemerge7_cast_cas_fu_210_p3  |  select  |      0|  0|   7|           1|           7|
    |storemerge8_fu_143_p3           |  select  |      0|  0|   8|           1|           8|
    |storemerge_cast_cast_fu_161_p3  |  select  |      0|  0|   6|           1|           6|
    |not_right_fu_176_p2             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 102|          52|          81|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |XY_Blue_V   |  21|          4|    8|         32|
    |XY_Green_V  |  21|          4|    8|         32|
    |XY_Red_V    |  21|          4|    8|         32|
    +------------+----+-----------+-----+-----------+
    |Total       |  63|         12|   24|         96|
    +------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_start       |  in |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_done        | out |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   Interface2  | return value |
|x_V            |  in |   10|   ap_none  |      x_V      |    scalar    |
|y_V            |  in |   10|   ap_none  |      y_V      |    scalar    |
|XY_Red_V       | out |    8|   ap_none  |    XY_Red_V   |    pointer   |
|XY_Green_V     | out |    8|   ap_none  |   XY_Green_V  |    pointer   |
|XY_Blue_V      | out |    8|   ap_none  |   XY_Blue_V   |    pointer   |
|center_line_V  |  in |   12|   ap_none  | center_line_V |    scalar    |
|right_r        |  in |    1|   ap_none  |    right_r    |    scalar    |
|reset_game     |  in |    1|   ap_none  |   reset_game  |    scalar    |
|right_wins     |  in |    1|   ap_none  |   right_wins  |    scalar    |
|end_game       |  in |    1|   ap_none  |    end_game   |    scalar    |
+---------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %x_V), !map !59"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %y_V), !map !65"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %XY_Red_V), !map !69"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %XY_Green_V), !map !73"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %XY_Blue_V), !map !77"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %center_line_V), !map !81"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %right_r), !map !85"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset_game), !map !89"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %right_wins), !map !93"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %end_game), !map !97"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @Interface2_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%end_game_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %end_game)" [Interface2/Interface2.cpp:70]   --->   Operation 13 'read' 'end_game_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_wins_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %right_wins)" [Interface2/Interface2.cpp:70]   --->   Operation 14 'read' 'right_wins_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %right_r)" [Interface2/Interface2.cpp:70]   --->   Operation 15 'read' 'right_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%center_line_V_read = call i12 @_ssdm_op_Read.ap_none.i12(i12 %center_line_V)" [Interface2/Interface2.cpp:70]   --->   Operation 16 'read' 'center_line_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_V_read = call i10 @_ssdm_op_Read.ap_none.i10(i10 %y_V)" [Interface2/Interface2.cpp:70]   --->   Operation 17 'read' 'y_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_V_read = call i10 @_ssdm_op_Read.ap_none.i10(i10 %x_V)" [Interface2/Interface2.cpp:70]   --->   Operation 18 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %x_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:73]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %y_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:74]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %reset_game, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:75]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %right_wins, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:76]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %end_game, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:77]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %XY_Red_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:78]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %XY_Green_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:79]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %XY_Blue_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:80]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12 %center_line_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:81]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %end_game_read, label %1, label %2" [Interface2/Interface2.cpp:10->Interface2/Interface2.cpp:82]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.77ns)   --->   "%tmp_3 = icmp ult i10 %y_V_read, 40" [Interface2/Interface2.cpp:22->Interface2/Interface2.cpp:82]   --->   Operation 29 'icmp' 'tmp_3' <Predicate = (!end_game_read)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %_ifconv, label %3" [Interface2/Interface2.cpp:22->Interface2/Interface2.cpp:82]   --->   Operation 30 'br' <Predicate = (!end_game_read)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.77ns)   --->   "%tmp_5 = icmp ugt i10 %y_V_read, 40" [Interface2/Interface2.cpp:50->Interface2/Interface2.cpp:82]   --->   Operation 31 'icmp' 'tmp_5' <Predicate = (!end_game_read & !tmp_3)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %4, label %._crit_edge1.i" [Interface2/Interface2.cpp:50->Interface2/Interface2.cpp:82]   --->   Operation 32 'br' <Predicate = (!end_game_read & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i10 %x_V_read to i12" [Interface2/Interface2.cpp:51->Interface2/Interface2.cpp:82]   --->   Operation 33 'zext' 'tmp_7_cast' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.99ns)   --->   "%tmp_9 = icmp ugt i12 %tmp_7_cast, %center_line_V_read" [Interface2/Interface2.cpp:51->Interface2/Interface2.cpp:82]   --->   Operation 34 'icmp' 'tmp_9' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.24ns)   --->   "%storemerge8 = select i1 %tmp_9, i8 -121, i8 -21" [Interface2/Interface2.cpp:51->Interface2/Interface2.cpp:82]   --->   Operation 35 'select' 'storemerge8' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.99ns)   --->   "%storemerge1_cast_cas = select i1 %tmp_9, i8 -50, i8 43" [Interface2/Interface2.cpp:51->Interface2/Interface2.cpp:82]   --->   Operation 36 'select' 'storemerge1_cast_cas' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.99ns)   --->   "%storemerge_cast_cast = select i1 %tmp_9, i8 -21, i8 54" [Interface2/Interface2.cpp:51->Interface2/Interface2.cpp:82]   --->   Operation 37 'select' 'storemerge_cast_cast' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 %storemerge8)" [Interface2/Interface2.cpp:52->Interface2/Interface2.cpp:82]   --->   Operation 38 'write' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 %storemerge1_cast_cas)" [Interface2/Interface2.cpp:59->Interface2/Interface2.cpp:82]   --->   Operation 39 'write' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 %storemerge_cast_cast)" [Interface2/Interface2.cpp:54->Interface2/Interface2.cpp:82]   --->   Operation 40 'write' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i" [Interface2/Interface2.cpp:62->Interface2/Interface2.cpp:82]   --->   Operation 41 'br' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 42 'br' <Predicate = (!end_game_read & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.77ns)   --->   "%tmp_4 = icmp ult i10 %x_V_read, 320" [Interface2/Interface2.cpp:23->Interface2/Interface2.cpp:82]   --->   Operation 43 'icmp' 'tmp_4' <Predicate = (!end_game_read & tmp_3)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node storemerge4_cast)   --->   "%not_right = xor i1 %right_read, true" [Interface2/Interface2.cpp:24->Interface2/Interface2.cpp:82]   --->   Operation 44 'xor' 'not_right' <Predicate = (!end_game_read & tmp_3 & tmp_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node storemerge4_cast)   --->   "%storemerge4 = select i1 %tmp_4, i1 %not_right, i1 %right_read" [Interface2/Interface2.cpp:37->Interface2/Interface2.cpp:82]   --->   Operation 45 'select' 'storemerge4' <Predicate = (!end_game_read & tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.99ns) (out node of the LUT)   --->   "%storemerge4_cast = select i1 %storemerge4, i8 -1, i8 0" [Interface2/Interface2.cpp:37->Interface2/Interface2.cpp:82]   --->   Operation 46 'select' 'storemerge4_cast' <Predicate = (!end_game_read & tmp_3)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 %storemerge4_cast)" [Interface2/Interface2.cpp:30->Interface2/Interface2.cpp:82]   --->   Operation 47 'write' <Predicate = (!end_game_read & tmp_3)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 %storemerge4_cast)" [Interface2/Interface2.cpp:44->Interface2/Interface2.cpp:82]   --->   Operation 48 'write' <Predicate = (!end_game_read & tmp_3)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 %storemerge4_cast)" [Interface2/Interface2.cpp:32->Interface2/Interface2.cpp:82]   --->   Operation 49 'write' <Predicate = (!end_game_read & tmp_3)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "br label %5" [Interface2/Interface2.cpp:48->Interface2/Interface2.cpp:82]   --->   Operation 50 'br' <Predicate = (!end_game_read & tmp_3)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "br label %retBit.exit"   --->   Operation 51 'br' <Predicate = (!end_game_read)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.24ns)   --->   "%storemerge2 = select i1 %right_wins_read, i8 -121, i8 -21" [Interface2/Interface2.cpp:11->Interface2/Interface2.cpp:82]   --->   Operation 52 'select' 'storemerge2' <Predicate = (end_game_read)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.99ns)   --->   "%storemerge7_cast_cas = select i1 %right_wins_read, i8 -50, i8 43" [Interface2/Interface2.cpp:11->Interface2/Interface2.cpp:82]   --->   Operation 53 'select' 'storemerge7_cast_cas' <Predicate = (end_game_read)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.99ns)   --->   "%storemerge6_cast_cas = select i1 %right_wins_read, i8 -21, i8 54" [Interface2/Interface2.cpp:11->Interface2/Interface2.cpp:82]   --->   Operation 54 'select' 'storemerge6_cast_cas' <Predicate = (end_game_read)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 %storemerge2)" [Interface2/Interface2.cpp:12->Interface2/Interface2.cpp:82]   --->   Operation 55 'write' <Predicate = (end_game_read)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 %storemerge7_cast_cas)" [Interface2/Interface2.cpp:17->Interface2/Interface2.cpp:82]   --->   Operation 56 'write' <Predicate = (end_game_read)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 %storemerge6_cast_cas)" [Interface2/Interface2.cpp:14->Interface2/Interface2.cpp:82]   --->   Operation 57 'write' <Predicate = (end_game_read)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "br label %retBit.exit" [Interface2/Interface2.cpp:21->Interface2/Interface2.cpp:82]   --->   Operation 58 'br' <Predicate = (end_game_read)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [Interface2/Interface2.cpp:85]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ XY_Red_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ XY_Green_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ XY_Blue_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ center_line_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ right_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_game]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ right_wins]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ end_game]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2           (specbitsmap  ) [ 00]
StgValue_3           (specbitsmap  ) [ 00]
StgValue_4           (specbitsmap  ) [ 00]
StgValue_5           (specbitsmap  ) [ 00]
StgValue_6           (specbitsmap  ) [ 00]
StgValue_7           (specbitsmap  ) [ 00]
StgValue_8           (specbitsmap  ) [ 00]
StgValue_9           (specbitsmap  ) [ 00]
StgValue_10          (specbitsmap  ) [ 00]
StgValue_11          (specbitsmap  ) [ 00]
StgValue_12          (spectopmodule) [ 00]
end_game_read        (read         ) [ 01]
right_wins_read      (read         ) [ 00]
right_read           (read         ) [ 00]
center_line_V_read   (read         ) [ 00]
y_V_read             (read         ) [ 00]
x_V_read             (read         ) [ 00]
StgValue_19          (specinterface) [ 00]
StgValue_20          (specinterface) [ 00]
StgValue_21          (specinterface) [ 00]
StgValue_22          (specinterface) [ 00]
StgValue_23          (specinterface) [ 00]
StgValue_24          (specinterface) [ 00]
StgValue_25          (specinterface) [ 00]
StgValue_26          (specinterface) [ 00]
StgValue_27          (specinterface) [ 00]
StgValue_28          (br           ) [ 00]
tmp_3                (icmp         ) [ 01]
StgValue_30          (br           ) [ 00]
tmp_5                (icmp         ) [ 01]
StgValue_32          (br           ) [ 00]
tmp_7_cast           (zext         ) [ 00]
tmp_9                (icmp         ) [ 00]
storemerge8          (select       ) [ 00]
storemerge1_cast_cas (select       ) [ 00]
storemerge_cast_cast (select       ) [ 00]
StgValue_38          (write        ) [ 00]
StgValue_39          (write        ) [ 00]
StgValue_40          (write        ) [ 00]
StgValue_41          (br           ) [ 00]
StgValue_42          (br           ) [ 00]
tmp_4                (icmp         ) [ 01]
not_right            (xor          ) [ 00]
storemerge4          (select       ) [ 00]
storemerge4_cast     (select       ) [ 00]
StgValue_47          (write        ) [ 00]
StgValue_48          (write        ) [ 00]
StgValue_49          (write        ) [ 00]
StgValue_50          (br           ) [ 00]
StgValue_51          (br           ) [ 00]
storemerge2          (select       ) [ 00]
storemerge7_cast_cas (select       ) [ 00]
storemerge6_cast_cas (select       ) [ 00]
StgValue_55          (write        ) [ 00]
StgValue_56          (write        ) [ 00]
StgValue_57          (write        ) [ 00]
StgValue_58          (br           ) [ 00]
StgValue_59          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="XY_Red_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="XY_Red_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="XY_Green_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="XY_Green_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="XY_Blue_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="XY_Blue_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="center_line_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_line_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="right_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_r"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reset_game">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_game"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="right_wins">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_wins"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="end_game">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_game"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Interface2_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="end_game_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="end_game_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="right_wins_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="right_wins_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="right_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="right_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="center_line_V_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="12" slack="0"/>
<pin id="84" dir="0" index="1" bw="12" slack="0"/>
<pin id="85" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="center_line_V_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="y_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="10" slack="0"/>
<pin id="91" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="x_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="10" slack="0"/>
<pin id="97" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_38/1 StgValue_47/1 StgValue_55/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/1 StgValue_48/1 StgValue_56/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_40/1 StgValue_49/1 StgValue_57/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_3_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="10" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_5_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="10" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_7_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_9_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="0"/>
<pin id="139" dir="0" index="1" bw="12" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="storemerge8_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="0"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge8/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="storemerge1_cast_cas_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1_cast_cas/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="storemerge_cast_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_cast_cast/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_4_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="10" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="not_right_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_right/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="storemerge4_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge4/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="storemerge4_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge4_cast/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="storemerge2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="0"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="storemerge7_cast_cas_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge7_cast_cas/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="storemerge6_cast_cas_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="0" index="2" bw="8" slack="0"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge6_cast_cas/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="54" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="88" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="88" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="94" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="82" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="151"><net_src comp="143" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="157"><net_src comp="137" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="152" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="166"><net_src comp="137" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="52" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="169"><net_src comp="161" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="174"><net_src comp="94" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="56" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="76" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="170" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="176" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="76" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="60" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="62" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="198"><net_src comp="190" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="199"><net_src comp="190" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="200"><net_src comp="190" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="206"><net_src comp="70" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="215"><net_src comp="70" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="218"><net_src comp="210" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="224"><net_src comp="70" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="227"><net_src comp="219" pin="3"/><net_sink comp="114" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: XY_Red_V | {1 }
	Port: XY_Green_V | {1 }
	Port: XY_Blue_V | {1 }
 - Input state : 
	Port: Interface2 : x_V | {1 }
	Port: Interface2 : y_V | {1 }
	Port: Interface2 : center_line_V | {1 }
	Port: Interface2 : right_r | {1 }
	Port: Interface2 : right_wins | {1 }
	Port: Interface2 : end_game | {1 }
  - Chain level:
	State 1
		StgValue_30 : 1
		StgValue_32 : 1
		tmp_9 : 1
		storemerge8 : 2
		storemerge1_cast_cas : 2
		storemerge_cast_cast : 2
		StgValue_38 : 3
		StgValue_39 : 3
		StgValue_40 : 3
		storemerge4 : 1
		storemerge4_cast : 2
		StgValue_47 : 3
		StgValue_48 : 3
		StgValue_49 : 3
		StgValue_55 : 1
		StgValue_56 : 1
		StgValue_57 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |       storemerge8_fu_143      |    0    |    8    |
|          |  storemerge1_cast_cas_fu_152  |    0    |    8    |
|          |  storemerge_cast_cast_fu_161  |    0    |    8    |
|  select  |       storemerge4_fu_182      |    0    |    2    |
|          |    storemerge4_cast_fu_190    |    0    |    8    |
|          |       storemerge2_fu_201      |    0    |    8    |
|          |  storemerge7_cast_cas_fu_210  |    0    |    8    |
|          |  storemerge6_cast_cas_fu_219  |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |          tmp_3_fu_121         |    0    |    13   |
|   icmp   |          tmp_5_fu_127         |    0    |    13   |
|          |          tmp_9_fu_137         |    0    |    13   |
|          |          tmp_4_fu_170         |    0    |    13   |
|----------|-------------------------------|---------|---------|
|    xor   |        not_right_fu_176       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |    end_game_read_read_fu_64   |    0    |    0    |
|          |   right_wins_read_read_fu_70  |    0    |    0    |
|   read   |     right_read_read_fu_76     |    0    |    0    |
|          | center_line_V_read_read_fu_82 |    0    |    0    |
|          |      y_V_read_read_fu_88      |    0    |    0    |
|          |      x_V_read_read_fu_94      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_100       |    0    |    0    |
|   write  |        grp_write_fu_107       |    0    |    0    |
|          |        grp_write_fu_114       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       tmp_7_cast_fu_133       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   112   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_100 |  p2  |   3  |   8  |   24   ||    15   |
| grp_write_fu_107 |  p2  |   3  |   8  |   24   ||    15   |
| grp_write_fu_114 |  p2  |   3  |   8  |   24   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   72   || 5.44425 ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   112  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   45   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |    0   |   157  |
+-----------+--------+--------+--------+
