{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432867851177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432867851193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 28 19:50:50 2015 " "Processing started: Thu May 28 19:50:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432867851193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1432867851193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off LevinsonDurbinTest -c top_LevinsonDurbinTest " "Command: quartus_drc --read_settings_files=on --write_settings_files=off LevinsonDurbinTest -c top_LevinsonDurbinTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1432867851193 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432867854734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432867854734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432867854734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432867854734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432867854734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432867854734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432867854734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432867854734 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432867854734 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432867854734 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432867854734 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432867854734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432867854734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432867854734 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432867854734 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1432867854734 ""}
{ "Info" "ISTA_SDC_FOUND" "LevinsonDurbinTest/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'LevinsonDurbinTest/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1432867854874 ""}
{ "Info" "ISTA_SDC_FOUND" "LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1432867854937 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out clk " "Register LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432867855046 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1432867855046 "|top_LevinsonDurbinTest|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1432867855202 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1432867855919 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 1 node(s) related to this rule." { { "Info" "IDRC_RULE_TURNED_OFF_CLK_SPINES" "25 " "The following clocks all contain more than 25 fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." {  } {  } 0 308076 "The following clocks all contain more than %1!d! fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." 0 0 "Quartus II" 0 -1 1432867861081 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 42202 9695 10437 0 0 }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861081 ""}  } {  } 1 308042 "(High) %1!s!. (Reporting threshold:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1432867861081 ""}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 3 " "(Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 3 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 371 9695 10437 0 0 }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861081 ""} { "Warning" "WDRC_NODES_WARNING" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|resetrequest " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|resetrequest\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 934 9695 10437 0 0 }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861081 ""} { "Warning" "WDRC_NODES_WARNING" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_sense_reset_n " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_sense_reset_n\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 936 9695 10437 0 0 }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861081 ""}  } {  } 0 308027 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1432867861081 ""}
{ "Warning" "WDRC_SYNZER_IN_ALL_SIGNAL_BTW_ASYNC_CLK_DOMAIN" "Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain 2 1 " "(Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|sink_data_buffer (Bus) " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|sink_data_buffer (Bus)\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 662 9695 10437 0 0 }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861081 ""}  } {  } 0 308071 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1432867861081 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 243 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 243 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 42202 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 42230 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 42229 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 237 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 42301 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|splitter_nodes_receive_0\[3\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|splitter_nodes_receive_0\[3\]\"" {  } { { "db/ip/sldf5ad9865/alt_sld_fab.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/db/ip/sldf5ad9865/alt_sld_fab.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 42315 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 371 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " clk~inputCLKENA0 " "Node  \"clk~inputCLKENA0\"" {  } { { "LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" { { 136 136 304 152 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 42558 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\|dreg\[1\] " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\|dreg\[1\]\"" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 949 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\|state.GET_WRITE_DATA " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\|state.GET_WRITE_DATA\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" 886 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 568 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"LevinsonDurbinTest:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 5200 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_cmd_width_adapter\|data_reg\[1\]~0 " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_cmd_width_adapter\|data_reg\[1\]~0\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" 462 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 8913 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_cmd_width_adapter\|use_reg " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_cmd_width_adapter\|use_reg\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" 302 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 282 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\|state.READ_SEND_WAIT " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\|state.READ_SEND_WAIT\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" 886 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 575 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:levinsondurbin_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[1\]~0 " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:levinsondurbin_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[1\]~0\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 9092 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_cmd_width_adapter\|out_data\[19\]~2 " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_cmd_width_adapter\|out_data\[19\]~2\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 8871 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\|out_data~0 " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\|out_data~0\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" 853 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 9118 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_cmd_width_adapter\|out_data\[22\]~1 " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_cmd_width_adapter\|out_data\[22\]~1\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 8870 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|Equal0~6 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|Equal0~6\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 8878 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|Equal4~0 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|Equal4~0\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 9453 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|Equal2~0 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|Equal2~0\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 9449 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|Equal0~0 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|Equal0~0\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 8869 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|Selector327~0 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|Selector327~0\"" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 840 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 8867 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|state.S150 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|state.S150\"" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 4799 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|state.S149 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|state.S149\"" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 4807 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|v2 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|v2\"" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 1868 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|v1 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|v1\"" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 1869 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|v_rc " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|v_rc\"" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 4802 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|state.S99 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|state.S99\"" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 4857 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|divide:div\|d2~0 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|divide:div\|d2~0\"" {  } { { "LDR/divide.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/divide.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 10695 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|divide:div\|run " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|divide:div\|run\"" {  } { { "LDR/divide.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/divide.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 2639 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861097 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1432867861097 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1432867861097 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputCLKENA0 " "Node  \"clk~inputCLKENA0\"" {  } { { "LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" { { 136 136 304 152 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 42558 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|comb~0 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 9343 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|comb~1 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|comb~1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 10694 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 42202 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|aL_1_tmp1\[20\]~0 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|aL_1_tmp1\[20\]~0\"" {  } { { "LDR/coeff_update.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 10701 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|aR_3_tmp2\[16\]~0 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|aR_3_tmp2\[16\]~0\"" {  } { { "LDR/coeff_update.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 10430 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|a0\[0\] " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|a0\[0\]\"" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 838 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 3235 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|reset " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|reset\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 5191 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 371 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|state.S0 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|state.S0\"" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 4956 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|run " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|run\"" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 4059 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|state.S150 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|state.S150\"" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 4799 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_cmd_width_adapter\|out_data\[19\]~2 " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_cmd_width_adapter\|out_data\[19\]~2\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 8871 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[8\] " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[8\]\"" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 1856 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[6\] " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[6\]\"" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 1854 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[2\] " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[2\]\"" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 1850 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[12\] " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[12\]\"" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 1860 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[7\] " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[7\]\"" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 1855 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[5\] " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[5\]\"" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 1853 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[11\] " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[11\]\"" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 1859 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[4\] " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[4\]\"" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 1852 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[9\] " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[9\]\"" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 1857 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[1\] " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[1\]\"" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 1849 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[10\] " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[10\]\"" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 1858 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[3\] " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[3\]\"" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 1851 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|Selector327~0 " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|Selector327~0\"" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 840 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 8867 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_cmd_width_adapter\|out_data\[22\]~1 " "Node  \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_cmd_width_adapter\|out_data\[22\]~1\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 8870 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|state.S135~DUPLICATE " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|state.S135~DUPLICATE\"" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 43593 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[0\] " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[0\]\"" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 1848 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_NODES_INFO" " LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[13\] " "Node  \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\|k\[13\]\"" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/" { { 0 { 0 ""} 0 1861 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432867861112 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1432867861112 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1432867861112 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "293 5 " "Design Assistant information: finished post-fitting analysis of current design -- generated 293 information messages and 5 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1432867861112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432867861705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 28 19:51:01 2015 " "Processing ended: Thu May 28 19:51:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432867861705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432867861705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432867861705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1432867861705 ""}
