<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `syscfg` mod in crate `rp2040_pac`."><meta name="keywords" content="rust, rustlang, rust-lang, syscfg"><title>rp2040_pac::syscfg - Rust</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled ><script id="default-settings"></script><script src="../../storage.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../rp2040_pac/index.html'><div class='logo-container rust-logo'><img src='../../rust-logo.png' alt='logo'></div></a><p class="location">Module syscfg</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Definitions</a></li></ul></div><p class="location"><a href="../index.html">rp2040_pac</a></p><script>window.sidebarCurrent = {name: "syscfg", ty: "mod", relpath: "../"};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><span class="help-button">?</span>
                <a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../src/rp2040_pac/syscfg.rs.html#1-95" title="goto source code">[src]</a></span><span class="in-band">Module <a href="../index.html">rp2040_pac</a>::<wbr><a class="mod" href="">syscfg</a></span></h1><div class="docblock"><p>Register block for various chip control signals</p>
</div><h2 id="modules" class="section-header"><a href="#modules">Modules</a></h2>
<table><tr class="module-item"><td><a class="mod" href="dbgforce/index.html" title="rp2040_pac::syscfg::dbgforce mod">dbgforce</a></td><td class="docblock-short"><p>Directly control the SWD debug port of either processor</p>
</td></tr><tr class="module-item"><td><a class="mod" href="mempowerdown/index.html" title="rp2040_pac::syscfg::mempowerdown mod">mempowerdown</a></td><td class="docblock-short"><p>Control power downs to memories. Set high to power down memories.\n Use with extreme caution</p>
</td></tr><tr class="module-item"><td><a class="mod" href="proc0_nmi_mask/index.html" title="rp2040_pac::syscfg::proc0_nmi_mask mod">proc0_nmi_mask</a></td><td class="docblock-short"><p>Processor core 0 NMI source mask\n Set a bit high to enable NMI from that IRQ</p>
</td></tr><tr class="module-item"><td><a class="mod" href="proc1_nmi_mask/index.html" title="rp2040_pac::syscfg::proc1_nmi_mask mod">proc1_nmi_mask</a></td><td class="docblock-short"><p>Processor core 1 NMI source mask\n Set a bit high to enable NMI from that IRQ</p>
</td></tr><tr class="module-item"><td><a class="mod" href="proc_config/index.html" title="rp2040_pac::syscfg::proc_config mod">proc_config</a></td><td class="docblock-short"><p>Configuration for processors</p>
</td></tr><tr class="module-item"><td><a class="mod" href="proc_in_sync_bypass/index.html" title="rp2040_pac::syscfg::proc_in_sync_bypass mod">proc_in_sync_bypass</a></td><td class="docblock-short"><p>For each bit, if 1, bypass the input synchronizer between that GPIO\n and the GPIO input register in the SIO. The input synchronizers should\n generally be unbypassed, to avoid injecting metastabilities into processors.\n If you're feeling brave, you can bypass to save two cycles of input\n latency. This register applies to GPIO 0...29.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="proc_in_sync_bypass_hi/index.html" title="rp2040_pac::syscfg::proc_in_sync_bypass_hi mod">proc_in_sync_bypass_hi</a></td><td class="docblock-short"><p>For each bit, if 1, bypass the input synchronizer between that GPIO\n and the GPIO input register in the SIO. The input synchronizers should\n generally be unbypassed, to avoid injecting metastabilities into processors.\n If you're feeling brave, you can bypass to save two cycles of input\n latency. This register applies to GPIO 30...35 (the QSPI IOs).</p>
</td></tr></table><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.RegisterBlock.html" title="rp2040_pac::syscfg::RegisterBlock struct">RegisterBlock</a></td><td class="docblock-short"><p>Register block</p>
</td></tr></table><h2 id="types" class="section-header"><a href="#types">Type Definitions</a></h2>
<table><tr class="module-item"><td><a class="type" href="type.DBGFORCE.html" title="rp2040_pac::syscfg::DBGFORCE type">DBGFORCE</a></td><td class="docblock-short"><p>Directly control the SWD debug port of either processor</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.MEMPOWERDOWN.html" title="rp2040_pac::syscfg::MEMPOWERDOWN type">MEMPOWERDOWN</a></td><td class="docblock-short"><p>Control power downs to memories. Set high to power down memories.\n Use with extreme caution</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.PROC0_NMI_MASK.html" title="rp2040_pac::syscfg::PROC0_NMI_MASK type">PROC0_NMI_MASK</a></td><td class="docblock-short"><p>Processor core 0 NMI source mask\n Set a bit high to enable NMI from that IRQ</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.PROC1_NMI_MASK.html" title="rp2040_pac::syscfg::PROC1_NMI_MASK type">PROC1_NMI_MASK</a></td><td class="docblock-short"><p>Processor core 1 NMI source mask\n Set a bit high to enable NMI from that IRQ</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.PROC_CONFIG.html" title="rp2040_pac::syscfg::PROC_CONFIG type">PROC_CONFIG</a></td><td class="docblock-short"><p>Configuration for processors</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.PROC_IN_SYNC_BYPASS.html" title="rp2040_pac::syscfg::PROC_IN_SYNC_BYPASS type">PROC_IN_SYNC_BYPASS</a></td><td class="docblock-short"><p>For each bit, if 1, bypass the input synchronizer between that GPIO\n and the GPIO input register in the SIO. The input synchronizers should\n generally be unbypassed, to avoid injecting metastabilities into processors.\n If you're feeling brave, you can bypass to save two cycles of input\n latency. This register applies to GPIO 0...29.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.PROC_IN_SYNC_BYPASS_HI.html" title="rp2040_pac::syscfg::PROC_IN_SYNC_BYPASS_HI type">PROC_IN_SYNC_BYPASS_HI</a></td><td class="docblock-short"><p>For each bit, if 1, bypass the input synchronizer between that GPIO\n and the GPIO input register in the SIO. The input synchronizers should\n generally be unbypassed, to avoid injecting metastabilities into processors.\n If you're feeling brave, you can bypass to save two cycles of input\n latency. This register applies to GPIO 30...35 (the QSPI IOs).</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../";window.currentCrate = "rp2040_pac";</script><script src="../../main.js"></script><script defer src="../../search-index.js"></script></body></html>