{
    "code": "module sequence_detector (\n    input logic clk,\n    input logic rst,\n    input logic din,\n    output logic detected\n);\n\n    typedef enum logic [1:0] {\n        S0 = 2'b00, // Initial state\n        S1 = 2'b01, // State after receiving '1'\n        S2 = 2'b10, // State after receiving '10'\n        S3 = 2'b11  // State after receiving '101'\n    } state_t;\n\n    state_t current_state, next_state;\n\n    // Synchronous reset and state transition logic\n    always @(posedge clk) begin\n        if (rst) begin\n            current_state <= S0;\n        end else begin\n            current_state <= next_state;\n        end\n    end\n\n    // Next state logic\n    always @(*) begin\n        case (current_state)\n            S0: next_state = (din) ? S1 : S0;\n            S1: next_state = (din) ? S1 : S2;\n            S2: next_state = (din) ? S3 : S0;\n            S3: next_state = (din) ? S1 : S2; // Loop back to S1 or S2\n            default: next_state = S0;\n        endcase\n    end\n\n    // Output logic\n    assign detected = (current_state == S3);\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "m"
    },
    "iterations_used": 3
}