Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/seven_seg_43.v" into library work
Parsing module <seven_seg_43>.
Analyzing Verilog file "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/pipeline_32.v" into library work
Parsing module <pipeline_32>.
Analyzing Verilog file "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/decoder_44.v" into library work
Parsing module <decoder_44>.
Analyzing Verilog file "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/counter_42.v" into library work
Parsing module <counter_42>.
Analyzing Verilog file "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/comparator_30.v" into library work
Parsing module <comparator_30>.
Analyzing Verilog file "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/bool_28.v" into library work
Parsing module <bool_28>.
Analyzing Verilog file "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/bitshift_31.v" into library work
Parsing module <bitshift_31>.
Analyzing Verilog file "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/addsub_29.v" into library work
Parsing module <adder_29>.
Analyzing Verilog file "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/reset_conditioner_2.v" into library work
Parsing module <reset_conditioner_2>.
Analyzing Verilog file "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/multi_seven_seg_26.v" into library work
Parsing module <multi_seven_seg_26>.
Analyzing Verilog file "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/lfsr_rand_23.v" into library work
Parsing module <lfsr_rand_23>.
Analyzing Verilog file "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/led_manager_27.v" into library work
Parsing module <led_manager_27>.
Analyzing Verilog file "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/edge_detector_3.v" into library work
Parsing module <edge_detector_3>.
Analyzing Verilog file "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/button_conditioner_13.v" into library work
Parsing module <button_conditioner_13>.
Analyzing Verilog file "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/alu_1.v" into library work
Parsing module <alu_1>.
Analyzing Verilog file "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu_1>.

Elaborating module <bool_28>.

Elaborating module <adder_29>.

Elaborating module <comparator_30>.

Elaborating module <bitshift_31>.
WARNING:HDLCompiler:1127 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 62: Assignment to M_alu16_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 63: Assignment to M_alu16_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 64: Assignment to M_alu16_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 65: Assignment to M_alu16_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 66: Assignment to M_alu16_getA ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 67: Assignment to M_alu16_getB ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 68: Assignment to M_alu16_getOpcode ignored, since the identifier is never used

Elaborating module <reset_conditioner_2>.

Elaborating module <edge_detector_3>.
WARNING:HDLCompiler:1127 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 135: Assignment to M_detectMoveLP2_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 142: Assignment to M_detectMoveRP2_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 149: Assignment to M_detectUpRm1P2_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 156: Assignment to M_detectDnRm2P2_out ignored, since the identifier is never used

Elaborating module <button_conditioner_13>.

Elaborating module <pipeline_32>.

Elaborating module <lfsr_rand_23>.

Elaborating module <multi_seven_seg_26>.

Elaborating module <counter_42>.

Elaborating module <seven_seg_43>.

Elaborating module <decoder_44>.

Elaborating module <led_manager_27>.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 406: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 411: Result of 16-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 419: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 424: Result of 16-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 463: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 468: Result of 16-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 476: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 481: Result of 16-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 520: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 525: Result of 16-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 533: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 538: Result of 16-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 578: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 583: Result of 16-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 591: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 596: Result of 16-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 635: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 640: Result of 16-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 648: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 653: Result of 16-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 692: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 697: Result of 16-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 705: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 710: Result of 16-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 787: Assignment to M_turn_blink_q ignored, since the identifier is never used
WARNING:Xst:2972 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 132. All outputs of instance <detectMoveLP2> of block <edge_detector_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 139. All outputs of instance <detectMoveRP2> of block <edge_detector_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 146. All outputs of instance <detectUpRm1P2> of block <edge_detector_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 153. All outputs of instance <detectDnRm2P2> of block <edge_detector_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 202. All outputs of instance <buttonMoveLP2> of block <button_conditioner_13> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 209. All outputs of instance <buttonMoveRP2> of block <button_conditioner_13> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 216. All outputs of instance <buttonRemove1P2> of block <button_conditioner_13> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 223. All outputs of instance <buttonRemove2P2> of block <button_conditioner_13> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 286. All outputs of instance <led_manager> of block <led_manager_27> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_button<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 57: Output port <getA> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 57: Output port <getB> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 57: Output port <getOpcode> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 57: Output port <z> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 57: Output port <v> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 57: Output port <n> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 57: Output port <overflow> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 132: Output port <out> of the instance <detectMoveLP2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 139: Output port <out> of the instance <detectMoveRP2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 146: Output port <out> of the instance <detectUpRm1P2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 153: Output port <out> of the instance <detectDnRm2P2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/mojo_top_0.v" line 286: Output port <led_output> of the instance <led_manager> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <M_leftstack_q>.
    Found 10-bit register for signal <M_middlestack_q>.
    Found 10-bit register for signal <M_rightstack_q>.
    Found 16-bit register for signal <M_playerscores_q>.
    Found 4-bit register for signal <M_states_q>.
    Found finite state machine <FSM_0> for signal <M_states_q>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 72                                             |
    | Inputs             | 12                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <M_playerscores_q[15]_GND_1_o_add_240_OUT> created at line 725.
    Found 4-bit adder for signal <M_playerscores_q[11]_GND_1_o_add_241_OUT> created at line 727.
    Found 4-bit adder for signal <M_playerscores_q[7]_GND_1_o_add_253_OUT> created at line 752.
    Found 4-bit adder for signal <M_playerscores_q[3]_GND_1_o_add_254_OUT> created at line 754.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 309
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 309
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 309
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 309
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 309
    Found 1-bit tristate buffer for signal <avr_rx> created at line 309
    Found 10-bit comparator greater for signal <n0104> created at line 734
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  74 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu_1>.
    Related source file is "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/alu_1.v".
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 96.
    Summary:
	inferred   4 Multiplexer(s).
Unit <alu_1> synthesized.

Synthesizing Unit <bool_28>.
    Related source file is "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/bool_28.v".
WARNING:Xst:647 - Input <opcode<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <bool_28> synthesized.

Synthesizing Unit <adder_29>.
    Related source file is "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/addsub_29.v".
WARNING:Xst:647 - Input <opcode<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <negative> created at line 25.
    Found 17-bit subtractor for signal <GND_4_o_GND_4_o_sub_3_OUT> created at line 32.
    Found 17-bit subtractor for signal <GND_4_o_a[15]_sub_7_OUT> created at line 38.
    Found 17-bit adder for signal <n0040> created at line 29.
    Found 16x16-bit multiplier for signal <n0033> created at line 35.
    Found 16x16-bit multiplier for signal <n0035> created at line 38.
    Found 17-bit 4-to-1 multiplexer for signal <actualsum> created at line 27.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <adder_29> synthesized.

Synthesizing Unit <div_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_6_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_6_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_6_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_6_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_6_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_6_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_6_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_6_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_6_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_6_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_6_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_6_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_6_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_6_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_6_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_6_o_b[15]_add_31_OUT> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_16u_16u> synthesized.

Synthesizing Unit <comparator_30>.
    Related source file is "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/comparator_30.v".
WARNING:Xst:647 - Input <opcode<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opcode<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <comparator> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
Unit <comparator_30> synthesized.

Synthesizing Unit <bitshift_31>.
    Related source file is "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/bitshift_31.v".
WARNING:Xst:647 - Input <opcode<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 23
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 26
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_3_OUT> created at line 29
    Found 16-bit 4-to-1 multiplexer for signal <z> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <bitshift_31> synthesized.

Synthesizing Unit <reset_conditioner_2>.
    Related source file is "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/reset_conditioner_2.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_2> synthesized.

Synthesizing Unit <edge_detector_3>.
    Related source file is "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/edge_detector_3.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_3> synthesized.

Synthesizing Unit <button_conditioner_13>.
    Related source file is "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/button_conditioner_13.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_11_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_13> synthesized.

Synthesizing Unit <pipeline_32>.
    Related source file is "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/pipeline_32.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_32> synthesized.

Synthesizing Unit <lfsr_rand_23>.
    Related source file is "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/lfsr_rand_23.v".
    Found 4-bit register for signal <M_curr_num_q>.
    Found 1-bit adder for signal <PWR_14_o_M_curr_num_q[3]_add_0_OUT<0>> created at line 32.
    Found 4-bit shifter logical right for signal <M_curr_num_q[3]_PWR_14_o_shift_right_1_OUT> created at line 32
    Found 4-bit comparator greater for signal <M_curr_num_q[3]_GND_13_o_LessThan_3_o> created at line 33
    Found 4-bit comparator greater for signal <M_curr_num_q[3]_GND_13_o_LessThan_4_o> created at line 36
    Found 4-bit comparator greater for signal <M_curr_num_q[3]_PWR_14_o_LessThan_5_o> created at line 39
    Found 4-bit comparator greater for signal <M_curr_num_q[3]_PWR_14_o_LessThan_6_o> created at line 42
    Found 4-bit comparator greater for signal <M_curr_num_q[3]_GND_13_o_LessThan_11_o> created at line 56
    Found 4-bit comparator greater for signal <M_curr_num_q[3]_GND_13_o_LessThan_12_o> created at line 59
    Found 4-bit comparator greater for signal <M_curr_num_q[3]_PWR_14_o_LessThan_13_o> created at line 62
    Found 4-bit comparator greater for signal <M_curr_num_q[3]_PWR_14_o_LessThan_14_o> created at line 65
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lfsr_rand_23> synthesized.

Synthesizing Unit <multi_seven_seg_26>.
    Related source file is "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/multi_seven_seg_26.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_14_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_26> synthesized.

Synthesizing Unit <counter_42>.
    Related source file is "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/counter_42.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_15_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_42> synthesized.

Synthesizing Unit <seven_seg_43>.
    Related source file is "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/seven_seg_43.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_43> synthesized.

Synthesizing Unit <decoder_44>.
    Related source file is "/home/ubuntu/Desktop/50002_1D/analog-arcade-50-002/nim/work/planAhead/nim/nim.srcs/sources_1/imports/verilog/decoder_44.v".
    Summary:
	no macro.
Unit <decoder_44> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 49
 1-bit adder                                           : 3
 16-bit subtractor                                     : 1
 17-bit adder                                          : 2
 17-bit addsub                                         : 1
 18-bit adder                                          : 3
 19-bit adder                                          : 2
 20-bit adder                                          : 8
 21-bit adder                                          : 2
 22-bit adder                                          : 2
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 25-bit adder                                          : 2
 26-bit adder                                          : 2
 27-bit adder                                          : 2
 28-bit adder                                          : 2
 29-bit adder                                          : 2
 30-bit adder                                          : 2
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 4-bit adder                                           : 5
# Registers                                            : 27
 1-bit register                                        : 6
 10-bit register                                       : 3
 16-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 6
 20-bit register                                       : 6
 4-bit register                                        : 4
# Comparators                                          : 42
 10-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 24
# Multiplexers                                         : 348
 1-bit 2-to-1 multiplexer                              : 276
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 26
 16-bit 2-to-1 multiplexer                             : 32
 16-bit 4-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 4
 18-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 6
# Logic shifters                                       : 7
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 1
 4-bit shifter logical right                           : 3
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 8
 1-bit xor2                                            : 7
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_13>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_13> synthesized (advanced).

Synthesizing (advanced) Unit <counter_42>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_42> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_43>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_43> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 26
 1-bit adder                                           : 3
 16-bit adder carry in                                 : 16
 16-bit subtractor                                     : 1
 17-bit addsub                                         : 1
 4-bit adder                                           : 5
# Counters                                             : 7
 18-bit up counter                                     : 1
 20-bit up counter                                     : 6
# Registers                                            : 80
 Flip-Flops                                            : 80
# Comparators                                          : 42
 10-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 24
# Multiplexers                                         : 347
 1-bit 2-to-1 multiplexer                              : 276
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 26
 16-bit 2-to-1 multiplexer                             : 32
 16-bit 4-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 4
 6-bit 2-to-1 multiplexer                              : 6
# Logic shifters                                       : 7
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 1
 4-bit shifter logical right                           : 3
# FSMs                                                 : 1
# Xors                                                 : 8
 1-bit xor2                                            : 7
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <mojo_top_0>: instances <randl>, <randm> of unit <lfsr_rand_23> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mojo_top_0>: instances <randl>, <randr> of unit <lfsr_rand_23> are equivalent, second instance is removed
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_states_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0100  | 0100
 0001  | 0001
 0011  | 0011
 0111  | 0111
 0101  | 0101
 0110  | 0110
 1000  | 1000
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <lfsr_rand_23> ...

Optimizing unit <alu_1> ...

Optimizing unit <adder_29> ...

Optimizing unit <div_16u_16u> ...
WARNING:Xst:1293 - FF/Latch <randl/M_curr_num_q_3> has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <randl/M_curr_num_q_2> has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <randl/M_curr_num_q_1> has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <randl/M_curr_num_q_0> has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 15.
FlipFlop M_states_q_FSM_FFd1 has been replicated 1 time(s)
FlipFlop M_states_q_FSM_FFd2 has been replicated 1 time(s)
FlipFlop M_states_q_FSM_FFd3 has been replicated 2 time(s)
FlipFlop M_states_q_FSM_FFd4 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <buttonMoveLP1/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <buttonMoveRP1/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <buttonRemove1P1/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <buttonRemove2P1/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <buttonStart/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <buttonReset/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 204
 Flip-Flops                                            : 204
# Shift Registers                                      : 6
 2-bit shift register                                  : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1408
#      GND                         : 18
#      INV                         : 23
#      LUT1                        : 132
#      LUT2                        : 31
#      LUT3                        : 72
#      LUT4                        : 87
#      LUT5                        : 270
#      LUT6                        : 140
#      MUXCY                       : 342
#      MUXF7                       : 1
#      VCC                         : 16
#      XORCY                       : 276
# FlipFlops/Latches                : 210
#      FD                          : 6
#      FDE                         : 6
#      FDR                         : 28
#      FDRE                        : 136
#      FDS                         : 4
#      FDSE                        : 30
# Shift Registers                  : 6
#      SRLC16E                     : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 7
#      OBUF                        : 13
#      OBUFT                       : 6
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             210  out of  11440     1%  
 Number of Slice LUTs:                  761  out of   5720    13%  
    Number used as Logic:               755  out of   5720    13%  
    Number used as Memory:                6  out of   1440     0%  
       Number used as SRL:                6

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    859
   Number with an unused Flip Flop:     649  out of    859    75%  
   Number with an unused LUT:            98  out of    859    11%  
   Number of fully used LUT-FF pairs:   112  out of    859    13%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  27  out of    102    26%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 216   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 82.769ns (Maximum Frequency: 12.082MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 7.275ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 82.769ns (frequency: 12.082MHz)
  Total number of paths / destination ports: 299115405743322828898304 / 569
-------------------------------------------------------------------------
Delay:               82.769ns (Levels of Logic = 150)
  Source:            buttonRemove1P1/M_ctr_q_3 (FF)
  Destination:       M_leftstack_q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: buttonRemove1P1/M_ctr_q_3 to M_leftstack_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  M_ctr_q_3 (M_ctr_q_3)
     LUT6:I0->O            3   0.254   0.994  out1 (buttonRemove1P1/out)
     end scope: 'buttonRemove1P1:buttonRemove1P1/out'
     begin scope: 'detectUpRm1P1:buttonRemove1P1/out'
     LUT6:I3->O           11   0.235   1.315  out1 (out)
     end scope: 'detectUpRm1P1:out'
     LUT6:I2->O           63   0.254   2.030  Mmux_M_alu16_b2 (M_alu16_b<1>)
     begin scope: 'alu16:b<1>'
     begin scope: 'alu16/addr:b<1>'
     begin scope: 'alu16/addr/a[15]_b[15]_div_4:b<1>'
     LUT2:I0->O            2   0.250   0.834  o<15>21 (o<15>)
     LUT2:I0->O            2   0.250   0.834  Mmux_a[0]_GND_6_o_MUX_126_o161 (a[15]_GND_6_o_MUX_111_o)
     LUT3:I1->O            3   0.250   0.874  o<14>21 (o<14>)
     LUT2:I0->O            4   0.250   0.804  Mmux_a[0]_GND_6_o_MUX_186_o151 (a[14]_GND_6_o_MUX_172_o)
     LUT2:I1->O            2   0.254   0.954  Madd_GND_6_o_b[15]_add_7_OUT_Madd_Madd_lut<14>1 (Madd_GND_6_o_b[15]_add_7_OUT_Madd_Madd_lut<14>)
     LUT3:I0->O            1   0.235   0.790  Madd_GND_6_o_b[15]_add_7_OUT_Madd_Madd_cy<14>11 (Madd_GND_6_o_b[15]_add_7_OUT_Madd_Madd_cy<14>)
     LUT3:I1->O            3   0.250   0.766  Mmux_a[0]_GND_6_o_MUX_244_o161 (a[15]_GND_6_o_MUX_229_o)
     LUT2:I1->O            1   0.254   0.000  Mcompar_o<12>_lut<1>1 (Mcompar_o<12>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<12>_cy<1> (Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<2> (Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<3> (Mcompar_o<12>_cy<3>)
     MUXCY:CI->O           5   0.235   1.117  Mcompar_o<12>_cy<4> (o<12>)
     LUT4:I0->O           11   0.254   1.039  Mmux_a[0]_GND_6_o_MUX_300_o141 (a[13]_GND_6_o_MUX_287_o)
     LUT2:I1->O            1   0.254   0.000  Mcompar_o<11>_lut<1>1 (Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<11>_cy<1> (Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<2> (Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<3> (Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          12   0.235   1.345  Mcompar_o<11>_cy<4> (o<11>)
     LUT4:I0->O            9   0.254   1.084  Mmux_a[0]_GND_6_o_MUX_354_o131 (a[12]_GND_6_o_MUX_342_o)
     LUT2:I0->O            1   0.250   0.000  Mcompar_o<10>_lut<1>1 (Mcompar_o<10>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<10>_cy<1> (Mcompar_o<10>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<2> (Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<3> (Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          32   0.023   1.520  Mcompar_o<10>_cy<4> (o<10>)
     LUT3:I2->O            5   0.254   0.840  Mmux_a[0]_GND_6_o_MUX_406_o161 (Mcompar_o<9>_lutdi3)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<9>_cy<3> (Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<4> (Mcompar_o<9>_cy<4>)
     MUXCY:CI->O          32   0.235   1.520  Mcompar_o<9>_cy<5> (o<9>)
     LUT3:I2->O            6   0.254   1.152  Mmux_a[0]_GND_6_o_MUX_456_o1151 (a[9]_GND_6_o_MUX_447_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<8>_lutdi (Mcompar_o<8>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<8>_cy<0> (Mcompar_o<8>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<1> (Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<2> (Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<3> (Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<4> (Mcompar_o<8>_cy<4>)
     MUXCY:CI->O          39   0.235   1.637  Mcompar_o<8>_cy<5> (o<8>)
     LUT3:I2->O            5   0.254   1.117  Mmux_a[0]_GND_6_o_MUX_504_o1141 (a[8]_GND_6_o_MUX_496_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<7>_lutdi (Mcompar_o<7>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<7>_cy<0> (Mcompar_o<7>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<1> (Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<2> (Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<3> (Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<4> (Mcompar_o<7>_cy<4>)
     MUXCY:CI->O          39   0.235   1.637  Mcompar_o<7>_cy<5> (o<7>)
     LUT3:I2->O            6   0.254   1.152  Mmux_a[0]_GND_6_o_MUX_550_o1131 (a[7]_GND_6_o_MUX_543_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<6>_lutdi (Mcompar_o<6>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<6>_cy<0> (Mcompar_o<6>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<1> (Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<2> (Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<3> (Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<4> (Mcompar_o<6>_cy<4>)
     MUXCY:CI->O          49   0.235   1.804  Mcompar_o<6>_cy<5> (o<6>)
     LUT3:I2->O            5   0.254   1.117  Mmux_a[0]_GND_6_o_MUX_594_o1121 (a[6]_GND_6_o_MUX_588_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<5>_lutdi (Mcompar_o<5>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<5>_cy<0> (Mcompar_o<5>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<1> (Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<2> (Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<3> (Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<4> (Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<5> (Mcompar_o<5>_cy<5>)
     MUXCY:CI->O          47   0.235   1.771  Mcompar_o<5>_cy<6> (o<5>)
     LUT3:I2->O            6   0.254   1.152  Mmux_a[0]_GND_6_o_MUX_636_o1111 (a[5]_GND_6_o_MUX_631_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<4>_lutdi (Mcompar_o<4>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<4>_cy<0> (Mcompar_o<4>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<1> (Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<2> (Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<3> (Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<4> (Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<5> (Mcompar_o<4>_cy<5>)
     MUXCY:CI->O          59   0.235   1.891  Mcompar_o<4>_cy<6> (o<4>)
     LUT3:I2->O            6   0.254   1.152  Mmux_a[0]_GND_6_o_MUX_676_o1101 (a[4]_GND_6_o_MUX_672_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<3>_lutdi (Mcompar_o<3>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<3>_cy<0> (Mcompar_o<3>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<1> (Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<2> (Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<3> (Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<4> (Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<5> (Mcompar_o<3>_cy<5>)
     MUXCY:CI->O          65   0.235   1.937  Mcompar_o<3>_cy<6> (o<3>)
     LUT3:I2->O            4   0.254   1.080  Mmux_a[0]_GND_6_o_MUX_714_o191 (a[3]_GND_6_o_MUX_711_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<2>_lutdi (Mcompar_o<2>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<2>_cy<0> (Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<1> (Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<2> (Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<3> (Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<4> (Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<5> (Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<6> (Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          42   0.235   1.687  Mcompar_o<2>_cy<7> (o<2>)
     LUT3:I2->O            4   0.254   1.080  Mmux_a[0]_GND_6_o_MUX_750_o181 (a[2]_GND_6_o_MUX_748_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<1>_lutdi (Mcompar_o<1>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<1>_cy<0> (Mcompar_o<1>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<1> (Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<2> (Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<3> (Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<4> (Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<5> (Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<6> (Mcompar_o<1>_cy<6>)
     MUXCY:CI->O          16   0.235   1.182  Mcompar_o<1>_cy<7> (o<1>)
     LUT3:I2->O            2   0.254   1.002  Mmux_n095081 (n0950<1>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<0>_lutdi (Mcompar_o<0>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<0>_cy<0> (Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<1> (Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<2> (Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<3> (Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<4> (Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<5> (Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<6> (Mcompar_o<0>_cy<6>)
     MUXCY:CI->O           1   0.235   0.681  Mcompar_o<0>_cy<7> (o<0>)
     end scope: 'alu16/addr/a[15]_b[15]_div_4:o<0>'
     DSP48A1:B0->M7        1   3.894   0.682  Mmult_n0035 (n0035<7>)
     LUT5:I4->O            1   0.254   0.000  Mmux_actualsum3_rs_lut<7> (Mmux_actualsum3_rs_lut<7>)
     XORCY:LI->O           1   0.149   0.958  Mmux_actualsum3_rs_xor<7> (outsum<7>)
     end scope: 'alu16/addr:outsum<7>'
     LUT5:I1->O            4   0.254   0.804  Mmux_out154 (out<7>)
     end scope: 'alu16:out<7>'
     LUT2:I1->O            1   0.254   1.137  out12 (out11)
     LUT6:I0->O            6   0.254   0.876  out17 (M_alu16_out[15]_reduce_or_251_o)
     LUT3:I2->O           18   0.254   1.235  M_alu16_out[15]_GND_1_o_AND_318_o1 (M_alu16_out[15]_GND_1_o_AND_318_o)
     LUT6:I5->O           68   0.254   1.960  Mmux_M_alu16_b1 (M_alu16_b<0>)
     begin scope: 'alu16:b<0>'
     begin scope: 'alu16/addr:b<0>'
     DSP48A1:A0->M0        1   3.265   0.682  Mmult_n0033 (n0033<0>)
     LUT4:I3->O            1   0.254   0.910  Mmux_actualsum3_A18 (Mmux_actualsum3_rs_A<0>)
     LUT3:I0->O            1   0.235   0.000  Mmux_actualsum3_rs_lut<0> (Mmux_actualsum3_rs_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mmux_actualsum3_rs_cy<0> (Mmux_actualsum3_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<1> (Mmux_actualsum3_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<2> (Mmux_actualsum3_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<3> (Mmux_actualsum3_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<4> (Mmux_actualsum3_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<5> (Mmux_actualsum3_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<6> (Mmux_actualsum3_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<7> (Mmux_actualsum3_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<8> (Mmux_actualsum3_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<9> (Mmux_actualsum3_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<10> (Mmux_actualsum3_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<11> (Mmux_actualsum3_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<12> (Mmux_actualsum3_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<13> (Mmux_actualsum3_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<14> (Mmux_actualsum3_rs_cy<14>)
     MUXCY:CI->O           0   0.023   0.000  Mmux_actualsum3_rs_cy<15> (Mmux_actualsum3_rs_cy<15>)
     XORCY:CI->O           1   0.206   0.790  Mmux_actualsum3_rs_xor<16> (neg)
     end scope: 'alu16/addr:neg'
     LUT2:I0->O            1   0.250   0.958  Mmux_out24 (Mmux_out23)
     LUT6:I2->O           12   0.254   1.177  Mmux_out29 (out<0>)
     end scope: 'alu16:out<0>'
     LUT6:I4->O            1   0.250   0.000  M_rightstack_q_0_dpot (M_rightstack_q_0_dpot)
     FDSE:D                    0.074          M_rightstack_q_0
    ----------------------------------------
    Total                     82.769ns (26.528ns logic, 56.241ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 176 / 11
-------------------------------------------------------------------------
Offset:              7.275ns (Levels of Logic = 4)
  Source:            seg/ctr/M_ctr_q_16 (FF)
  Destination:       io_seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: seg/ctr/M_ctr_q_16 to io_seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.525   1.463  M_ctr_q_16 (M_ctr_q_16)
     end scope: 'seg/ctr:value<0>'
     end scope: 'seg:M_ctr_q_16'
     LUT6:I0->O            7   0.254   1.186  Sh431 (Sh43)
     LUT4:I0->O            1   0.254   0.681  io_seg<3>1 (io_seg_3_OBUF)
     OBUF:I->O                 2.912          io_seg_3_OBUF (io_seg<3>)
    ----------------------------------------
    Total                      7.275ns (3.945ns logic, 3.330ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   82.769|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.79 secs
 
--> 


Total memory usage is 406724 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :   15 (   0 filtered)

