#Timing report of worst 10 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: out1.Q[0] (dffsre at (13,1) clocked by clock0)
Endpoint  : out:out1.outpad[0] (.output at (15,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
out1.C[0] (dffsre at (13,1))                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
out1.Q[0] (dffsre at (13,1)) [clock-to-output]                   0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:34763 side:TOP (13,1))                                   0.000     2.951
| (CHANX:724964 L4 length:3 (13,1)->(16,1))                      0.120     3.071
| (CHANY:1164945 L4 length:0 (13,1)->(13,1))                     0.120     3.191
| (CHANX:719302 L4 length:3 (14,0)->(17,0))                      0.120     3.311
| (IPIN:5872 side:TOP (15,0))                                    0.164     3.475
| (intra 'io' routing)                                           0.118     3.592
out:out1.outpad[0] (.output at (15,0))                           0.000     3.592
data arrival time                                                          3.592

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.592
--------------------------------------------------------------------------------
slack (MET)                                                                2.208


#Path 2
Startpoint: in2_reg.Q[0] (dffsre at (13,1) clocked by clock0)
Endpoint  : reg1_and_o.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
in2_reg.C[0] (dffsre at (13,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
in2_reg.Q[0] (dffsre at (13,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.889     3.698
and1_o.in[5] (.names at (13,1))                                  0.000     3.698
| (primitive '.names' combinational delay)                       0.260     3.958
and1_o.out[0] (.names at (13,1))                                 0.000     3.958
| (intra 'clb' routing)                                          0.000     3.958
reg1_and_o.D[0] (dffsre at (13,1))                               0.000     3.958
data arrival time                                                          3.958

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
reg1_and_o.C[0] (dffsre at (13,1))                               0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.958
--------------------------------------------------------------------------------
slack (MET)                                                                4.878


#Path 3
Startpoint: reg1_and_o.Q[0] (dffsre at (13,1) clocked by clock0)
Endpoint  : reg2_and_o.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg1_and_o.C[0] (dffsre at (13,1))                               0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg1_and_o.Q[0] (dffsre at (13,1)) [clock-to-output]             0.000     2.809
| (intra 'clb' routing)                                          0.576     3.385
reg2_and_o.D[0] (dffsre at (13,1))                               0.000     3.385
data arrival time                                                          3.385

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
reg2_and_o.C[0] (dffsre at (13,1))                               0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.385
--------------------------------------------------------------------------------
slack (MET)                                                                5.451


#Path 4
Startpoint: reg2_and_o.Q[0] (dffsre at (13,1) clocked by clock0)
Endpoint  : out1.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg2_and_o.C[0] (dffsre at (13,1))                               0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg2_and_o.Q[0] (dffsre at (13,1)) [clock-to-output]             0.000     2.809
| (intra 'clb' routing)                                          0.526     3.335
out1.D[0] (dffsre at (13,1))                                     0.000     3.335
data arrival time                                                          3.335

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
out1.C[0] (dffsre at (13,1))                                     0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.335
--------------------------------------------------------------------------------
slack (MET)                                                                5.501


#Path 5
Startpoint: in4.inpad[0] (.input at (12,0) clocked by clock0)
Endpoint  : in4_reg.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
in4.inpad[0] (.input at (12,0))                                  0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (OPIN:4622 side:TOP (12,0))                                    0.000     1.099
| (CHANX:719143 L1 length:0 (12,0)->(12,0))                      0.108     1.207
| (CHANY:1155208 L1 length:0 (11,1)->(11,1))                     0.108     1.315
| (CHANX:724892 L4 length:3 (12,1)->(15,1))                      0.120     1.435
| (IPIN:34782 side:TOP (13,1))                                   0.164     1.599
| (intra 'clb' routing)                                          0.488     2.087
in4_reg.D[0] (dffsre at (13,1))                                  0.000     2.087
data arrival time                                                          2.087

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
in4_reg.C[0] (dffsre at (13,1))                                  0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -2.087
--------------------------------------------------------------------------------
slack (MET)                                                                6.749


#Path 6
Startpoint: in6.inpad[0] (.input at (13,0) clocked by clock0)
Endpoint  : in6_reg.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
in6.inpad[0] (.input at (13,0))                                  0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (OPIN:5026 side:TOP (13,0))                                    0.000     1.099
| (CHANX:719221 L1 length:0 (13,0)->(13,0))                      0.108     1.207
| (CHANY:1160074 L1 length:0 (12,1)->(12,1))                     0.108     1.315
| (CHANX:724958 L4 length:3 (13,1)->(16,1))                      0.120     1.435
| (IPIN:34785 side:TOP (13,1))                                   0.164     1.599
| (intra 'clb' routing)                                          0.488     2.087
in6_reg.D[0] (dffsre at (13,1))                                  0.000     2.087
data arrival time                                                          2.087

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
in6_reg.C[0] (dffsre at (13,1))                                  0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -2.087
--------------------------------------------------------------------------------
slack (MET)                                                                6.749


#Path 7
Startpoint: in2.inpad[0] (.input at (11,0) clocked by clock0)
Endpoint  : in2_reg.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
in2.inpad[0] (.input at (11,0))                                  0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (OPIN:4228 side:TOP (11,0))                                    0.000     1.099
| (CHANX:719090 L4 length:3 (11,0)->(14,0))                      0.120     1.219
| (CHANY:1164930 L1 length:0 (13,1)->(13,1))                     0.108     1.327
| (CHANX:724941 L1 length:0 (13,1)->(13,1))                      0.108     1.435
| (IPIN:34793 side:TOP (13,1))                                   0.164     1.599
| (intra 'clb' routing)                                          0.428     2.027
in2_reg.D[0] (dffsre at (13,1))                                  0.000     2.027
data arrival time                                                          2.027

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
in2_reg.C[0] (dffsre at (13,1))                                  0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -2.027
--------------------------------------------------------------------------------
slack (MET)                                                                6.809


#Path 8
Startpoint: in5.inpad[0] (.input at (13,0) clocked by clock0)
Endpoint  : in5_reg.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
in5.inpad[0] (.input at (13,0))                                  0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (OPIN:5002 side:TOP (13,0))                                    0.000     1.099
| (CHANX:719196 L1 length:0 (13,0)->(13,0))                      0.108     1.207
| (CHANY:1165084 L4 length:1 (13,1)->(13,2))                     0.120     1.327
| (CHANX:724951 L1 length:0 (13,1)->(13,1))                      0.108     1.435
| (IPIN:34798 side:TOP (13,1))                                   0.164     1.599
| (intra 'clb' routing)                                          0.328     1.927
in5_reg.D[0] (dffsre at (13,1))                                  0.000     1.927
data arrival time                                                          1.927

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
in5_reg.C[0] (dffsre at (13,1))                                  0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -1.927
--------------------------------------------------------------------------------
slack (MET)                                                                6.909


#Path 9
Startpoint: in1.inpad[0] (.input at (11,0) clocked by clock0)
Endpoint  : in1_reg.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
in1.inpad[0] (.input at (11,0))                                  0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (OPIN:4208 side:TOP (11,0))                                    0.000     1.099
| (CHANX:719094 L4 length:3 (11,0)->(14,0))                      0.120     1.219
| (CHANY:1164942 L1 length:0 (13,1)->(13,1))                     0.108     1.327
| (CHANX:724737 L4 length:3 (13,1)->(10,1))                      0.120     1.447
| (IPIN:34781 side:TOP (13,1))                                   0.164     1.611
| (intra 'clb' routing)                                          0.278     1.889
in1_reg.D[0] (dffsre at (13,1))                                  0.000     1.889
data arrival time                                                          1.889

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
in1_reg.C[0] (dffsre at (13,1))                                  0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -1.889
--------------------------------------------------------------------------------
slack (MET)                                                                6.947


#Path 10
Startpoint: in3.inpad[0] (.input at (12,0) clocked by clock0)
Endpoint  : in3_reg.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
in3.inpad[0] (.input at (12,0))                                  0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                    0.000     1.099
| (CHANX:719184 L4 length:3 (12,0)->(15,0))                      0.120     1.219
| (CHANY:1164994 L4 length:2 (13,1)->(13,3))                     0.120     1.339
| (IPIN:34823 side:RIGHT (13,1))                                 0.164     1.503
| (intra 'clb' routing)                                          0.278     1.781
in3_reg.D[0] (dffsre at (13,1))                                  0.000     1.781
data arrival time                                                          1.781

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
in3_reg.C[0] (dffsre at (13,1))                                  0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -1.781
--------------------------------------------------------------------------------
slack (MET)                                                                7.055


#End of timing report
