Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4554e313984147d98653c3710bced485 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_32bits_tb_behav xil_defaultlib.adder_32bits_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ci' [D:/lab8/src/adder_4bits_mux.v:8]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ci' [D:/lab8/src/adder_4bits_mux.v:9]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_32bits.v" Line 1. Module adder_32bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits.v" Line 1. Module adder_4bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits_mux.v" Line 1. Module adder_4bits_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits.v" Line 1. Module adder_4bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits.v" Line 1. Module adder_4bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits_mux.v" Line 1. Module adder_4bits_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits.v" Line 1. Module adder_4bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits.v" Line 1. Module adder_4bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits_mux.v" Line 1. Module adder_4bits_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits.v" Line 1. Module adder_4bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits.v" Line 1. Module adder_4bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits_mux.v" Line 1. Module adder_4bits_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits.v" Line 1. Module adder_4bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits.v" Line 1. Module adder_4bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits_mux.v" Line 1. Module adder_4bits_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits.v" Line 1. Module adder_4bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits.v" Line 1. Module adder_4bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits_mux.v" Line 1. Module adder_4bits_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits.v" Line 1. Module adder_4bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits.v" Line 1. Module adder_4bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits_mux.v" Line 1. Module adder_4bits_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits.v" Line 1. Module adder_4bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/lab8/src/adder_4bits.v" Line 1. Module adder_4bits doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_4bits
Compiling module xil_defaultlib.adder_4bits_mux
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.adder_32bits_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_32bits_tb_behav
