#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Feb 27 13:52:42 2019
# Process ID: 6980
# Current directory: T:/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7952 T:\project_4\project_4.xpr
# Log file: T:/project_4/vivado.log
# Journal file: T:/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project T:/project_4/project_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj MULT_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MB
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MULT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MUXB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXB
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/PROD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROD
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sim_1/new/MULT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 62c0be138e51452cb0a66bba30e1b646 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULT_tb_behav xil_defaultlib.MULT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port qb [T:/project_4/project_4.srcs/sources_1/new/MULT.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MB
Compiling module xil_defaultlib.MA
Compiling module xil_defaultlib.MUXB
Compiling module xil_defaultlib.ADDER
Compiling module xil_defaultlib.PROD
Compiling module xil_defaultlib.MULT
Compiling module xil_defaultlib.MULT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULT_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source T:/project_4/project_4.sim/sim_1/behav/xsim.dir/MULT_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'T:/project_4/project_4.sim/sim_1/behav/xsim.dir/MULT_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 27 13:53:23 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 27 13:53:23 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULT_tb_behav -key {Behavioral:sim_1:Functional:MULT_tb} -tclbatch {MULT_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source MULT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 835.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj MULT_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MB
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MULT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MUXB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXB
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/PROD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROD
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sim_1/new/MULT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 62c0be138e51452cb0a66bba30e1b646 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULT_tb_behav xil_defaultlib.MULT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port qb [T:/project_4/project_4.srcs/sources_1/new/MULT.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MB
Compiling module xil_defaultlib.MA
Compiling module xil_defaultlib.MUXB
Compiling module xil_defaultlib.ADDER
Compiling module xil_defaultlib.PROD
Compiling module xil_defaultlib.MULT
Compiling module xil_defaultlib.MULT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULT_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source T:/project_4/project_4.sim/sim_1/behav/xsim.dir/MULT_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'T:/project_4/project_4.sim/sim_1/behav/xsim.dir/MULT_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 27 14:07:45 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 27 14:07:45 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULT_tb_behav -key {Behavioral:sim_1:Functional:MULT_tb} -tclbatch {MULT_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source MULT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 886.305 ; gain = 40.961
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj MULT_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MB
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MULT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MUXB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXB
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/PROD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROD
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sim_1/new/MULT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 62c0be138e51452cb0a66bba30e1b646 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULT_tb_behav xil_defaultlib.MULT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port qb [T:/project_4/project_4.srcs/sources_1/new/MULT.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MB
Compiling module xil_defaultlib.MA
Compiling module xil_defaultlib.MUXB
Compiling module xil_defaultlib.ADDER
Compiling module xil_defaultlib.PROD
Compiling module xil_defaultlib.MULT
Compiling module xil_defaultlib.MULT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULT_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source T:/project_4/project_4.sim/sim_1/behav/xsim.dir/MULT_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'T:/project_4/project_4.sim/sim_1/behav/xsim.dir/MULT_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 27 14:10:50 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 27 14:10:50 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULT_tb_behav -key {Behavioral:sim_1:Functional:MULT_tb} -tclbatch {MULT_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source MULT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 886.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj MULT_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MB
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MULT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MUXB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXB
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/PROD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROD
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sim_1/new/MULT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 62c0be138e51452cb0a66bba30e1b646 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULT_tb_behav xil_defaultlib.MULT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port qb [T:/project_4/project_4.srcs/sources_1/new/MULT.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MB
Compiling module xil_defaultlib.MA
Compiling module xil_defaultlib.MUXB
Compiling module xil_defaultlib.ADDER
Compiling module xil_defaultlib.PROD
Compiling module xil_defaultlib.MULT
Compiling module xil_defaultlib.MULT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULT_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source T:/project_4/project_4.sim/sim_1/behav/xsim.dir/MULT_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'T:/project_4/project_4.sim/sim_1/behav/xsim.dir/MULT_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 27 14:30:01 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 27 14:30:01 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULT_tb_behav -key {Behavioral:sim_1:Functional:MULT_tb} -tclbatch {MULT_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source MULT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 886.305 ; gain = 0.000
set_property top PROD [current_fileset]
set_property top PROD_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/MULT_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj PROD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/PROD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROD
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sim_1/new/PROD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROD_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 62c0be138e51452cb0a66bba30e1b646 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROD_tb_behav xil_defaultlib.PROD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port p [T:/project_4/project_4.srcs/sim_1/new/PROD_tb.v:28]
ERROR: [VRFC 10-529] concurrent assignment to a non-net clk is not permitted [T:/project_4/project_4.srcs/sim_1/new/PROD_tb.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/project_4/project_4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/project_4/project_4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/MULT_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj PROD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/PROD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROD
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sim_1/new/PROD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROD_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 62c0be138e51452cb0a66bba30e1b646 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROD_tb_behav xil_defaultlib.PROD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PROD
Compiling module xil_defaultlib.PROD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PROD_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source T:/project_4/project_4.sim/sim_1/behav/xsim.dir/PROD_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'T:/project_4/project_4.sim/sim_1/behav/xsim.dir/PROD_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 27 15:19:11 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 27 15:19:11 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROD_tb_behav -key {Behavioral:sim_1:Functional:PROD_tb} -tclbatch {PROD_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source PROD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 886.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/MULT_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj PROD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/PROD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROD
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sim_1/new/PROD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROD_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 62c0be138e51452cb0a66bba30e1b646 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROD_tb_behav xil_defaultlib.PROD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PROD
Compiling module xil_defaultlib.PROD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PROD_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source T:/project_4/project_4.sim/sim_1/behav/xsim.dir/PROD_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'T:/project_4/project_4.sim/sim_1/behav/xsim.dir/PROD_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 27 15:24:54 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 27 15:24:54 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROD_tb_behav -key {Behavioral:sim_1:Functional:PROD_tb} -tclbatch {PROD_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source PROD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 906.910 ; gain = 0.000
set_property top MULT [current_fileset]
set_property top MULT_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/MULT_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/PROD_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj MULT_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MB
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MULT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MUXB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXB
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/PROD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROD
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sim_1/new/MULT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 62c0be138e51452cb0a66bba30e1b646 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULT_tb_behav xil_defaultlib.MULT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MB
Compiling module xil_defaultlib.MA
Compiling module xil_defaultlib.MUXB
Compiling module xil_defaultlib.ADDER
Compiling module xil_defaultlib.PROD
Compiling module xil_defaultlib.MULT
Compiling module xil_defaultlib.MULT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULT_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source T:/project_4/project_4.sim/sim_1/behav/xsim.dir/MULT_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'T:/project_4/project_4.sim/sim_1/behav/xsim.dir/MULT_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 27 16:42:26 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 27 16:42:26 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULT_tb_behav -key {Behavioral:sim_1:Functional:MULT_tb} -tclbatch {MULT_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source MULT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 906.910 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/MULT_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/PROD_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:T:/project_4/project_4.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj MULT_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MB
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MULT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/MUXB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXB
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sources_1/new/PROD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROD
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.srcs/sim_1/new/MULT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 62c0be138e51452cb0a66bba30e1b646 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULT_tb_behav xil_defaultlib.MULT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MB
Compiling module xil_defaultlib.MA
Compiling module xil_defaultlib.MUXB
Compiling module xil_defaultlib.ADDER
Compiling module xil_defaultlib.PROD
Compiling module xil_defaultlib.MULT
Compiling module xil_defaultlib.MULT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULT_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source T:/project_4/project_4.sim/sim_1/behav/xsim.dir/MULT_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'T:/project_4/project_4.sim/sim_1/behav/xsim.dir/MULT_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 27 16:44:17 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 27 16:44:17 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'T:/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULT_tb_behav -key {Behavioral:sim_1:Functional:MULT_tb} -tclbatch {MULT_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source MULT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 906.910 ; gain = 0.000
