# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../risc_v_cpu.srcs/sources_1/new/fulladder.sv" \
"../../../../risc_v_cpu.srcs/sources_1/new/fulladder32.sv" \
"../../../../../../../APS/Labs/01. Adder/lab_01.tb_fulladder32.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
