<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [patch 1/3] ARM: disassembly fixes for	LDC/STC/MRRC/MCRR
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-December/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%201/3%5D%20ARM%3A%20disassembly%20fixes%20for%0A%09LDC/STC/MRRC/MCRR&In-Reply-To=%3C200912111506.45823.david-b%40pacbell.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="013477.html">
   <LINK REL="Next"  HREF="013490.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [patch 1/3] ARM: disassembly fixes for	LDC/STC/MRRC/MCRR</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%201/3%5D%20ARM%3A%20disassembly%20fixes%20for%0A%09LDC/STC/MRRC/MCRR&In-Reply-To=%3C200912111506.45823.david-b%40pacbell.net%3E"
       TITLE="[Openocd-development] [patch 1/3] ARM: disassembly fixes for	LDC/STC/MRRC/MCRR">david-b at pacbell.net
       </A><BR>
    <I>Sat Dec 12 00:06:45 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="013477.html">[Openocd-development] [PATCH 2/4] optimisation: tiny	optimisation for embedded ice
</A></li>
        <LI>Next message: <A HREF="013490.html">[Openocd-development] [patch 2/3] ARM11: minor cleanup,	mostly ITR comments
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13488">[ date ]</a>
              <a href="thread.html#13488">[ thread ]</a>
              <a href="subject.html#13488">[ subject ]</a>
              <a href="author.html#13488">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Properly detect all of these, including the &quot;2&quot; variants;
and bugfix parameter display for LDC and STC.
---
 src/target/arm_disassembler.c |   51 +++++++++++++++++++++++++---------------
 1 file changed, 33 insertions(+), 18 deletions(-)

--- a/src/target/arm_disassembler.c
+++ b/src/target/arm_disassembler.c
@@ -288,8 +288,13 @@ static int evaluate_ldc_stc_mcrr_mrrc(ui
 			mnemonic = &quot;MRRC&quot;;
 		}
 
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s p%i, %x, r%i, r%i, c%i&quot;,
-				 address, opcode, mnemonic, COND(opcode), cp_num, cp_opcode, Rd, Rn, CRm);
+		snprintf(instruction-&gt;text, 128,
+				&quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32
+				&quot;\t%s%s%s p%i, %x, r%i, r%i, c%i&quot;,
+				 address, opcode, mnemonic,
+				((opcode &amp; 0xf0000000) == 0xf0000000)
+						? &quot;2&quot; : COND(opcode),
+				 COND(opcode), cp_num, cp_opcode, Rd, Rn, CRm);
 	}
 	else /* LDC or STC */
 	{
@@ -300,7 +305,7 @@ static int evaluate_ldc_stc_mcrr_mrrc(ui
 
 		CRd = (opcode &amp; 0xf000) &gt;&gt; 12;
 		Rn = (opcode &amp; 0xf0000) &gt;&gt; 16;
-		offset = (opcode &amp; 0xff);
+		offset = (opcode &amp; 0xff) &lt;&lt; 2;
 
 		/* load/store */
 		if (opcode &amp; 0x00100000)
@@ -318,19 +323,27 @@ static int evaluate_ldc_stc_mcrr_mrrc(ui
 		N = (opcode &amp; 0x00400000) &gt;&gt; 22;
 
 		/* addressing modes */
-		if ((opcode &amp; 0x01200000) == 0x01000000) /* immediate offset */
-			snprintf(addressing_mode, 32, &quot;[r%i, #%s0x%2.2x*4]&quot;, Rn, (U) ? &quot;&quot; : &quot;-&quot;, offset);
-		else if ((opcode &amp; 0x01200000) == 0x01200000) /* immediate pre-indexed */
-			snprintf(addressing_mode, 32, &quot;[r%i, #%s0x%2.2x*4]!&quot;, Rn, (U) ? &quot;&quot; : &quot;-&quot;, offset);
-		else if ((opcode &amp; 0x01200000) == 0x00200000) /* immediate post-indexed */
-			snprintf(addressing_mode, 32, &quot;[r%i], #%s0x%2.2x*4&quot;, Rn, (U) ? &quot;&quot; : &quot;-&quot;, offset);
+		if ((opcode &amp; 0x01200000) == 0x01000000) /* offset */
+			snprintf(addressing_mode, 32, &quot;[r%i, #%s%d]&quot;,
+					Rn, U ? &quot;&quot; : &quot;-&quot;, offset);
+		else if ((opcode &amp; 0x01200000) == 0x01200000) /* pre-indexed */
+			snprintf(addressing_mode, 32, &quot;[r%i, #%s%d]!&quot;,
+					Rn, U ? &quot;&quot; : &quot;-&quot;, offset);
+		else if ((opcode &amp; 0x01200000) == 0x00200000) /* post-indexed */
+			snprintf(addressing_mode, 32, &quot;[r%i], #%s%d&quot;,
+					Rn, U ? &quot;&quot; : &quot;-&quot;, offset);
 		else if ((opcode &amp; 0x01200000) == 0x00000000) /* unindexed */
-			snprintf(addressing_mode, 32, &quot;[r%i], #0x%2.2x&quot;, Rn, offset);
+			snprintf(addressing_mode, 32, &quot;[r%i], {%d}&quot;,
+					Rn, offset &gt;&gt; 2);
 
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\t%s%s%s p%i, c%i, %s&quot;,
-				 address, opcode, mnemonic, ((opcode &amp; 0xf0000000) == 0xf0000000) ? COND(opcode) : &quot;2&quot;,
-				 (N) ? &quot;L&quot; : &quot;&quot;,
-				 cp_num, CRd, addressing_mode);
+		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32
+				&quot;\t0x%8.8&quot; PRIx32
+				&quot;\t%s%s%s p%i, c%i, %s&quot;,
+				address, opcode, mnemonic,
+				((opcode &amp; 0xf0000000) == 0xf0000000)
+						? &quot;2&quot; : COND(opcode),
+				(opcode &amp; (1 &lt;&lt; 22)) ? &quot;L&quot; : &quot;&quot;,
+				cp_num, CRd, addressing_mode);
 	}
 
 	return ERROR_OK;
@@ -1638,7 +1651,8 @@ static int evaluate_data_proc(uint32_t o
 	return ERROR_OK;
 }
 
-int arm_evaluate_opcode(uint32_t opcode, uint32_t address, struct arm_instruction *instruction)
+int arm_evaluate_opcode(uint32_t opcode, uint32_t address,
+		struct arm_instruction *instruction)
 {
 	/* clear fields, to avoid confusion */
 	memset(instruction, 0, sizeof(struct arm_instruction));
@@ -1760,7 +1774,7 @@ int arm_evaluate_opcode(uint32_t opcode,
 	}
 
 	/* catch opcodes with [27:25] = b110 */
-	if ((opcode &amp; 0x0e000000) == 0x0a000000)
+	if ((opcode &amp; 0x0e000000) == 0x0c000000)
 	{
 		/* Coprocessor load/store and double register transfers */
 		return evaluate_ldc_stc_mcrr_mrrc(opcode, address, instruction);
@@ -1782,7 +1796,8 @@ int arm_evaluate_opcode(uint32_t opcode,
 			return evaluate_cdp_mcr_mrc(opcode, address, instruction);
 	}
 
-	LOG_ERROR(&quot;should never reach this point&quot;);
+	LOG_ERROR(&quot;ARM: should never reach this point (opcode=%08x)&quot;,
+			(unsigned) opcode);
 	return -1;
 }
 
@@ -2796,7 +2811,7 @@ int thumb_evaluate_opcode(uint16_t opcod
 		}
 	}
 
-	LOG_ERROR(&quot;should never reach this point (opcode=%04x)&quot;,opcode);
+	LOG_ERROR(&quot;Thumb: should never reach this point (opcode=%04x)&quot;, opcode);
 	return -1;
 }
 

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="013477.html">[Openocd-development] [PATCH 2/4] optimisation: tiny	optimisation for embedded ice
</A></li>
	<LI>Next message: <A HREF="013490.html">[Openocd-development] [patch 2/3] ARM11: minor cleanup,	mostly ITR comments
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13488">[ date ]</a>
              <a href="thread.html#13488">[ thread ]</a>
              <a href="subject.html#13488">[ subject ]</a>
              <a href="author.html#13488">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
