/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module Q6FSM(clk, reset, w, z);
  input clk;
  wire clk;
  input reset;
  wire reset;
  input w;
  wire w;
  output z;
  wire z;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire [1:0] _09_;
  wire [1:0] _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire [11:0] _19_;
  wire [11:0] _20_;
  wire [3:0] _21_;
  wire [2:0] _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  reg [2:0] state;
  always @(posedge clk)
    if (_00_) state[2] <= 1'h0;
    else state[2] <= _22_[2];
  always @(posedge clk)
    if (_00_) state[1] <= 1'h0;
    else state[1] <= _22_[1];
  always @(posedge clk)
    if (_00_) state[0] <= 1'h0;
    else state[0] <= _22_[0];
  assign _04_ = ~_25_;
  assign _02_ = ~state[0];
  assign _01_ = ~state[1];
  assign _03_ = ~state[2];
  assign _20_[9] = _19_[9] & _21_[3];
  assign _20_[8] = _19_[9] & _21_[2];
  assign _20_[4] = w & _21_[1];
  assign _20_[5] = _19_[9] & _21_[1];
  assign _20_[0] = w & _20_[1];
  assign _21_[1] = _18_ | _23_;
  assign _20_[1] = _17_ | _24_;
  assign _05_ = _02_ | state[1];
  assign _12_ = _05_ | _03_;
  assign _06_ = state[0] | state[1];
  assign _13_ = _06_ | _03_;
  assign _07_ = _02_ | _01_;
  assign _14_ = _07_ | state[2];
  assign _08_ = state[0] | _01_;
  assign _15_ = _08_ | state[2];
  assign _16_ = _05_ | state[2];
  assign _22_[2] = _20_[5] | _20_[8];
  assign _22_[1] = _20_[1] | _20_[4];
  assign _09_[0] = _20_[0] | _20_[4];
  assign _09_[1] = _20_[8] | _20_[9];
  assign _22_[0] = _09_[0] | _09_[1];
  assign _10_[0] = _20_[1] | _21_[1];
  assign _10_[1] = _21_[2] | _21_[3];
  assign _25_ = _10_[0] | _10_[1];
  assign _00_ = reset | _04_;
  assign _11_ = _06_ | state[2];
  assign _17_ = ~_12_;
  assign _18_ = ~_13_;
  assign _21_[2] = ~_14_;
  assign _23_ = ~_15_;
  assign _24_ = ~_16_;
  assign _21_[3] = ~_11_;
  assign z = _18_ | _17_;
  assign _19_[9] = ~w;
  assign { _19_[11:10], _19_[8:0] } = { 2'h0, _19_[9], 1'h0, _19_[9], _19_[9], w, w, 2'h1, w };
  assign { _20_[11:10], _20_[7:6], _20_[3:2] } = { 3'h0, _20_[8], _20_[4], 1'h0 };
  assign _21_[0] = _20_[1];
endmodule
