<stg><name>algo_Pipeline_MUL2ADD1_LOOP</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i18:0 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i18:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i18:2 %icmp_ln46 = icmp_eq  i7 %i_2, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i18:3 %add_ln46 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i18:4 %br_ln46 = br i1 %icmp_ln46, void %for.inc.i18.split, void %for.inc.i26.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i18.split:0 %i_2_cast = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i18.split:3 %b_addr = getelementptr i4 %b, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="7">
<![CDATA[
for.inc.i18.split:4 %b_load = load i7 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i18.split:9 %store_ln46 = store i7 %add_ln46, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
for.inc.i26.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i18.split:1 %speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln46"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i18.split:2 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="7">
<![CDATA[
for.inc.i18.split:4 %b_load = load i7 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc.i18.split:5 %temp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %b_load, i1 0

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i18.split:6 %or_ln50 = or i5 %temp, i5 1

]]></Node>
<StgValue><ssdm name="or_ln50"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i18.split:7 %d_addr = getelementptr i5 %d, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="d_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="5" op_1_bw="7">
<![CDATA[
for.inc.i18.split:8 %store_ln50 = store i5 %or_ln50, i7 %d_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i18.split:10 %br_ln46 = br void %for.inc.i18

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="d" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="d"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="i" fromId="37" toId="5">
</dataflow>
<dataflow id="40" from="StgValue_39" to="store_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="i" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="42" from="i" to="i_2" fromId="5" toId="8">
</dataflow>
<dataflow id="44" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="43" toId="9">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specpipeline_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="9">
</dataflow>
<dataflow id="49" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="50" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="9">
</dataflow>
<dataflow id="52" from="p_str" to="specpipeline_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="53" from="i_2" to="icmp_ln46" fromId="8" toId="10">
</dataflow>
<dataflow id="55" from="StgValue_54" to="icmp_ln46" fromId="54" toId="10">
</dataflow>
<dataflow id="56" from="i_2" to="add_ln46" fromId="8" toId="11">
</dataflow>
<dataflow id="58" from="StgValue_57" to="add_ln46" fromId="57" toId="11">
</dataflow>
<dataflow id="59" from="icmp_ln46" to="br_ln46" fromId="10" toId="12">
</dataflow>
<dataflow id="60" from="i_2" to="i_2_cast" fromId="8" toId="13">
</dataflow>
<dataflow id="61" from="b" to="b_addr" fromId="35" toId="14">
</dataflow>
<dataflow id="63" from="StgValue_62" to="b_addr" fromId="62" toId="14">
</dataflow>
<dataflow id="64" from="i_2_cast" to="b_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="65" from="b_addr" to="b_load" fromId="14" toId="15">
</dataflow>
<dataflow id="66" from="add_ln46" to="store_ln46" fromId="11" toId="16">
</dataflow>
<dataflow id="67" from="i" to="store_ln46" fromId="5" toId="16">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln46" fromId="68" toId="17">
</dataflow>
<dataflow id="71" from="StgValue_70" to="speclooptripcount_ln46" fromId="70" toId="17">
</dataflow>
<dataflow id="72" from="StgValue_70" to="speclooptripcount_ln46" fromId="70" toId="17">
</dataflow>
<dataflow id="73" from="StgValue_70" to="speclooptripcount_ln46" fromId="70" toId="17">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopName" to="specloopname_ln46" fromId="74" toId="18">
</dataflow>
<dataflow id="77" from="empty_3" to="specloopname_ln46" fromId="76" toId="18">
</dataflow>
<dataflow id="78" from="b_addr" to="b_load" fromId="14" toId="19">
</dataflow>
<dataflow id="80" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="temp" fromId="79" toId="20">
</dataflow>
<dataflow id="81" from="b_load" to="temp" fromId="19" toId="20">
</dataflow>
<dataflow id="83" from="StgValue_82" to="temp" fromId="82" toId="20">
</dataflow>
<dataflow id="84" from="temp" to="or_ln50" fromId="20" toId="21">
</dataflow>
<dataflow id="86" from="StgValue_85" to="or_ln50" fromId="85" toId="21">
</dataflow>
<dataflow id="87" from="d" to="d_addr" fromId="36" toId="22">
</dataflow>
<dataflow id="88" from="StgValue_62" to="d_addr" fromId="62" toId="22">
</dataflow>
<dataflow id="89" from="i_2_cast" to="d_addr" fromId="13" toId="22">
</dataflow>
<dataflow id="90" from="or_ln50" to="store_ln50" fromId="21" toId="23">
</dataflow>
<dataflow id="91" from="d_addr" to="store_ln50" fromId="22" toId="23">
</dataflow>
<dataflow id="92" from="icmp_ln46" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
