<div id="pf85" class="pf w0 h0" data-page-no="85"><div class="pc pc85 w0 h0"><img class="bi x18 y514 w2 h43" alt="" src="bg85.png"/><div class="t m0 x18 h7 y15a ff3 fs4 fc0 sc0 ls0 ws0">10.2.<span class="_ _22"> </span>EXTERNAL<span class="_ _2"> </span>INTERRUPTS</div><div class="t m0 x18 h7 y38 ff3 fs4 fc0 sc0 ls0 ws0">allo<span class="_ _1"></span>w<span class="_ _3"> </span>easy<span class="_ _a"> </span>patching<span class="_ _a"> </span>once<span class="_ _3"> </span>the<span class="_ _3"> </span>CPU<span class="_ _3"> </span>is<span class="_ _3"> </span>manufactured<span class="_ _a"> </span>and<span class="_ _3"> </span>sold.<span class="_ _b"> </span>Nonetheless,<span class="_ _3"> </span>in<span class="_ _3"> </span>case</div><div class="t m0 x18 h7 yed ff3 fs4 fc0 sc0 ls0 ws0">there<span class="_ _a"> </span>are<span class="_ _a"> </span>sev<span class="_ _1"></span>eral<span class="_ _a"> </span>p<span class="_ _4"></span>eripherals<span class="_ _d"> </span>or<span class="_ _a"> </span>p<span class="_ _4"></span>eripherals<span class="_ _d"> </span>are<span class="_ _a"> </span>slow,<span class="_ _a"> </span>the<span class="_ _a"> </span>ISR<span class="_ _a"> </span>may<span class="_ _d"> </span>take<span class="_ _d"> </span>a<span class="_ _a"> </span>long<span class="_ _a"> </span>time</div><div class="t m0 x18 h7 yee ff3 fs4 fc0 sc0 ls0 ws0">trying<span class="_ _a"> </span>to<span class="_ _3"> </span>ﬁgure<span class="_ _a"> </span>out<span class="_ _3"> </span>whic<span class="_ _1"></span>h<span class="_ _a"> </span>p<span class="_ _4"></span>eripheral<span class="_ _a"> </span>interrupted<span class="_ _a"> </span>the<span class="_ _a"> </span>CPU.<span class="_ _3"> </span>This<span class="_ _a"> </span>may<span class="_ _a"> </span>aﬀect<span class="_ _a"> </span>ov<span class="_ _8"></span>erall</div><div class="t m0 x18 h7 y116 ff3 fs4 fc0 sc0 ls0 ws0">system performance and ma<span class="_ _8"></span>y ev<span class="_ _1"></span>en cause<span class="_ _13"> </span>the system<span class="_ _12"> </span>to lose data due<span class="_ _12"> </span>to data o<span class="_ _8"></span>verruns,</div><div class="t m0 x18 h7 y29d ff3 fs4 fc0 sc0 ls0 ws0">as<span class="_ _2"> </span>discussed<span class="_ _2"> </span>in<span class="_ _2"> </span>previous<span class="_ _2"> </span>sections.</div><div class="t m0 x18 h7 y1633 ff7 fs4 fc0 sc0 ls0 ws0">SW/HW<span class="_ _d"> </span>design</div><div class="t m0 x18 h7 y10e7 ff3 fs4 fc0 sc0 ls0 ws0">In the SW-HW<span class="_ _12"> </span>design,<span class="_ _5"> </span>the ISR is<span class="_ _13"> </span>also responsible for performing b<span class="_ _4"></span>oth tasks; ho<span class="_ _8"></span>wev<span class="_ _8"></span>er,</div><div class="t m0 x18 h7 y10e8 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _f"> </span>hardware<span class="_ _f"> </span>provides<span class="_ _f"> </span>some<span class="_ _f"> </span>supp<span class="_ _4"></span>ort<span class="_ _f"> </span>to<span class="_ _11"> </span>identify<span class="_ _c"> </span>which<span class="_ _f"> </span>p<span class="_ _4"></span>eripheral<span class="_ _f"> </span>interrupted<span class="_ _f"> </span>the</div><div class="t m0 x18 h7 y10e9 ff3 fs4 fc0 sc0 ls0 ws0">CPU.<span class="_ _c"> </span>In<span class="_ _f"> </span>this<span class="_ _c"> </span>case,<span class="_ _11"> </span>up<span class="_ _4"></span>on<span class="_ _c"> </span>an<span class="_ _f"> </span>in<span class="_ _1"></span>terrupt,<span class="_ _f"> </span>the<span class="_ _f"> </span>hardware<span class="_ _c"> </span>sets<span class="_ _c"> </span>a<span class="_ _f"> </span>register</div><div class="t m0 x94 h11 y1634 ffc fs7 fc0 sc0 ls0 ws0">4</div><div class="t m0 xf2 h7 y10e9 ff3 fs4 fc0 sc0 ls0 ws0">with<span class="_ _c"> </span>a<span class="_ _f"> </span>v<span class="_ _8"></span>alue</div><div class="t m0 x18 h7 y1635 ff3 fs4 fc0 sc0 ls0 ws0">that<span class="_ _2"> </span>indicates<span class="_ _d"> </span>whic<span class="_ _1"></span>h<span class="_ _2"> </span>p<span class="_ _4"></span>eripheral<span class="_ _2"> </span>generated<span class="_ _2"> </span>the<span class="_ _d"> </span>interrupt.<span class="_ _c"> </span>Consequently<span class="_ _2c"></span>,<span class="_ _d"> </span>the<span class="_ _2"> </span>ISR<span class="_ _d"> </span>ma<span class="_ _1"></span>y</div><div class="t m0 x18 h7 y1636 ff3 fs4 fc0 sc0 ls0 ws0">simply<span class="_ _2"> </span>read<span class="_ _d"> </span>this<span class="_ _d"> </span>register<span class="_ _2"> </span>to<span class="_ _d"> </span>ﬁnd<span class="_ _d"> </span>out<span class="_ _d"> </span>whic<span class="_ _1"></span>h<span class="_ _2"> </span>p<span class="_ _4"></span>eripheral<span class="_ _2"> </span>generated<span class="_ _d"> </span>the<span class="_ _d"> </span>in<span class="_ _1"></span>terrupt.<span class="_ _11"> </span>Once</div><div class="t m0 x18 h7 y1637 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _3"> </span>ISR<span class="_ _3"> </span>ﬁnds<span class="_ _c"> </span>out<span class="_ _3"> </span>which<span class="_ _a"> </span>p<span class="_ _4"></span>eripheral<span class="_ _3"> </span>interrupted<span class="_ _a"> </span>the<span class="_ _3"> </span>CPU,<span class="_ _c"> </span>it<span class="_ _3"> </span>can<span class="_ _3"> </span>inv<span class="_ _8"></span>oke<span class="_ _3"> </span>the<span class="_ _3"> </span>prop<span class="_ _4"></span>er</div><div class="t m0 x18 h7 y1638 ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>terrupt<span class="_ _2"> </span>service<span class="_ _2"> </span>routine<span class="_ _2"> </span>to<span class="_ _2"> </span>handle<span class="_ _2"> </span>the<span class="_ _2"> </span>p<span class="_ _4"></span>eripheral<span class="_ _5"> </span>interrupt.</div><div class="t m0 xd h7 y1639 ff3 fs4 fc0 sc0 ls0 ws0">Both<span class="_ _5"> </span>the<span class="_ _2"> </span>SW-only<span class="_ _5"> </span>and<span class="_ _2"> </span>the<span class="_ _5"> </span>SW/HW<span class="_ _2"> </span>designed<span class="_ _2"> </span>jumps<span class="_ _5"> </span>to<span class="_ _2"> </span>a<span class="_ _5"> </span>single<span class="_ _2"> </span>generic<span class="_ _5"> </span>ISR.<span class="_ _2"> </span>This</div><div class="t m0 x18 h7 y163a ff3 fs4 fc0 sc0 ls0 ws0">approac<span class="_ _1"></span>h<span class="_ _2"> </span>is<span class="_ _2"> </span>kno<span class="_ _1"></span>wn<span class="_ _2"> </span>as<span class="_ _2"> </span>“direct<span class="_ _2"> </span>mode”<span class="_ _2"> </span>in<span class="_ _2"> </span>RISV-V<span class="_ _2"> </span>terminology<span class="_ _7"></span>.<span class="_ _c"> </span>Algorithm<span class="_ _2"> </span>5<span class="_ _2"> </span>illustrates</div><div class="t m0 x18 h7 y163b ff3 fs4 fc0 sc0 ls0 ws0">ho<span class="_ _1"></span>w<span class="_ _2"> </span>this<span class="_ _2"> </span>approac<span class="_ _1"></span>h<span class="_ _2"> </span>ma<span class="_ _1"></span>y<span class="_ _2"> </span>b<span class="_ _4"></span>e<span class="_ _5"> </span>implemented<span class="_ _5"> </span>in<span class="_ _2"> </span>hardware.</div><div class="t m0 xd h7 y163c ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _3"> </span>CPU<span class="_ _c"> </span>hardware<span class="_ _3"> </span>design<span class="_ _3"> </span>may<span class="_ _3"> </span>not<span class="_ _c"> </span>b<span class="_ _4"></span>e<span class="_ _3"> </span>as<span class="_ _3"> </span>simple<span class="_ _c"> </span>as<span class="_ _c"> </span>in<span class="_ _3"> </span>the<span class="_ _c"> </span>SW-only<span class="_ _c"> </span>approac<span class="_ _1"></span>h;</div><div class="t m0 x18 h7 y163d ff3 fs4 fc0 sc0 ls0 ws0">ho<span class="_ _1"></span>w<span class="_ _1"></span>ev<span class="_ _1"></span>er,<span class="_ _a"> </span>in<span class="_ _d"> </span>this<span class="_ _a"> </span>approach,<span class="_ _d"> </span>the<span class="_ _a"> </span>ISR<span class="_ _d"> </span>takes<span class="_ _d"> </span>very<span class="_ _d"> </span>little<span class="_ _d"> </span>time<span class="_ _a"> </span>(usually<span class="_ _a"> </span>the<span class="_ _d"> </span>time<span class="_ _a"> </span>required</div><div class="t m0 x18 h7 y163e ff3 fs4 fc0 sc0 ls0 ws0">to<span class="_ _2"> </span>execute<span class="_ _2"> </span>one<span class="_ _2"> </span>or<span class="_ _2"> </span>tw<span class="_ _8"></span>o<span class="_ _2"> </span>instructions)<span class="_ _d"> </span>to<span class="_ _2"> </span>ﬁgure<span class="_ _2"> </span>out<span class="_ _2"> </span>which<span class="_ _5"> </span>p<span class="_ _4"></span>eripheral<span class="_ _2"> </span>send<span class="_ _2"> </span>the<span class="_ _2"> </span>interrupt</div><div class="t m0 x18 h7 y163f ff3 fs4 fc0 sc0 ls0 ws0">signal.</div><div class="t m0 x18 h7 y1640 ff7 fs4 fc0 sc0 ls0 ws0">HW-only<span class="_ _d"> </span>design</div><div class="t m0 x18 h7 y1641 ff3 fs4 fc0 sc0 ls0 ws0">In<span class="_ _d"> </span>the<span class="_ _d"> </span>HW-only<span class="_ _d"> </span>design,<span class="_ _d"> </span>the<span class="_ _d"> </span>hardware<span class="_ _2"> </span>is<span class="_ _d"> </span>resp<span class="_ _4"></span>onsible<span class="_ _d"> </span>for<span class="_ _d"> </span>iden<span class="_ _1"></span>tifying<span class="_ _d"> </span>whic<span class="_ _1"></span>h<span class="_ _d"> </span>p<span class="_ _4"></span>eripheral</div><div class="t m0 x18 h7 y1642 ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>terrupted<span class="_ _a"> </span>the<span class="_ _a"> </span>CPU<span class="_ _a"> </span>and<span class="_ _a"> </span>to<span class="_ _a"> </span>inv<span class="_ _8"></span>oke<span class="_ _d"> </span>the<span class="_ _a"> </span>prop<span class="_ _4"></span>er<span class="_ _d"> </span>ISR.<span class="_ _a"> </span>In<span class="_ _a"> </span>this<span class="_ _a"> </span>case,<span class="_ _3"> </span>eac<span class="_ _1"></span>h<span class="_ _a"> </span>p<span class="_ _4"></span>eripheral<span class="_ _d"> </span>is</div><div class="t m0 x18 h7 y1643 ff3 fs4 fc0 sc0 ls0 ws0">asso<span class="_ _4"></span>ciated<span class="_ _a"> </span>with<span class="_ _3"> </span>an<span class="_ _a"> </span>interrupt<span class="_ _a"> </span>identiﬁer</div><div class="t m0 xe5 h11 y1644 ffc fs7 fc0 sc0 ls0 ws0">5</div><div class="t m0 xa3 h7 y1643 ff3 fs4 fc0 sc0 ls0 ws0">and<span class="_ _a"> </span>the<span class="_ _3"> </span>CPU<span class="_ _3"> </span>must<span class="_ _a"> </span>automatically<span class="_ _3"> </span>map<span class="_ _a"> </span>this</div><div class="t m0 x18 h7 y1645 ff3 fs4 fc0 sc0 ls0 ws0">iden<span class="_ _1"></span>tiﬁer<span class="_ _a"> </span>to<span class="_ _a"> </span>its<span class="_ _a"> </span>resp<span class="_ _4"></span>ectiv<span class="_ _1"></span>e<span class="_ _a"> </span>ISR.<span class="_ _a"> </span>This<span class="_ _3"> </span>is<span class="_ _a"> </span>usually<span class="_ _a"> </span>p<span class="_ _4"></span>erformed<span class="_ _a"> </span>with<span class="_ _a"> </span>a<span class="_ _a"> </span>table,<span class="_ _3"> </span>often<span class="_ _a"> </span>called</div><div class="t m0 x18 h7 y1646 ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>terrupt<span class="_ _2"> </span>v<span class="_ _1"></span>ector<span class="_ _2"> </span>table,<span class="_ _2"> </span>that<span class="_ _2"> </span>maps<span class="_ _2"> </span>the<span class="_ _2"> </span>in<span class="_ _1"></span>terrupt<span class="_ _2"> </span>iden<span class="_ _1"></span>tiﬁer<span class="_ _2"> </span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>address<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _2"> </span>ISR</div><div class="t m0 xc8 h11 y1647 ffc fs7 fc0 sc0 ls0 ws0">6</div><div class="t m0 x65 h7 y1646 ff3 fs4 fc0 sc0 ls0 ws0">.</div><div class="t m0 xd h7 y1648 ff3 fs4 fc0 sc0 ls0 ws0">T<span class="_ _7"></span>o<span class="_ _3"> </span>illustrate<span class="_ _c"> </span>this<span class="_ _c"> </span>concept,<span class="_ _c"> </span>let<span class="_ _c"> </span>us<span class="_ _3"> </span>consider<span class="_ _c"> </span>a<span class="_ _c"> </span>system<span class="_ _3"> </span>in<span class="_ _c"> </span>which<span class="_ _3"> </span>eac<span class="_ _1"></span>h<span class="_ _3"> </span>p<span class="_ _4"></span>eripheral<span class="_ _3"> </span>is</div><div class="t m0 x18 h7 y1649 ff3 fs4 fc0 sc0 ls0 ws0">asso<span class="_ _4"></span>ciated<span class="_ _2"> </span>with<span class="_ _a"> </span>a<span class="_ _d"> </span>unique<span class="_ _d"> </span>interrupt<span class="_ _d"> </span>iden<span class="_ _1"></span>tiﬁer<span class="_ _d"> </span>that<span class="_ _d"> </span>may<span class="_ _d"> </span>range<span class="_ _d"> </span>from<span class="_ _d"> </span>0<span class="_ _a"> </span>to<span class="_ _d"> </span>15,<span class="_ _a"> </span>and<span class="_ _d"> </span>that</div><div class="t m0 x18 h7 y164a ff3 fs4 fc0 sc0 ls0 ws0">the CPU automatically registers the<span class="_ _5"> </span>interrupt iden<span class="_ _8"></span>tiﬁer on the<span class="_ _5"> </span><span class="ff5">INTERRUPT<span class="_ _d"> </span>ID<span class="_ _5"> </span></span>register</div><div class="t m0 x18 h7 y164b ff3 fs4 fc0 sc0 ls0 ws0">whenev<span class="_ _1"></span>er<span class="_ _c"> </span>an<span class="_ _c"> </span>interrupt<span class="_ _3"> </span>signal<span class="_ _f"> </span>is<span class="_ _c"> </span>received.Also,<span class="_ _c"> </span>there<span class="_ _f"> </span>is<span class="_ _c"> </span>an<span class="_ _c"> </span>array<span class="_ _c"> </span>on<span class="_ _c"> </span>main<span class="_ _c"> </span>memory,</div><div class="t m0 x18 h7 y164c ff3 fs4 fc0 sc0 ls0 ws0">called<span class="_ _d"> </span>in<span class="_ _1"></span>terrupt<span class="_ _d"> </span>v<span class="_ _1"></span>ector<span class="_ _d"> </span>table,<span class="_ _d"> </span>that<span class="_ _d"> </span>contains<span class="_ _2"> </span>in<span class="_ _d"> </span>p<span class="_ _4"></span>osition<span class="_ _2"> </span><span class="ff9">i<span class="_ _d"> </span></span>the<span class="_ _d"> </span>address<span class="_ _d"> </span>of<span class="_ _d"> </span>the<span class="_ _d"> </span>ISR<span class="_ _d"> </span>that</div><div class="t m0 x18 h7 y164d ff3 fs4 fc0 sc0 ls0 ws0">m<span class="_ _1"></span>ust<span class="_ _c"> </span>b<span class="_ _4"></span>e<span class="_ _f"> </span>inv<span class="_ _8"></span>ok<span class="_ _1"></span>ed<span class="_ _f"> </span>to<span class="_ _f"> </span>handle<span class="_ _c"> </span>interrupts<span class="_ _c"> </span>from<span class="_ _f"> </span>the<span class="_ _f"> </span>p<span class="_ _4"></span>eripheral<span class="_ _c"> </span>that<span class="_ _f"> </span>is<span class="_ _f"> </span>asso<span class="_ _4"></span>ciated<span class="_ _c"> </span>with</div><div class="t m0 x18 h7 y164e ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>terrupt<span class="_ _5"> </span>iden<span class="_ _1"></span>tiﬁer<span class="_ _5"> </span><span class="ff9">i</span>.<span class="_ _3"> </span>The<span class="_ _5"> </span>system<span class="_ _5"> </span>also<span class="_ _2"> </span>con<span class="_ _8"></span>tains<span class="_ _2"> </span>a register<span class="_ _2"> </span>called <span class="ff5">INT<span class="_ _a"> </span>TABLE<span class="_ _a"> </span>BASE<span class="_ _5"> </span></span>that</div><div class="t m0 x18 h7 y164f ff3 fs4 fc0 sc0 ls0 ws0">stores<span class="_ _d"> </span>the<span class="_ _d"> </span>interrupt<span class="_ _2"> </span>vector<span class="_ _d"> </span>table<span class="_ _d"> </span>base<span class="_ _d"> </span>address.<span class="_ _1f"> </span>In<span class="_ _d"> </span>this<span class="_ _d"> </span>context,<span class="_ _d"> </span>to<span class="_ _d"> </span>inv<span class="_ _8"></span>oke<span class="_ _2"> </span>the<span class="_ _a"> </span>prop<span class="_ _4"></span>er</div><div class="t m0 x18 h7 y1650 ff3 fs4 fc0 sc0 ls0 ws0">ISR,<span class="_ _a"> </span>the<span class="_ _3"> </span>CPU<span class="_ _3"> </span>ma<span class="_ _8"></span>y<span class="_ _3"> </span>load<span class="_ _3"> </span>the<span class="_ _a"> </span>ISR<span class="_ _3"> </span>address<span class="_ _3"> </span>from<span class="_ _a"> </span>the<span class="_ _3"> </span>in<span class="_ _1"></span>terrupt<span class="_ _a"> </span>vector<span class="_ _a"> </span>table<span class="_ _3"> </span>using<span class="_ _a"> </span>the</div><div class="t m0 x18 h7 y1651 ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>terrupt<span class="_ _d"> </span>identiﬁer.<span class="_ _11"> </span>Algorithm<span class="_ _a"> </span>6<span class="_ _d"> </span>illustrates<span class="_ _d"> </span>how<span class="_ _2"> </span>a<span class="_ _d"> </span>CPU<span class="_ _a"> </span>ma<span class="_ _1"></span>y<span class="_ _d"> </span>automatically<span class="_ _d"> </span>load<span class="_ _d"> </span>the</div><div class="t m0 x18 h7 y1652 ff3 fs4 fc0 sc0 ls0 ws0">address of<span class="_ _12"> </span>the proper ISR<span class="_ _13"> </span>b<span class="_ _8"></span>y accessing the<span class="_ _12"> </span>interrupt<span class="_ _12"> </span>vector<span class="_ _12"> </span>table.<span class="_ _3"> </span>The CPU<span class="_ _13"> </span>m<span class="_ _1"></span>ultiplies</div><div class="t m0 x18 h7 y1653 ff3 fs4 fc0 sc0 ls0 ws0">the conten<span class="_ _8"></span>ts<span class="_ _5"> </span>of<span class="_ _5"> </span>the<span class="_ _5"> </span><span class="ff5">INTERRUPT<span class="_ _d"> </span>ID<span class="_ _5"> </span></span>register<span class="_ _5"> </span>by four<span class="_ _5"> </span>b<span class="_ _4"></span>ecause each en<span class="_ _1"></span>try in<span class="_ _5"> </span>the<span class="_ _5"> </span>interrupt</div><div class="t m0 x3e h1e y548 ff12 fse fc0 sc0 ls0 ws0">4</div><div class="t m0 xd h1f y549 ff13 fsf fc0 sc0 ls0 ws0">This<span class="_ _38"> </span>register<span class="_ _5"> </span>may<span class="_ _38"> </span>b<span class="_ _4"></span>e<span class="_ _38"> </span>an<span class="_ _5"> </span>internal<span class="_ _38"> </span>CPU<span class="_ _38"> </span>register<span class="_ _5"> </span>or<span class="_ _5"> </span>a<span class="_ _5"> </span>register<span class="_ _5"> </span>on<span class="_ _38"> </span>an<span class="_ _5"> </span>interrupt<span class="_ _38"> </span>controller,<span class="_ _38"> </span>which<span class="_ _38"> </span>is</div><div class="t m0 x18 h1f y54a ff13 fsf fc0 sc0 ls0 ws0">a<span class="_ _38"> </span>p<span class="_ _4"></span>eripheral<span class="_ _13"> </span>designed<span class="_ _38"> </span>to<span class="_ _5"> </span>support<span class="_ _5"> </span>external<span class="_ _38"> </span>interrupt<span class="_ _13"> </span>handling.</div><div class="t m0 x3e h1e y54b ff12 fse fc0 sc0 ls0 ws0">5</div><div class="t m0 xd h1f y54c ff13 fsf fc0 sc0 ls0 ws0">In<span class="_ _38"> </span>some<span class="_ _38"> </span>systems<span class="_ _38"> </span>this<span class="_ _5"> </span>identiﬁer is<span class="_ _5"> </span>called<span class="_ _38"> </span>Interrupt<span class="_ _13"> </span>Request,<span class="_ _5"> </span>or<span class="_ _38"> </span>IRQ.</div><div class="t m0 x3e h1e y21b ff12 fse fc0 sc0 ls0 ws0">6</div><div class="t m0 xd h1f y21c ff13 fsf fc0 sc0 ls0 ws0">Some<span class="_ _38"> </span>designs<span class="_ _5"> </span>map<span class="_ _5"> </span>the<span class="_ _38"> </span>interrupt<span class="_ _38"> </span>identiﬁer<span class="_ _38"> </span>to<span class="_ _5"> </span>the<span class="_ _38"> </span>ﬁrst<span class="_ _5"> </span>instruction<span class="_ _5"> </span>of<span class="_ _38"> </span>the<span class="_ _5"> </span>ISR,<span class="_ _5"> </span>which<span class="_ _38"> </span>is<span class="_ _38"> </span>usually<span class="_ _5"> </span>a</div><div class="t m0 x18 h1f y61 ff13 fsf fc0 sc0 ls0 ws0">jump<span class="_ _38"> </span>to<span class="_ _38"> </span>the<span class="_ _38"> </span>routine.</div><div class="t m0 x32 h7 yc ff5 fs4 fc0 sc0 ls0 ws0">http://riscv-<span class="_ _4"></span>programming.org<span class="_ _2"> </span><span class="ff3">(V<span class="_ _7"></span>ersion:<span class="_ _3"> </span>August<span class="_ _2"> </span>21,<span class="_ _d"> </span>2021)<span class="_ _62"> </span>119</span></div><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:222.053000px;bottom:758.128000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:343.144000px;bottom:746.172000px;width:18.459000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:328.094000px;bottom:734.217000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:206.696000px;bottom:615.094000px;width:18.459000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:89.712000px;bottom:591.184000px;width:23.440000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf85" data-dest-detail='[133,"XYZ",105.952,118.268,null]'><div class="d m1" style="border-style:none;position:absolute;left:393.045000px;bottom:591.184000px;width:6.462000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:420.025000px;bottom:579.229000px;width:18.458000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:107.824000px;bottom:555.319000px;width:18.458000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:321.250000px;bottom:555.319000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:416.369000px;bottom:523.749000px;width:18.459000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf84" data-dest-detail='[132,"XYZ",151.007,569.347,null]'><div class="d m1" style="border-style:none;position:absolute;left:407.163000px;bottom:512.347000px;width:6.974000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:126.199000px;bottom:481.330000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:227.187000px;bottom:468.822000px;width:18.459000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:160.371000px;bottom:338.297000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:299.869000px;bottom:338.297000px;width:18.458000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf85" data-dest-detail='[133,"XYZ",105.952,99.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:257.770000px;bottom:326.342000px;width:6.462000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:304.493000px;bottom:326.342000px;width:23.440000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:206.459000px;bottom:314.387000px;width:18.459000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:432.123000px;bottom:302.432000px;width:18.459000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf85" data-dest-detail='[133,"XYZ",105.952,89.795,null]'><div class="d m1" style="border-style:none;position:absolute;left:448.589000px;bottom:302.432000px;width:6.462000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:106.380000px;bottom:259.460000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:394.126000px;bottom:247.505000px;width:63.315000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:419.883000px;bottom:235.550000px;width:18.459000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:89.712000px;bottom:187.729000px;width:18.459000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:130.926000px;bottom:187.729000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:219.028000px;bottom:187.729000px;width:18.458000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf86" data-dest-detail='[134,"XYZ",151.007,556.807,null]'><div class="d m1" style="border-style:none;position:absolute;left:227.426000px;bottom:175.774000px;width:6.973000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:312.241000px;bottom:175.774000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:182.516000px;bottom:163.819000px;width:18.458000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:391.837000px;bottom:163.819000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:228.256000px;bottom:106.258000px;width:20.210000px;height:10.207000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:372.630000px;bottom:77.785000px;width:15.977000px;height:10.207000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:139.954000px;bottom:36.395000px;width:148.940000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
