


<!DOCTYPE HTML>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
	<head>
		<meta charset="utf-8">
		
		<meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
		<link rel="stylesheet" href="https://static.cloud.coveo.com/searchui/v2.4382/css/CoveoFullSearch.css"/>
		<meta http-equiv="X-UA-Compatible" content="IE=edge"/>
		<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
		<meta name="description"/>
		<meta name="keywords"/>
		<meta property="og:title" content=""/>
		<meta property="og:description"/>
		<!-- favicon -->
		<link rel="icon" type="image/vnd.microsoft.icon" href="../_static/favicon.ico"/>
		<link rel="shortcut icon" type="image/vnd.microsoft.icon" href="../_static/favicon.ico"/>
		<!-- Fonts -->
		<link href="https://fonts.googleapis.com/css?family=Roboto:300,400,500" rel="stylesheet" type="text/css"/>

	
		<!-- Google Tag Manager -->
	<script type="text/plain" class="optanon-category-C0002">(function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':
	new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],
	j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src=
	'//www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);
	})(window,document,'script','dataLayer','GTM-5RHQV7');</script>
	<!-- End Google Tag Manager -->
	
        <!-- Google Tag Manager -->
        <noscript><iframe src="//www.googletagmanager.com/ns.html?id=GTM-5RHQV7" height="0" width="0" style="display:none;visibility:hidden" class="optanon-category-C0002"></iframe></noscript>
        <!-- End Google Tag Manager -->	

  
  
  
  

  
      <script type="text/javascript" src="../_static/js/jquery.min.js"></script>
	  <script type="text/javascript" src="../_static/js/gtm.js"></script>
  <script type="text/javascript" src="../_static/js/modernizr.min.js"></script>
    <script type="text/javascript" src="../_static/js/d3dd8c60ed.js"></script>
    <script type="text/javascript" src="../_static/js/common-ui-all.min.js"></script>
    <script type="text/javascript" src="../_static/js/jquery-ui.min.js"></script>
    <script type="text/javascript" src="../_static/js/CoveoJsSearch.Lazy.min.js"></script>
    <script type="text/javascript" src="../_static/js/linkid.js"></script>
    <script type="text/javascript" src="../_static/js/Searchbox.min.js"></script>
    <script type="text/javascript" src="../_static/js/header-footer.min.js"></script>
  
    
      <script type="text/javascript">
          var DOCUMENTATION_OPTIONS = {
              URL_ROOT:'../',
              VERSION:'2022.1-1.3',
              LANGUAGE:'None',
              COLLAPSE_INDEX:false,
              FILE_SUFFIX:'.html',
              HAS_SOURCE:  true,
              SOURCELINK_SUFFIX: '.txt'
          };
      </script>
        <script type="text/javascript" src="../_static/jquery.js"></script>
        <script type="text/javascript" src="../_static/underscore.js"></script>
        <script type="text/javascript" src="../_static/doctools.js"></script>
        <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../_static/css/common-ui-all.min.css" type="text/css" />
  <link rel="stylesheet" href="../_static/css/header-footer.min.css" type="text/css" />
  <link rel="stylesheet" href="../_static/css/pro.min.css" media="all" />
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="5.3. Accelerator - 2D Filter" href="arch-filter2d.html" />
    <link rel="prev" title="5.1. Software Architecture of the Platform" href="arch-sw.html" /> 
	</head>
	<body>
		<div class="xilinx-bs3"/>
		<div class="root responsivegrid">
			<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 aem-Grid--large--16 aem-Grid--xlarge--16 aem-Grid--xxlarge--16 aem-Grid--xxxlarge--16 ">
 <div class="xilinxExperienceFragments experiencefragment aem-GridColumn aem-GridColumn--default--12">

    
    

    



<div class="xf-content-height">
    

<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 ">
    
    <div class="header parbase aem-GridColumn aem-GridColumn--default--12"><noindex>
	<header data-component="header" class="site-header">
		<nav class="navbar navbar-default">
			<div class="container-fluid main-nav">
				<div class="row">
					<div class="navbar-column col-xs-4 col-sm-5">
						<ul class="nav navbar-nav hidden-xs">
							<li>
									<button onclick="window.location.href=&#39;https://www.xilinx.com/applications.html&#39;;">Solutions</button>
								</li>
							<li>
									<button onclick="window.location.href=&#39;https://www.xilinx.com/products/silicon-devices.html&#39;;">Products</button>
								</li>
							<li>
									<button onclick="window.location.href=&#39;https://www.xilinx.com/about/company-overview.html&#39;;">Company</button>
								</li>
							</ul>
							
						<ul class="nav navbar-nav hidden-sm hidden-md hidden-lg">
							<li>
									<button data-target="#header-container-0" data-function="toggle">Solutions</button>
								</li>
							<li>
									<button data-target="#header-container-1" data-function="toggle">Products</button>
								</li>
							<li>
									<button data-target="#header-container-2" data-function="toggle">Company</button>
								</li>
							</ul>
							
						<div id="header-container-0" class="menu-container">
								<div class="navbar-nav-container">
									<ul class="nav navbar-nav">
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/applications.html&#39;;">Solutions</button>
												</li>
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/products/silicon-devices.html&#39;;">Products</button>
												</li>
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/about/company-overview.html&#39;;">Company</button>
												</li>
										</ul>
									<button data-function="close-menu">
										<span class="fal fa-times" aria-hidden="true"></span>
									</button>
								</div>
							</div>
							<div id="header-container-1" class="menu-container">
								<div class="navbar-nav-container">
									<ul class="nav navbar-nav">
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/applications.html&#39;;">Solutions</button>
												</li>
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/products/silicon-devices.html&#39;;">Products</button>
												</li>
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/about/company-overview.html&#39;;">Company</button>
												</li>
										</ul>
									<button data-function="close-menu">
										<span class="fal fa-times" aria-hidden="true"></span>
									</button>
								</div>
							</div>
							<div id="header-container-2" class="menu-container">
								<div class="navbar-nav-container">
									<ul class="nav navbar-nav">
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/applications.html&#39;;">Solutions</button>
												</li>
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/products/silicon-devices.html&#39;;">Products</button>
												</li>
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/about/company-overview.html&#39;;">Company</button>
												</li>
										</ul>
									<button data-function="close-menu">
										<span class="fal fa-times" aria-hidden="true"></span>
									</button>
								</div>
							</div>
							</div>
					<div class="logo-column col-xs-4 col-sm-2">
						<div class="logo">
							<a target="_blank" href="https://www.xilinx.com/">
								<img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-header-logo.svg?raw=true" title="Xilinx Inc"/>
							</a>
						</div>
					</div>

				</div>
			</div>
			</nav></header></noindex></div>
		
	
</div>

    
</div>
</div>

<div class="calloutBanner parbase aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16"><div class="callout-banner">
    Xilinx is now a part of <a target="_blank" href="https://www.amd.com/en/corporate/xilinx-acquisition">AMD</a> |  <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Learn More</a>
</div>
</div>
				<div class="parsys aem-GridColumn--xxxlarge--none aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
						<div class="container-fluid">
							<div class="row">
							<div class="col-xs-12">
   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../index.html" class="icon icon-home" alt="Documentation Home"> Versal Base TRD
          

          
          </a>

          
            
            
              <div class="version">
                1.3
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

      
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
            
            
            
              
            
            
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../revision.html">1. Revision History</a></li>
<li class="toctree-l1"><a class="reference internal" href="../intro.html">2. Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../run.html">3. Run the Prebuilt Image</a></li>
<li class="toctree-l1"><a class="reference internal" href="../build.html">4. Build an Image</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../arch.html">5. Architecture</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="arch-sw.html">5.1. Software Architecture of the Platform</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">5.2. Hardware Architecture of the Platform</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#capture-pipeline">5.2.1. Capture Pipeline</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#single-sensor-mipi-capture">5.2.1.1. Single Sensor MIPI Capture</a></li>
<li class="toctree-l4"><a class="reference internal" href="#quad-sensor-mipi-capture">5.2.1.2. Quad Sensor MIPI Capture</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#hdmi-rx-capture">5.2.2. HDMI Rx Capture</a></li>
<li class="toctree-l3"><a class="reference internal" href="#display-pipeline">5.2.3. Display Pipeline</a></li>
<li class="toctree-l3"><a class="reference internal" href="#hdmi-audio-pipeline">5.2.4. HDMI Audio Pipeline</a></li>
<li class="toctree-l3"><a class="reference internal" href="#clocks-resets-and-interrupts">5.2.5. Clocks, Resets and Interrupts</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="arch-filter2d.html">5.3. Accelerator - 2D Filter</a></li>
<li class="toctree-l2"><a class="reference internal" href="arch-xvdpu.html">5.4. Accelerator - XVDPU</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../known-issues.html">6. Known Issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../support.html">7. Support</a></li>
</ul>

            
			
			<p class="caption"><span class="caption-text">This Page</span></p>
				<ul class="current">
				  <li class="toctree-l1"><a href="../_sources/arch/arch-hw.rst.txt"
						rel="nofollow">Show Source</a></li>
				</ul>
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">Versal Base TRD</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
        
          <li><a href="../arch.html">5. Architecture</a> &raquo;</li>
        
      <li>5.2. Hardware Architecture of the Platform</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../_sources/arch/arch-hw.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="hardware-architecture-of-the-platform">
<h1>5.2. Hardware Architecture of the Platform<a class="headerlink" href="#hardware-architecture-of-the-platform" title="Permalink to this headline">¶</a></h1>
<p>This chapter describes the targeted reference design (TRD) hardware architecture.
The following figure shows a block diagram of the design components inside the
Versal ACAP on the VCK190 board. See VCK190 Evaluation Board User Guide (<a class="reference external" href="https://www.xilinx.com/support/documentation/boards_and_kits/vck190/ug1366-vck190-eval-bd.pdf">UG1366</a>)
for more information.</p>
<a class="reference internal image-reference" href="../_images/hw_blockdiagram.jpg"><img alt="Hardware Block Diagram" src="../_images/hw_blockdiagram.jpg" style="width: 1000px;" /></a>
<p>At a high level, the design comprises three pipelines:</p>
<p>Capture/input pipeline:</p>
<ul class="simple">
<li>USB capture pipeline (PS)</li>
<li>Single or quad MIPI CSI-2 Rx capture pipeline (FMC + PL)</li>
<li>HDMI RX video and audio capture pipeline</li>
</ul>
<p>Processing Pipeline:</p>
<ul class="simple">
<li>Video processing accelerator funtions</li>
</ul>
<p>Display/Output Pipeline:</p>
<ul class="simple">
<li>HDMI TX display pipeline</li>
<li>HDMI RX audio pipeline</li>
</ul>
<p>The block diagram comprises of two parts: platforms and accelerators.</p>
<p>Platforms:</p>
<p>This mainly consist of I/O interfaces and their data motion network.
This is the fixed part of the design. Platforms supported in this reference design:</p>
<ul class="simple">
<li>Platform 1: Single sensor MIPI CSI-2 Rx (capture), USB-UVC (capture), HDMI Tx (display)</li>
<li>Platform 2: Quad sensor MIPI CSI-2 Rx (capture), USB-UVC (capture), HDMI Tx (display)</li>
<li>Platform 3: HDMI Rx (capture), USB-UVC (capture), HDMI Tx (display)</li>
</ul>
<p>Accelerators:</p>
<p>This is a block which can perform different video processing functions from Computer
Vision or Machine learning. This is the variable part of the design. The accelerator
and corresponding data/control interfaces (AXI-MM, AXI-Lite, interrupts)
are generated by the Vitis tool and is integrated into the platform.</p>
<div class="section" id="capture-pipeline">
<h2>5.2.1. Capture Pipeline<a class="headerlink" href="#capture-pipeline" title="Permalink to this headline">¶</a></h2>
<div class="section" id="single-sensor-mipi-capture">
<h3>5.2.1.1. Single Sensor MIPI Capture<a class="headerlink" href="#single-sensor-mipi-capture" title="Permalink to this headline">¶</a></h3>
<p>A capture pipeline receives frames from an external source and writes it into memory.
The single sensor MIPI CSI-2 receiver capture pipeline is shown in the following figure.</p>
<a class="reference internal image-reference" href="../_images/mipi_single.jpg"><img alt="Single Sensor MIPI capture" src="../_images/mipi_single.jpg" style="width: 800px;" /></a>
<p>This pipeline consists of five components, of which four are controlled by the APU
via an AXI-Lite based register interface; one is controlled by the APU via an I2C
register interface.</p>
<ul class="simple">
<li>The <a class="reference external" href="https://leopardimaging.com/product/li-imx274-mipi-cs/">Sony IMX274</a> is a 1/2.5 inch CMOS digital image sensor with an active imaging
pixel array of 3864H x2196V. The image sensor is controlled via an I2C interface
using an AXI I2C controller in the PL. It is mounted on a FMC daughter card and
has a MIPI output interface that is connected to the MIPI CSI-2 RX subsystem
inside the PL. For more information refer to the <a class="reference external" href="https://www.leopardimaging.com/uploads/LI-IMX274-MIPI-CS_datasheet.pdf">LI-IMX274MIPI-FMC_datasheet</a>.</li>
<li>The MIPI CSI-2 receiver subsystem (CSI Rx) includes a MIPI D-PHY core that connects
four data lanes and one clock lane to the sensor on the FMC card. It implements a
CSI-2 receive interface according to the MIPI CSI-2 standard v2.0 with underlying
MIPI D-PHY standard v1.2. The subsystem captures images from the IMX274 sensor in
RAW10 format and outputs AXI4-Stream video data. For more information see the MIPI
CSI-2 Receiver Subsystem Product Guide (<a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/mipi_csi2_rx_subsystem/v5_0/pg232-mipi-csi2-rx.pdf">PG232</a>).</li>
<li>The Image Single Processing IP is available in the Vitis Vision librarires
(<a class="reference external" href="https://github.com/Xilinx/Vitis_Libraries/tree/master/vision/L1).The">https://github.com/Xilinx/Vitis_Libraries/tree/master/vision/L1).The</a> IP receives the
RAW10 AXI4-Stream input data and interpolates the missing color components for every
pixel to generate a 24-bit, 8 bits per pixel (8 bpc) RGB output image transported via
AXI4-Stream. At 4 ppc, the AXIS width is 96-bit. A GPIO from the PS is used to reset
the IP between resolution changes. For information on the functions it implments
refer to <a class="reference external" href="https://xilinx.github.io/Vitis_Libraries/vision/2021.2/overview.html#isp-201">Vitis Vision Libraries Image Sensor Processing pipeline</a>.</li>
<li>The video processing subsystem (VPSS), see Video Processing Subsystem Product Guide
(<a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/v_proc_ss/v2_0/pg231-v-proc-ss.pdf">PG231</a>),
is a collection of video processing IP subcores. This instance uses the
scaler only configuration which provides scaling, color space conversion, and chroma
resampling functionality. The VPSS takes AXI4-Stream input data in 24-bit RGB format
and converts it to a 16-bit, 8bpc YUV 4:2:2 output format. The following figure shows
AXIS data interface at 4ppc. A GPIO pin from the PS is used to reset the subsystem
between resolution changes.</li>
</ul>
<a class="reference internal image-reference" href="../_images/axis_databus_enc.jpg"><img alt="AXI-Stream Data Bus Encoding" src="../_images/axis_databus_enc.jpg" style="width: 1000px;" /></a>
<ul class="simple">
<li>The video frame buffer, see Video Frame Buffer Read and Video Frame Buffer Write
LogiCORE IP Product Guide (<a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/v_frmbuf/v1_0/pg278-v-frmbuf.pdf">PG278</a>)
takes YUV 4:2:2 sub-sampled AXI4-Stream input data
and converts it to AXI4-MM format which is written to memory as 16-bit packed YUYV.
The AXI-MM interface is connected to the system DDR via NOC. For each video frame
transfer, an interrupt is generated. A GPIO is used to reset the IP between
resolution changes.</li>
</ul>
<p>All the IPs in this pipeline are configured to transport 4ppc &#64; 150 MHz, enabling up to
3840x2160 resolution at 60 frames per second (fps).</p>
<ul class="simple">
<li>Time to transfer one frame: (3840 + 560) x (2160 + 90) / (150 MHz * 4ppc) = 0.0165 ms</li>
<li>Number of frames transferred per second = 1/0.0165 = 60 frames</li>
</ul>
<p>Note: In this calculation the vertical blanking accounts for 90 pixels per line and the
horizontal blanking for 560 lines per video frame.</p>
<p>The video resolution, frame format and frame rate are set via register writes through
the AXI-Lite interface of the IPs at run-time. The drivers for the above blocks provide
APIs to set these values in a user application.</p>
<ul class="simple">
<li>For the pass-through design (no accelerator) user can choose between 720p60, 1080p60,
2160p30, and 2160p60.</li>
</ul>
</div>
<div class="section" id="quad-sensor-mipi-capture">
<h3>5.2.1.2. Quad Sensor MIPI Capture<a class="headerlink" href="#quad-sensor-mipi-capture" title="Permalink to this headline">¶</a></h3>
<p>The quad sensor MIPI CSI-2 receiver capture pipeline is shown in the following figure.</p>
<a class="reference internal image-reference" href="../_images/mipi_quad.jpg"><img alt="Quad MIPI CSI Video Capture Pipeline" src="../_images/mipi_quad.jpg" style="width: 800px;" /></a>
<ul class="simple">
<li>The <a class="reference external" href="https://www.avnet.com/wps/portal/silica/products/new-products/npi/2018/avnet-multi-camera-fmc-module/">Avnet Multicamera FMC module</a> bundles fours ON Semi image sensors (<a class="reference external" href="https://www.avnet.com/wps/portal/silica/products/new-products/npi/2018/on-semiconductor-ar0231at">AR0231</a>) with
GMSL (Gigabit Multimedia Serial Link) serializers (<a class="reference external" href="https://datasheets.maximintegrated.com/en/ds/MAX96705.pdf">MAX96705</a>)
and deserialzer (<a class="reference external" href="https://www.maximintegrated.com/en/products/interface/high-speed-signaling/MAX9286.html">MAX9286</a>).</li>
<li>The MIPI CSI-2 subsystem, see the MIPI CSI-2 Receiver Subsystem Product Guide (<a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/mipi_csi2_rx_subsystem/v5_0/pg232-mipi-csi2-rx.pdf">PG232</a>),
captures images from the deserializer in RAW12 format on four lanes and outputs
AXI4- Stream video data.</li>
<li>The AXI subset converter converts the raw 12-bit (RAW12) AXI4-Stream input data to
raw 10- bit (RAW10) AXI4-Stream output data by truncating the four least significant
bits (LSB) of each data word. The AXIS switch splits the incoming data into four
streams using the destination id.</li>
<li>The ISP IP receives the RAW AXI4-Stream input data and interpolates the missing color
components for every pixel to generate a 24-bit, 8 bits per pixel (8 bpc) RGB output
image transported via AXI4-Stream. For more information refer to <a class="reference external" href="https://xilinx.github.io/Vitis_Libraries/vision/2021.2/overview.html#isp-201">Vitis Vision Libraries Image
Sensor Processing pipeline</a>.</li>
<li>The VPSS takes AXI4-Stream input data in 24-bit RGB format and converts it to a
16-bit, 8 bpc YUV 4:2:2 output format.</li>
<li>The video frame buffer takes YUV 4:2:2 sub-sampled AXI4-Stream input data and converts
it to AXI4-MM format which is written to memory as 16-bit packed YUYV.</li>
</ul>
<p>All of the IPs in this pipeline are configured to transport 2 ppc &#64; 150 MHz, enabling up
to 1920x1080 resolution at 120 fps, or 30 fps per stream.</p>
<ul class="simple">
<li>Time to transfer one frame: (1920 + 280) x (1080 + 45) / (150 MHz * 2 ppc) = 0.00825 ms</li>
<li>Number of frames transferred per second = 1/0.00825 = 120 frames</li>
</ul>
<p>Note: The <a class="reference external" href="https://www.avnet.com/wps/portal/silica/products/new-products/npi/2018/on-semiconductor-ar0231at">AR0231 sensor</a> is limited to 1080p30 applications.</p>
</div>
</div>
<div class="section" id="hdmi-rx-capture">
<h2>5.2.2. HDMI Rx Capture<a class="headerlink" href="#hdmi-rx-capture" title="Permalink to this headline">¶</a></h2>
<p>The HDMI receiver capture pipeline is shown in the following figure.</p>
<a class="reference internal image-reference" href="../_images/hdmi_rx.jpg"><img alt="HDMI Receive" src="../_images/hdmi_rx.jpg" style="width: 700px;" /></a>
<p>This pipeline consists of four main components, each of them controlled by the APU via an AXI4- Lite base register interface:</p>
<ul class="simple">
<li>The HDMI retimer converts TMDS data from the HDMI connector to serial data and clock,
and provides them to the GT QUAD.</li>
<li>The HDMI GT controller and PHY (GT QUAD) enable plug-and-play connectivity with the
video transmit or receive subsystems. The interface between the media access
controller (MAC) and physical (PHY) layers are standardized to enable ease of use in
accessing shared gigabit-transceiver (GT) resources. The data recovery unit (DRU)
supports lower line rates for the HDMI protocol. An AXI4-Lite register interface is
provided to enable dynamic accesses of transceiver controls/status. See the HDMI GT
Controller LogiCORE IP Product Guide (<a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/hdmi_gt_controller/v1_0/pg334-hdmi-gt-controller.pdf">PG334</a>) for more information. The HDMI GT
controller and PHY are shared with the HDMI TX display pipeline</li>
<li>The HDMI receiver subsystem (HDMI RX) interfaces with PHY layers and provides HDMI
decoding functionality. The subsystem is an hierarchical IP that bundles a collection
of HDMI RX-related IP subcores and outputs them as a single IP. The subsystem receives
the captured TMDS data from the PHY layer. It then extracts the video stream from the
HDMI stream and generates a 96-bit AXI4-Stream data stream corresponding to four
pixels per clock. The data format is dependent on the HDMI source format. See the HDMI
1.4/2.0 Receiver Subsystem Product Guide (<a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/v_hdmi_rx_ss/v3_1/pg236-v-hdmi-rx-ss.pdf">PG236</a>) for more information.</li>
<li>The video processing subsystem (VPSS) is a collection of video processing IP subcores.
This instance of the VPSS uses the video scaler only configuration which provides
scaling, color space conversion, and chroma resampling functionality. The VPSS takes
AXI4-Stream input data from the HDMI RX subsystem and depending on the input format
and  resolution, converts and scales it to YUV 4:2:2 format transferred on a 96-bit
AXI4-Stream interface. A GPIO is used to reset the subsystem between resolution
changes. See the Video Processing Subsystem Product Guide (<a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/v_proc_ss/v2_0/pg231-v-proc-ss.pdf">PG231</a>) for more information.</li>
<li>The video frame buffer takes YUV 4:2:2 sub-sampled AXI4-Stream input data and
converts it to AXI4-MM format which is written to memory as 16-bit packed YUYV. The
AXI-MM interface is connected to the system DDR via the NOC. An interrupt is generated
for each video frame transfer. A GPIO is used to reset the IP between resolution
changes. See the   Video Frame Buffer Read and Video Frame Buffer Write LogiCORE IP
Product Guide (<a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/v_frmbuf/v1_0/pg278-v-frmbuf.pdf">PG278</a>) for more information.</li>
</ul>
<p>All of the IPs in this pipeline are configured to transport 4ppc &#64; 150 MHz, enabling up
to 3840x2160 resolution at 60 frames per second (fps).</p>
<ul class="simple">
<li>Time to transfer one frame: (3840 + 560) x (2160 + 90) / (150 MHz * 4ppc) = 0.0165 ms</li>
<li>Number of frames transferred per second = 1/0.0165 = 60 frames</li>
</ul>
</div>
<div class="section" id="display-pipeline">
<h2>5.2.3. Display Pipeline<a class="headerlink" href="#display-pipeline" title="Permalink to this headline">¶</a></h2>
<p>An output pipeline reads video frames from memory and sends the frames to a sink. In this
case the sink is a display and therefore this pipeline is also referred to as a display
pipeline. The HDMI display pipeline is shown in the following figure.</p>
<a class="reference internal image-reference" href="../_images/hdmi_tx.jpg"><img alt="HDMI transamit" src="../_images/hdmi_tx.jpg" style="width: 1200px;" /></a>
<p>This pipeline consists of three main components, all of them controlled by the APU via
an AXI- Lite base register interface:</p>
<ul class="simple">
<li>The video mixer IP core is configured to support blending of up to eight overlay
AXI4 interfaces connected to the NOC via two interconnects. Two interconnects are
required to reduce arbitration across ports. The main AXI-MM layer has the resolution
set  to match the display. The other layers, whatever their resolution, is blended
with this layer. Four videolayers are configured for YUYV and the other four are
configured for RGB. The AXI4-Stream output interface is a 96-bit bus that transports
4ppc for up to 2160p60 performance. It is connected to the HDMI Tx subsystem input
interface. A GPIO is used to reset the subsystem between resolution changes. For more
information refer to the input interface Video Mixer LogiCORE IP Product Guide (<a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_mix%3Bv%3Dlatest%3Bd%3Dpg243-v-mix.pdf">PG243</a>).</li>
</ul>
<p>Note: The mixer configuration remains the same for different capture sources. To enable/
disable various layers, software programs the layer enable register in the IP</p>
<ul class="simple">
<li>The HDMI transmitter subsystem (HDMI Tx) interfaces with PHY layers and provides HDMI
encoding functionality. The subsystem is a hierarchical IP that bundles a collection
of HDMI TX-related IP sub-cores and outputs them as a single IP. The subsystem
generates an HDMI stream from the incoming AXI4-Stream video data and sends the
generated link data to the video PHY layer. For more information refer to the HDMI 1.4/
2.0 Transmitter Subsystem Product Guide (<a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_hdmi_tx_ss%3Bv%3Dlatest%3Bd%3Dpg235-v-hdmi-tx-ss.pdf">PG235</a>).</li>
<li>The HDMI GT controller and PHY (GT) enables plug-and-play connectivity with the video
transmit or receive subsystems. The interface between the media access control (MAC)
and physical (PHY) layers are standardized to enable ease of use in accessing shared
gigabit- transceiver (GT) resources. The data recovery unit (DRU) is used to support
lower line rates for the HDMI protocol. An AXI4-Lite register interface is provided to
enable dynamic accesses of transceiver controls/status. For more information refer to
the HDMI GT Controller LogiCORE IP Product Guide (<a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/hdmi_gt_controller/v1_0/pg334-hdmi-gt-controller.pdf">PG334</a>).</li>
<li>The HDMI re-timer converts serial HDMI output signals to transition minimized
differential signals (TMDS) compliant with HDMI signaling. For more information refer
to <a class="reference external" href="http://www.ti.com/lit/ds/symlink/sn65dp159.pdf">SNx5DP159 datasheet</a>.</li>
</ul>
</div>
<div class="section" id="hdmi-audio-pipeline">
<h2>5.2.4. HDMI Audio Pipeline<a class="headerlink" href="#hdmi-audio-pipeline" title="Permalink to this headline">¶</a></h2>
<p>In Platform3, where video capture and display are enabled via HDMI it also possible to
capture and replay audio. The HDMI audio RX-to-TX pipeline is shown in the following
figure. This pipeline consists of four components, each of them controlled by the APU
through an AXI4-Lite base register interface.</p>
<a class="reference internal image-reference" href="../_images/hdmi_audio.jpg"><img alt="HDMI audio" src="../_images/hdmi_audio.jpg" style="width: 1200px;" /></a>
<p>The HDMI GT controller is shared with the HDMI RX and HDMI TX pipelines.</p>
<ul class="simple">
<li>The HDMI RX subsystem converts the captured audio to a multiple channel AXI audio
stream and outputs the audio data on 32-bit AXI Stream interface. This design supports
two audio channels. The subsystem also outputs Audio Clock Regeneration (ACR) signals
that allow regeneration of the audio clock. The ACR signals are passed to
hdmi_acr_ctrl which calculates Cycle Time Stamp (CTS) values for the transmit. It
basically counts the cycles of the TX TMDS clock for a given audio clock. See the HDMI
1.4/2.0 Receiver Subsystem Product Guide (<a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/v_hdmi_rx_ss/v3_1/pg236-v-hdmi-rx-ss.pdf">PG236</a>) for more information.</li>
<li>The audio formatter provides high-bandwidth direct memory access between memory and
AXI4-Stream target peripherals. Initialization, status, and management registers are
accessed through an AXI4-Lite slave interface. It is configured with both read and
write interface enabled for a maximum of two audio channels and interleaved memory
packing mode with memory data format configured as AES to PCM. The IP receives audio
input from the HDMI RX subsystem IP and writes the data to memory. It reads audio data
from memory and sends it out to the HDMI TX subsystem IP, which forwards it to the
output device. See the Audio Formatter Product Guide (<a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=audio_formatter%3Bv%3Dlatest%3Bd%3Dpg330-audio-formatter.pdf">PG330</a>) for more information.</li>
<li>The HDMI TX subsystem receives the 32-bit AXI stream audio data from the audio
formatter and transfers it to the HDMI GT controller as Link Data. This is further
transferred as TMDS data on the HDMI and finally to a HDMI replay device. This block
also receives ACR signals used to transmit an audio packet. See the HDMI 1.4/2.0
Transmitter Subsystem Product Guide (<a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_hdmi_tx_ss%3Bv%3Dlatest%3Bd%3Dpg235-v-hdmi-tx-ss.pdf">PG235</a>) for more information.</li>
</ul>
</div>
<div class="section" id="clocks-resets-and-interrupts">
<h2>5.2.5. Clocks, Resets and Interrupts<a class="headerlink" href="#clocks-resets-and-interrupts" title="Permalink to this headline">¶</a></h2>
<p>The following table lists the clock frequencies of key ACAP components and memory.
For more information refer to the Versal ACAP Technical Reference Manual (<a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/ndoc?t=architecture-manuals%3Bd%3Dam011-versal-acap-trm.pdf">AM011</a>).</p>
<table border="1" class="colwidths-given docutils" id="id11">
<caption><span class="caption-text"><strong>Table 1: Key Component Clock Frequencies</strong></span><a class="headerlink" href="#id11" title="Permalink to this table">¶</a></caption>
<colgroup>
<col width="30%" />
<col width="70%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Component</th>
<th class="head">Clock Frequency</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>ACPU</td>
<td>1,000 MHz</td>
</tr>
<tr class="row-odd"><td>NOC</td>
<td>950 MHz</td>
</tr>
<tr class="row-even"><td>NPI</td>
<td>300 MHz</td>
</tr>
<tr class="row-odd"><td>LPDDR</td>
<td>1,600</td>
</tr>
<tr class="row-even"><td>AIE</td>
<td>1,000</td>
</tr>
</tbody>
</table>
<p>The following table identifies the main clocks of the PL design, their source,
their clock frequency, and their function.</p>
<table border="1" class="colwidths-given docutils" id="id12">
<caption><span class="caption-text"><strong>Table 2: System Clocks</strong></span><a class="headerlink" href="#id12" title="Permalink to this table">¶</a></caption>
<colgroup>
<col width="19%" />
<col width="19%" />
<col width="19%" />
<col width="44%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock</th>
<th class="head">Clock Source</th>
<th class="head">Clock Frequency</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>pl0_ref_clk</td>
<td>CIPS</td>
<td>100 MHz</td>
<td>Clock source for clocking wizard.</td>
</tr>
<tr class="row-odd"><td>clk_out1</td>
<td>Clocking wizard</td>
<td>150 MHz</td>
<td>AXI MM clock and AXI Stream clock used in the capture of platform2, display pipeline, and processing pipeline.</td>
</tr>
<tr class="row-even"><td>clk_out2</td>
<td>Clocking wizard</td>
<td>105 MHz</td>
<td>AXI-Lite clock to configure the different IPs in the design.</td>
</tr>
<tr class="row-odd"><td>clk_out3</td>
<td>Clocking wizard</td>
<td>200 MHz</td>
<td>MIPI D-PHY core clock. Also the AXI MM clock and AXI Stream clock used in the capture pipeline of plaform2.</td>
</tr>
<tr class="row-even"><td>sys_clk0</td>
<td>SI570 (External)</td>
<td>200 MHz</td>
<td>Differential clock source used internally by the memory controller to generate various clocks to access DDR memory.</td>
</tr>
<tr class="row-odd"><td>HDMI DRU clock</td>
<td>SI570 (External)</td>
<td>200 MHz</td>
<td>Clock for data recovery unit for low line rates.</td>
</tr>
<tr class="row-even"><td>HDMI GT TX reference clock</td>
<td>IDT 8T49N241(External)</td>
<td>Variable</td>
<td>GT Transmit clock source to support various HDMI resolutions.</td>
</tr>
<tr class="row-odd"><td>HDMI GT RX reference clock</td>
<td>Si570 (External);</td>
<td>Variable</td>
<td>GT receive clock to support various HDMI resolutions.</td>
</tr>
<tr class="row-even"><td>Audio clock</td>
<td>Si570 (External)</td>
<td>Variable</td>
<td>Master reference clock to generate audio stream at the required sampling rate.</td>
</tr>
</tbody>
</table>
<p>The PL0 clock is provided by the PLL inside the PMC domain and is used as the
reference input clock for the clocking wizard instance. This clock does not
drive any loads directly. A clocking wizard instance is used to de-skew the
clock and to provide three phase-aligned output clocks, clk_out1, clk_out2
and clk_out3.</p>
<p>The clk_out2 is used to drive most of the AXI-Lite control interfaces of the
IPs in the PL. AXI-Lite interfaces are typically used to configure registers
and therefore can operate at a lower frequency than data path interfaces.
Exception is the AXI-Lite interfaces of HLS based IP cores where the control
and data plane use either clk_out1 or clk_out3.</p>
<p>The clk_out1 clock drives the AXI MM interfaces and AXI Stream interfaces of
the display pipeline and processing pipeline. It also drives AXI MM interfaces
and AXI Stream interfaces of the capture pipeline of platform2. The clk_out3
clock drives the AXI MM interfaces and AXI Stream interfaces of the capture
pipeline in platform1.</p>
<p>For details on HDMI Tx and HDMI GT clocking structure and requirements refer to
HDMI 1.4/2.0 Transmitter Subsystem Product Guide (<a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_hdmi_tx_ss%3Bv%3Dlatest%3Bd%3Dpg235-v-hdmi-tx-ss.pdf">PG235</a>) and HDMI GT Controller
LogiCORE IP Product Guide (<a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/hdmi_gt_controller/v1_0/pg334-hdmi-gt-controller.pdf">PG334</a>). For HDMI Tx, an external clock chip is used
to generate the GT reference clock depending on the display resolution. Various
other HDMI related clocks are derived from the GT reference clock and generated
internally by the HDMI GT controller; only for the DRU a fixed reference clock
is provided externally by a Si570 clock chip.</p>
<p>For details on the various clock chips used refer to the VCK190 Evaluation Board
User Guide (<a class="reference external" href="https://www.xilinx.com/support/documentation/boards_and_kits/vck190/ug1366-vck190-eval-bd.pdf">UG1366</a>).</p>
<p>The master reset (pl_resetn0) is generated by the PS during boot and is used as
input to the four processing system (PS) reset modules in the PL. Each module
generates synchronous, active-Low and active-High interconnect and peripheral
resets that drive all IP cores synchronous to the respective, clk_out0, clk_out1,
and clk_out2 clock domains.</p>
<p>Apart from these system resets, there are asynchronous resets driven by PS GPIO
pins. The respective device drivers control these resets which can be toggled at
run-time to reset HLS- based cores. The following table summarizes the PL resets
used in this design.</p>
<table border="1" class="colwidths-given docutils" id="id13">
<caption><span class="caption-text"><strong>Table 3: PL Resets</strong></span><a class="headerlink" href="#id13" title="Permalink to this table">¶</a></caption>
<colgroup>
<col width="30%" />
<col width="70%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Reset Source</th>
<th class="head">Purpose</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>pl0_resetn</td>
<td>PL reset for proc_sys_reset modules</td>
</tr>
<tr class="row-odd"><td>rst_processor_150MHz</td>
<td>Synchronous resets for clk_out0 clock domain</td>
</tr>
<tr class="row-even"><td>rst_processor_105MHz</td>
<td>Synchronous resets for clk_out1 clock domain</td>
</tr>
<tr class="row-odd"><td>rst_processor_200MHz</td>
<td>Synchronous resets for clk_out3 clock domain</td>
</tr>
<tr class="row-even"><td>lpd_gpio_o 0</td>
<td>Asynchronous reset for the video mixer IP</td>
</tr>
<tr class="row-odd"><td><cite>GPIO for Single Sensor platform</cite></td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>lpd_gpio_o 1</td>
<td>Asynchronous reset for the demosaic IP</td>
</tr>
<tr class="row-odd"><td>lpd_gpio_o 2</td>
<td>Asynchronous reset for the VPSS CSC IP</td>
</tr>
<tr class="row-even"><td>lpd_gpio_o 3</td>
<td>Asynchronous reset for the frame buffer write IP</td>
</tr>
<tr class="row-odd"><td>lpd_gpio_o 4</td>
<td>Asynchronous reset for the sensor GPIO</td>
</tr>
<tr class="row-even"><td><cite>GPIO for Quad Sensor platform</cite></td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>lpd_gpio_o 1</td>
<td>Asynchronous reset for the demosaic IP stream 0</td>
</tr>
<tr class="row-even"><td>lpd_gpio_o 2</td>
<td>Asynchronous reset for the VPSS CSC IP stream 0</td>
</tr>
<tr class="row-odd"><td>lpd_gpio_o 3</td>
<td>Asynchronous reset for the frame buffer write IP stream 0</td>
</tr>
<tr class="row-even"><td>lpd_gpio_o 4</td>
<td>Asynchronous reset for the demosaic IP stream 1</td>
</tr>
<tr class="row-odd"><td>lpd_gpio_o 5</td>
<td>Asynchronous reset for the VPSS CSC IP stream 1</td>
</tr>
<tr class="row-even"><td>lpd_gpio_o 6</td>
<td>Asynchronous reset for the frame buffer write IP stream 1</td>
</tr>
<tr class="row-odd"><td>lpd_gpio_o 7</td>
<td>Asynchronous reset for the demosaic IP stream 2</td>
</tr>
<tr class="row-even"><td>lpd_gpio_o 8</td>
<td>Asynchronous reset for the VPSS CSC IP stream 3</td>
</tr>
<tr class="row-odd"><td>lpd_gpio_o 9</td>
<td>Asynchronous reset for the frame buffer write IP stream</td>
</tr>
<tr class="row-even"><td>lpd_gpio_o 10</td>
<td>Asynchronous reset for the demosaic IP stream 3</td>
</tr>
<tr class="row-odd"><td>lpd_gpio_o 10</td>
<td>Asynchronous reset for the VPSS CSC IP stream 3</td>
</tr>
<tr class="row-even"><td>lpd_gpio_o 12</td>
<td>Asynchronous reset for the frame buffer write IP stream 3</td>
</tr>
<tr class="row-odd"><td><cite>GPIO for HDMI RX platform</cite></td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>lpd_gpio_0 1</td>
<td>Asynchronous reset for the VPSS CSC IP</td>
</tr>
<tr class="row-odd"><td>lpd_gpio_0 2</td>
<td>Asynchronous reset for the frame buffer write IP</td>
</tr>
</tbody>
</table>
<p>The following table lists the PL-to-PS interrupts used in this design.</p>
<table border="1" class="colwidths-given docutils" id="id14">
<caption><span class="caption-text"><strong>Table 4: Interrupts</strong></span><a class="headerlink" href="#id14" title="Permalink to this table">¶</a></caption>
<colgroup>
<col width="40%" />
<col width="60%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Interrupt ID</th>
<th class="head">Instance</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>pl_ps_irq0</td>
<td>HDMI GT Controller</td>
</tr>
<tr class="row-odd"><td>pl_ps_irq1</td>
<td>HDMI Tx subsystem</td>
</tr>
<tr class="row-even"><td>pl_ps_irq2</td>
<td>Video Mixer</td>
</tr>
<tr class="row-odd"><td>pl_ps_irq3</td>
<td>HDMI I2C</td>
</tr>
<tr class="row-even"><td>pl_ps_irq4</td>
<td>AXI Performance Monitor</td>
</tr>
<tr class="row-odd"><td><cite>Interrupts specific to Single Sensor platform</cite></td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>pl_ps_irq5</td>
<td>Audio formatter memory-mapped to stream</td>
</tr>
<tr class="row-odd"><td>pl_ps_irq6</td>
<td>MIPI RX subsytem</td>
</tr>
<tr class="row-even"><td>pl_ps_irq7</td>
<td>MIPI I2C</td>
</tr>
<tr class="row-odd"><td>pl_ps_irq8</td>
<td>Frame buffer write interrupt</td>
</tr>
<tr class="row-even"><td><cite>Interrupts specific to Quad Sensor platform</cite></td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>pl_ps_irq5</td>
<td>Audio formatter memory-mapped to stream</td>
</tr>
<tr class="row-even"><td>pl_ps_irq6</td>
<td>MIPI RX subsytem</td>
</tr>
<tr class="row-odd"><td>pl_ps_irq7</td>
<td>MIPI I2C</td>
</tr>
<tr class="row-even"><td>pl_ps_irq8</td>
<td>Frame buffer write stream 0</td>
</tr>
<tr class="row-odd"><td>pl_ps_irq9</td>
<td>Frame buffer write stream 1</td>
</tr>
<tr class="row-even"><td>pl_ps_irq10</td>
<td>Frame buffer write stream 2</td>
</tr>
<tr class="row-odd"><td>pl_ps_irq10</td>
<td>Frame buffer write stream 3</td>
</tr>
<tr class="row-even"><td><cite>Interrupts specific to HDMI RX platform</cite></td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>pl_ps_irq5</td>
<td>Audio formatter memory-mapped to stream</td>
</tr>
<tr class="row-even"><td>pl_ps_irq6</td>
<td>Audio formatter stream to memory map</td>
</tr>
<tr class="row-odd"><td>pl_ps_irq7</td>
<td>Frame buffer write interrupt</td>
</tr>
<tr class="row-even"><td>pl_ps_irq8</td>
<td>HDMI RX subsytem</td>
</tr>
</tbody>
</table>
<hr class="docutils" />
<p>Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file
except in compliance with the License.</p>
<p>You may obtain a copy of the License at
[<a class="reference external" href="http://www.apache.org/licenses/LICENSE-2.0](http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0](http://www.apache.org/licenses/LICENSE-2.0</a>)</p>
<p>Unless required by applicable law or agreed to in writing, software distributed under the
License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND,
either express or implied. See the License for the specific language governing permissions
and limitations under the License.</p>
</div>
</div>


           </div>
           
          </div>
          <footer>
<!-- Atalwar: Moved the footer code to layout.html to resolve conflict with the Xilinx template -->
</footer>

        </div>
      </div>


	  <!-- Sphinx Page Footer block -->
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="arch-filter2d.html" class="btn btn-neutral float-right" title="5.3. Accelerator - 2D Filter" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="arch-sw.html" class="btn btn-neutral float-left" title="5.1. Software Architecture of the Platform" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo" class="copyright">
    <p class="footerinfo">
      <span class="lastupdated">
        Last updated on February 26, 2022.
      </span>

    </p>
	<br>
  </div>
      </div>
    </section>


  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

   <script type="text/javascript">
    jQuery(function() { Search.loadIndex("searchindex.js"); });
  </script>

  <script type="text/javascript" id="searchindexloader"></script>


  
  
    
  



  <!--  Xilinx template footer block -->
							</div>
						</div>
					</div>
				</div>
				<div class="xilinxExperienceFragments experiencefragment aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16">
					<div class="xf-content-height">
						<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 ">
							<div class="footer parbase aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16">
								<noindex>
                  <!-- make footer fixed - NileshP -->
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
                  <!-- make footer fixed NileshP-->
									<footer>
										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">
													<div class="row">
														<div class="footerSocial parbase">
														
															<div class="col-md-push-6 col-lg-push-6 col-md-6 col-lg-6">
																<div class="lang-select dropup hidden-md hidden-lg">
		<button data-toggle="dropdown">
			<span class="fas fa-globe" aria-hidden="true"></span>
			<span>
				
					English
				</span>
		<span class="far fa-angle-down" aria-hidden="true"></span>
	</button>
	<ul class="dropdown-menu">
		<li>
				<a target="_blank" href="https://japan.xilinx.com/" target="_self">
					日本語
				</a>
			</li>
		<li>
				<a target="_blank" href="https://china.xilinx.com/" target="_self">
					简体中文
				</a>
			</li>
		</ul>
	</div>
																<ul class="list-inline pull-right social-menu">
																	<li>
																		<a target="_blank" href="https://www.linkedin.com/company/xilinx">
																		<span class="linkedin icon"></span>
																		<span class="sr-only">Connect on LinkedIn</span>
																		</a>
																	</li>
																	<li>
																		<a target="_blank" href="https://www.twitter.com/XilinxInc">
																		<span class="twitter icon"></span>
																		<span class="sr-only">Follow us on Twitter</span>
																		</a>
																	</li>
																	<li>
																		<a target="_blank" href="https://www.facebook.com/XilinxInc">
																		<span class="facebook icon"></span>
																		<span class="sr-only">Connect on Facebook</span>
																		</a>
																	</li>
																	<li>
																		<a target="_blank" href="https://www.youtube.com/XilinxInc">
																		<span class="youtube icon"></span>
																		<span class="sr-only">Watch us on YouTube</span>
																		</a>
																	</li>
																	<li>
																		<a target="_blank" href="https://www.xilinx.com/registration/subscriber-signup.html">
																		<span class="newsletter icon"></span>
																		<span class="sr-only">Subscribe to Newsletter</span>
																		</a>
																	</li>
																</ul>
																	<div class="lang-select dropup hidden-xs hidden-sm">
	<button data-toggle="dropdown">
		<span class="fas fa-globe" aria-hidden="true"></span>
		<span>
			
				English
			</span>
		<span class="far fa-angle-down" aria-hidden="true"></span>
	</button>
	<ul class="dropdown-menu">
		<li>
				<a target="_blank" href="https://japan.xilinx.com/" target="_self">
					日本語
				</a>
			</li>
		<li>
				<a target="_blank" href="https://china.xilinx.com/" target="_self">
					简体中文
				</a>
			</li>
		</ul>
	</div>
															</div>
														</div>
														<div class="col-md-pull-5 col-lg-pull-5 col-md-5 col-lg-5">
															<span class="copyright">©2022 Advanced Micro Devices, Inc</span>
														</div>

													</div>
													                    <div class="movethisrowtoleft row">
                        <div class="col-xs-24">
                            <ul class="sub-menu">
                                <li><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></li>
                                <li><a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a></li>
                                <li><a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a></li>
                                <li><a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a></li>
                                <li><a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a></li>
                                <li><a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a></li>
                                <li><a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a></li>
								<li><a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a></li>
                                <li><a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></li>
                            </ul>
                        </div>
                    </div>
												</div>
											</div>
										</div>
									</footer>
								</noindex>
							</div>
						</div>
					</div>
				</div>
<div class="backToTop parbase aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16"><noindex>
    <span data-component="backToTopButton" class="backToTopButton loaded">
        <ul>
            <li>
                <a href="https://www.author.xilinx.com/xx/rebrand/amd/en-amd-xilinx-header-footer.html#top" class="btn top">
                    <span class="fas fa-angle-up" aria-hidden="true"></span>
                </a>
            </li>
        </ul>
    </span>
</noindex></div>
			</div>
		</div>


		<script>window.CQ = window.CQ || {}</script>
		<script src="https://static.cloud.coveo.com/searchui/v2.4382/js/CoveoJsSearch.Lazy.min.js"></script>
		<script>
			var underscoreSetup = function () {
			  _.templateSettings.interpolate = /\{\{=([^-][\S\s]+?)\}\}/g;
			  _.templateSettings.evaluate = /\{\{([^-=][\S\s]+?)\}\}/g;
			  _.templateSettings.escape = /\{\{-([^=][\S\s]+?)\}\}/g;
			}

			underscoreSetup();
		</script>
	</body>
</html>