// Seed: 3352701149
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input id_4,
    input id_5
);
  assign id_2 = id_3;
endmodule
`timescale 1ps / 1 ps
