INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module CLA_10
INFO: [VRFC 10-311] analyzing module CLA_11
INFO: [VRFC 10-311] analyzing module CLA_12
INFO: [VRFC 10-311] analyzing module CLA_13
INFO: [VRFC 10-311] analyzing module CLA_14
INFO: [VRFC 10-311] analyzing module CLA_15
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA_16_bit_0
INFO: [VRFC 10-311] analyzing module CLA_16_bit_1
INFO: [VRFC 10-311] analyzing module CLA_16_bit_2
INFO: [VRFC 10-311] analyzing module CLA_16_bit_3
INFO: [VRFC 10-311] analyzing module CLA_16_bit_4
INFO: [VRFC 10-311] analyzing module CLA_16_bit_5
INFO: [VRFC 10-311] analyzing module CLA_17
INFO: [VRFC 10-311] analyzing module CLA_18
INFO: [VRFC 10-311] analyzing module CLA_19
INFO: [VRFC 10-311] analyzing module CLA_20
INFO: [VRFC 10-311] analyzing module CLA_21
INFO: [VRFC 10-311] analyzing module CLA_22
INFO: [VRFC 10-311] analyzing module CLA_23
INFO: [VRFC 10-311] analyzing module CLA_24
INFO: [VRFC 10-311] analyzing module CLA_25
INFO: [VRFC 10-311] analyzing module CLA_26
INFO: [VRFC 10-311] analyzing module CLA_27
INFO: [VRFC 10-311] analyzing module CLA_28
INFO: [VRFC 10-311] analyzing module CLA_29
INFO: [VRFC 10-311] analyzing module CLA_30
INFO: [VRFC 10-311] analyzing module CLA_31
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-311] analyzing module CLA_6
INFO: [VRFC 10-311] analyzing module CLA_7
INFO: [VRFC 10-311] analyzing module CLA_8
INFO: [VRFC 10-311] analyzing module CLA_9
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
