// Seed: 408745816
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    output tri1 id_2,
    output tri1 id_3,
    input wor id_4,
    input uwire id_5,
    input tri0 id_6,
    output tri id_7,
    output supply0 id_8,
    input supply0 id_9,
    input tri id_10
);
  wire id_12;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wand id_4,
    output tri0 id_5,
    output tri1 id_6,
    input wire id_7,
    input tri0 id_8,
    input wand id_9,
    input wire id_10,
    output tri id_11,
    output supply0 id_12,
    output wor id_13,
    input wand id_14,
    input supply1 id_15,
    output tri0 id_16,
    input uwire id_17,
    input supply1 id_18,
    input supply1 id_19,
    output wor id_20
);
  tri id_22 = -1;
  module_0 modCall_1 (
      id_2,
      id_16,
      id_2,
      id_11,
      id_9,
      id_19,
      id_4,
      id_11,
      id_12,
      id_10,
      id_9
  );
  assign modCall_1.id_2 = 0;
  logic id_23;
  ;
endmodule
