$date
	Sat Oct 31 10:53:57 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 13 ! out [12:0] $end
$var reg 7 " in [6:0] $end
$scope module rom $end
$var wire 7 # in [6:0] $end
$var reg 13 $ out [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000001000 $
b0 #
b0 "
b1000000001000 !
$end
#2
b10 "
b10 #
#3
b100 "
b100 #
#4
b100000001000 !
b100000001000 $
b101 "
b101 #
#5
b111 "
b111 #
#6
b1000000001000 !
b1000000001000 $
b1 "
b1 #
#7
b11 "
b11 #
#8
b1101 "
b1101 #
#9
b1111 "
b1111 #
#10
b100000001000 !
b100000001000 $
b1011 "
b1011 #
#11
b1001 "
b1001 #
#12
b1001000010 !
b1001000010 $
b10101 "
b10101 #
#13
b10011 "
b10011 #
#14
b1001001000000 !
b1001001000000 $
b11001 "
b11001 #
#15
b11111 "
b11111 #
#16
b11010000010 !
b11010000010 $
b100111 "
b100111 #
#17
b100011 "
b100011 #
#18
b11010000100 !
b11010000100 $
b101101 "
b101101 #
#19
b101001 "
b101001 #
#20
b1011010100000 !
b1011010100000 $
b110001 "
b110001 #
#21
b110111 "
b110111 #
#22
b1000000111000 !
b1000000111000 $
b111101 "
b111101 #
#23
b111011 "
b111011 #
#24
b100000001000 !
b100000001000 $
b1000111 "
b1000111 #
#25
b1000011 "
b1000011 #
#26
b1000000001000 !
b1000000001000 $
b1000001 "
b1000001 #
#27
b1000101 "
b1000101 #
#28
b1001011 "
b1001011 #
#29
b1001111 "
b1001111 #
#30
b100000001000 !
b100000001000 $
b1001101 "
b1001101 #
#31
b1001001 "
b1001001 #
#32
b11011000010 !
b11011000010 $
b1010001 "
b1010001 #
#33
b1010111 "
b1010111 #
#34
b1011011100000 !
b1011011100000 $
b1011111 "
b1011111 #
#35
b1011101 "
b1011101 #
#36
b100000001000 !
b100000001000 $
b1100111 "
b1100111 #
#37
b1100001 "
b1100001 #
#38
b1001 !
b1001 $
b1101001 "
b1101001 #
#39
b1101111 "
b1101111 #
#40
b11100000010 !
b11100000010 $
b1110001 "
b1110001 #
#41
b1110111 "
b1110111 #
#42
b1011100100000 !
b1011100100000 $
b1111011 "
b1111011 #
#43
b1111101 "
b1111101 #
#100
