#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Jan 16 19:56:54 2022
# Process ID: 12964
# Current directory: C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.runs/synth_1/TOP.vds
# Journal file: C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4056
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1129.984 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/TOP.vhd:32]
INFO: [Synth 8-3491] module 'clock_div_100Hz' declared at 'C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/divisor_frecuencia.vhd:10' bound to instance 'C_D_1Hz' of component 'clock_div_100Hz' [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/TOP.vhd:118]
INFO: [Synth 8-638] synthesizing module 'clock_div_100Hz' [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/divisor_frecuencia.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'clock_div_100Hz' (1#1) [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/divisor_frecuencia.vhd:17]
INFO: [Synth 8-3491] module 'Decoder1' declared at 'C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Decoder1.vhd:8' bound to instance 'Primer_decodificador_1' of component 'Decoder1' [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/TOP.vhd:125]
INFO: [Synth 8-638] synthesizing module 'Decoder1' [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Decoder1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Decoder1' (2#1) [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Decoder1.vhd:19]
INFO: [Synth 8-3491] module 'Decoder1' declared at 'C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Decoder1.vhd:8' bound to instance 'Primer_decodificador_2' of component 'Decoder1' [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/TOP.vhd:137]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/TOP.vhd:78]
INFO: [Synth 8-3491] module 'Motor' declared at 'C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Motor.vhd:29' bound to instance 'Motor_Ascensor' of component 'Motor' [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/TOP.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Motor' [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Motor.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Motor' (3#1) [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Motor.vhd:37]
INFO: [Synth 8-3491] module 'Decoder2' declared at 'C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Decoder2.vhd:10' bound to instance 'Segundo_decodificador' of component 'Decoder2' [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/TOP.vhd:156]
INFO: [Synth 8-638] synthesizing module 'Decoder2' [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Decoder2.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Decoder2' (4#1) [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Decoder2.vhd:19]
INFO: [Synth 8-3491] module 'ASCENSOR' declared at 'C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Ascensor.vhd:7' bound to instance 'FSM' of component 'Ascensor' [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/TOP.vhd:165]
INFO: [Synth 8-638] synthesizing module 'ASCENSOR' [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Ascensor.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ASCENSOR' (5#1) [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Ascensor.vhd:20]
INFO: [Synth 8-3491] module 'Display' declared at 'C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Display.vhd:10' bound to instance 'Display_7' of component 'Display' [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/TOP.vhd:178]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Display.vhd:18]
WARNING: [Synth 8-614] signal 'planta_destino_last' is read in the process but is not in the sensitivity list [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Display.vhd:22]
WARNING: [Synth 8-614] signal 'planta_actual_last' is read in the process but is not in the sensitivity list [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Display.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Display' (6#1) [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/Display.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'TOP' (7#1) [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/sources_1/new/TOP.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1129.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1129.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1129.984 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1129.984 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/constrs_1/imports/ps4 ˢvc/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/constrs_1/imports/ps4 ˢvc/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.srcs/constrs_1/imports/ps4 ˢvc/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1129.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1129.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1129.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1129.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1129.984 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ASCENSOR'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      e1 |                              001 |                               00
                      e2 |                              010 |                               01
                      e3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ASCENSOR'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1129.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 9     
	   7 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1129.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1129.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1129.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1133.414 ; gain = 3.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1133.414 ; gain = 3.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1133.414 ; gain = 3.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1133.414 ; gain = 3.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1133.414 ; gain = 3.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1133.414 ; gain = 3.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1133.414 ; gain = 3.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |    15|
|4     |LUT2   |    12|
|5     |LUT3   |    22|
|6     |LUT4   |     7|
|7     |LUT5   |     9|
|8     |LUT6   |     7|
|9     |FDCE   |     9|
|10    |FDPE   |     6|
|11    |FDRE   |    54|
|12    |IBUF   |    14|
|13    |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1133.414 ; gain = 3.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1133.414 ; gain = 3.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1133.414 ; gain = 3.430
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1142.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1150.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c9a4e112
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1150.844 ; gain = 20.859
INFO: [Common 17-1381] The checkpoint 'C:/Users/Zheng/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_01/ASCENSOR_01.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 16 19:57:42 2022...
