verilog work "fulladder.v"
verilog work "adder_3bit.v"
