<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPS_pipeline_out.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPU_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CPU_Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="topout.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="topout.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="topout.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="topout.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="topout.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="topout.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="topout.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="topout.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="topout.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="topout.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="topout.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="topout.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="topout.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="topout.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="topout.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="topout.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="topout.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="topout.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="topout.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="topout.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="topout.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="topout.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="topout.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="topout_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="topout_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="topout_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="topout_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="topout_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="topout_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="topout_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topout_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topout_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="topout_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="topout_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topout_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="topout_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="topout_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="topout_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="topout_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topout_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1496402908" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1496402908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496405161" xil_pn:in_ck="-3864856064055405233" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1496405161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CPU_Test.v"/>
      <outfile xil_pn:name="EX.v"/>
      <outfile xil_pn:name="EXMEM.v"/>
      <outfile xil_pn:name="HazardSignal.v"/>
      <outfile xil_pn:name="ID.v"/>
      <outfile xil_pn:name="IDEX.v"/>
      <outfile xil_pn:name="IF.v"/>
      <outfile xil_pn:name="IFID.v"/>
      <outfile xil_pn:name="MEM.v"/>
      <outfile xil_pn:name="MEMWB.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="WB.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="top.v"/>
      <outfile xil_pn:name="topout.v"/>
    </transform>
    <transform xil_pn:end_ts="1495943492" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="327424138657900318" xil_pn:start_ts="1495943492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495943492" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1833671885665584420" xil_pn:start_ts="1495943492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495943447" xil_pn:in_ck="-5226535194123204746" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8665820861289915697" xil_pn:start_ts="1495943447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DataMem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DataMem.v"/>
      <outfile xil_pn:name="ipcore_dir/InstrMem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/InstrMem.v"/>
    </transform>
    <transform xil_pn:end_ts="1496405161" xil_pn:in_ck="-3864856064055405233" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1496405161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CPU_Test.v"/>
      <outfile xil_pn:name="EX.v"/>
      <outfile xil_pn:name="EXMEM.v"/>
      <outfile xil_pn:name="HazardSignal.v"/>
      <outfile xil_pn:name="ID.v"/>
      <outfile xil_pn:name="IDEX.v"/>
      <outfile xil_pn:name="IF.v"/>
      <outfile xil_pn:name="IFID.v"/>
      <outfile xil_pn:name="MEM.v"/>
      <outfile xil_pn:name="MEMWB.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="WB.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="top.v"/>
      <outfile xil_pn:name="topout.v"/>
    </transform>
    <transform xil_pn:end_ts="1496405165" xil_pn:in_ck="8725852606603803197" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1874339308761168027" xil_pn:start_ts="1496405161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_Test_beh.prj"/>
      <outfile xil_pn:name="CPU_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1496641825" xil_pn:in_ck="1869151886811074032" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7864136447781296894" xil_pn:start_ts="1496641825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1495942209" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1495942209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495942209" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4694161529095207136" xil_pn:start_ts="1495942209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495942209" xil_pn:in_ck="-5226535194123204746" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8665820861289915697" xil_pn:start_ts="1495942209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DataMem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DataMem.v"/>
      <outfile xil_pn:name="ipcore_dir/InstrMem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/InstrMem.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495942209" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3546125267788713374" xil_pn:start_ts="1495942209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495942209" xil_pn:in_ck="-712701601251723244" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1495942209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495942209" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3362079710522086055" xil_pn:start_ts="1495942209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496405320" xil_pn:in_ck="8665891020669350962" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1559159584273881154" xil_pn:start_ts="1496405294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="topout.lso"/>
      <outfile xil_pn:name="topout.ngc"/>
      <outfile xil_pn:name="topout.ngr"/>
      <outfile xil_pn:name="topout.prj"/>
      <outfile xil_pn:name="topout.stx"/>
      <outfile xil_pn:name="topout.syr"/>
      <outfile xil_pn:name="topout.xst"/>
      <outfile xil_pn:name="topout_stx_beh.prj"/>
      <outfile xil_pn:name="topout_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1495948733" xil_pn:in_ck="-6966985353893343" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202362049162253" xil_pn:start_ts="1495948733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496405343" xil_pn:in_ck="-5945173285629560156" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3906758028281656560" xil_pn:start_ts="1496405336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="topout.bld"/>
      <outfile xil_pn:name="topout.ngd"/>
      <outfile xil_pn:name="topout_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1496405405" xil_pn:in_ck="-8659809052184196365" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1496405343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="topout.pcf"/>
      <outfile xil_pn:name="topout_map.map"/>
      <outfile xil_pn:name="topout_map.mrp"/>
      <outfile xil_pn:name="topout_map.ncd"/>
      <outfile xil_pn:name="topout_map.ngm"/>
      <outfile xil_pn:name="topout_map.xrpt"/>
      <outfile xil_pn:name="topout_summary.xml"/>
      <outfile xil_pn:name="topout_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1496405449" xil_pn:in_ck="6417183071127231372" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1496405405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="topout.ncd"/>
      <outfile xil_pn:name="topout.pad"/>
      <outfile xil_pn:name="topout.par"/>
      <outfile xil_pn:name="topout.ptwx"/>
      <outfile xil_pn:name="topout.unroutes"/>
      <outfile xil_pn:name="topout.xpi"/>
      <outfile xil_pn:name="topout_pad.csv"/>
      <outfile xil_pn:name="topout_pad.txt"/>
      <outfile xil_pn:name="topout_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1496405521" xil_pn:in_ck="5544764883993358" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1496405506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="topout.bgn"/>
      <outfile xil_pn:name="topout.bit"/>
      <outfile xil_pn:name="topout.drc"/>
      <outfile xil_pn:name="topout.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1496405449" xil_pn:in_ck="-8659809052184196497" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1496405442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="topout.twr"/>
      <outfile xil_pn:name="topout.twx"/>
    </transform>
  </transforms>

</generated_project>
