<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4053" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4053{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4053{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4053{left:796px;bottom:1141px;letter-spacing:-0.13px;}
#t4_4053{left:96px;bottom:1088px;}
#t5_4053{left:122px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_4053{left:96px;bottom:1063px;}
#t7_4053{left:122px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_4053{left:96px;bottom:1039px;}
#t9_4053{left:122px;bottom:1039px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#ta_4053{left:70px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tb_4053{left:70px;bottom:998px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_4053{left:70px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#td_4053{left:70px;bottom:956px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#te_4053{left:70px;bottom:940px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_4053{left:70px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_4053{left:70px;bottom:906px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#th_4053{left:70px;bottom:847px;letter-spacing:0.13px;}
#ti_4053{left:152px;bottom:847px;letter-spacing:0.15px;word-spacing:0.01px;}
#tj_4053{left:70px;bottom:823px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#tk_4053{left:70px;bottom:807px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#tl_4053{left:70px;bottom:782px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_4053{left:70px;bottom:724px;letter-spacing:0.13px;}
#tn_4053{left:152px;bottom:724px;letter-spacing:0.14px;word-spacing:0.01px;}
#to_4053{left:379px;bottom:724px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tp_4053{left:70px;bottom:700px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#tq_4053{left:628px;bottom:700px;letter-spacing:-0.16px;word-spacing:-0.75px;}
#tr_4053{left:715px;bottom:700px;letter-spacing:-0.13px;word-spacing:-0.76px;}
#ts_4053{left:70px;bottom:683px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#tt_4053{left:128px;bottom:690px;}
#tu_4053{left:142px;bottom:683px;letter-spacing:-0.16px;word-spacing:-1.16px;}
#tv_4053{left:614px;bottom:690px;}
#tw_4053{left:625px;bottom:683px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#tx_4053{left:70px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ty_4053{left:382px;bottom:666px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_4053{left:666px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t10_4053{left:70px;bottom:649px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_4053{left:70px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t12_4053{left:70px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t13_4053{left:70px;bottom:591px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#t14_4053{left:327px;bottom:591px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t15_4053{left:747px;bottom:591px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t16_4053{left:70px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t17_4053{left:70px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t18_4053{left:70px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t19_4053{left:70px;bottom:524px;letter-spacing:-0.16px;}
#t1a_4053{left:70px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1b_4053{left:70px;bottom:483px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1c_4053{left:70px;bottom:466px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1d_4053{left:70px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1e_4053{left:70px;bottom:432px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_4053{left:70px;bottom:374px;letter-spacing:0.13px;}
#t1g_4053{left:152px;bottom:374px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1h_4053{left:70px;bottom:350px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t1i_4053{left:70px;bottom:323px;}
#t1j_4053{left:96px;bottom:327px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t1k_4053{left:70px;bottom:300px;}
#t1l_4053{left:96px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1m_4053{left:96px;bottom:279px;}
#t1n_4053{left:122px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1o_4053{left:96px;bottom:255px;}
#t1p_4053{left:122px;bottom:255px;letter-spacing:-0.15px;}
#t1q_4053{left:148px;bottom:255px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#t1r_4053{left:122px;bottom:238px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1s_4053{left:122px;bottom:221px;letter-spacing:-0.25px;}
#t1t_4053{left:70px;bottom:195px;}
#t1u_4053{left:96px;bottom:199px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1v_4053{left:70px;bottom:149px;letter-spacing:-0.15px;}
#t1w_4053{left:92px;bottom:149px;letter-spacing:-0.12px;}
#t1x_4053{left:92px;bottom:133px;letter-spacing:-0.12px;}
#t1y_4053{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_4053{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4053{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4053{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4053{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4053{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4053{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_4053{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_4053{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s9_4053{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4053" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4053Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4053" style="-webkit-user-select: none;"><object width="935" height="1210" data="4053/4053.svg" type="image/svg+xml" id="pdf4053" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4053" class="t s1_4053">Vol. 3C </span><span id="t2_4053" class="t s1_4053">28-31 </span>
<span id="t3_4053" class="t s2_4053">VM EXITS </span>
<span id="t4_4053" class="t s3_4053">— </span><span id="t5_4053" class="t s3_4053">CS. Set to 1. </span>
<span id="t6_4053" class="t s3_4053">— </span><span id="t7_4053" class="t s3_4053">SS, DS, ES, FS, and GS. Undefined if the segment is unusable; otherwise, set to 1. </span>
<span id="t8_4053" class="t s3_4053">— </span><span id="t9_4053" class="t s3_4053">TR. Set to 0. </span>
<span id="ta_4053" class="t s3_4053">The host-state area does not contain a selector field for LDTR. LDTR is established as follows on all VM exits: the </span>
<span id="tb_4053" class="t s3_4053">selector is cleared to 0000H, the segment is marked unusable and is otherwise undefined (although the base </span>
<span id="tc_4053" class="t s3_4053">address is always canonical). </span>
<span id="td_4053" class="t s3_4053">The base addresses for GDTR and IDTR are loaded from the GDTR base-address field and the IDTR base-address </span>
<span id="te_4053" class="t s3_4053">field, respectively. If the processor supports the Intel 64 architecture and the processor supports N &lt; 64 linear- </span>
<span id="tf_4053" class="t s3_4053">address bits, each of bits 63:N of each base address is set to the value of bit N–1 of that base address. The GDTR </span>
<span id="tg_4053" class="t s3_4053">and IDTR limits are each set to FFFFH. </span>
<span id="th_4053" class="t s4_4053">28.5.3 </span><span id="ti_4053" class="t s4_4053">Loading Host RIP, RSP, RFLAGS, and SSP </span>
<span id="tj_4053" class="t s3_4053">RIP and RSP are loaded from the RIP field and the RSP field, respectively. RFLAGS is cleared, except bit 1, which is </span>
<span id="tk_4053" class="t s3_4053">always set. </span>
<span id="tl_4053" class="t s3_4053">If the “load CET” VM-exit control is 1, SSP (shadow-stack pointer) is loaded from the SSP field. </span>
<span id="tm_4053" class="t s4_4053">28.5.4 </span><span id="tn_4053" class="t s4_4053">Checking and Loading Host </span><span id="to_4053" class="t s5_4053">Page-Directory-Pointer-Table Entries </span>
<span id="tp_4053" class="t s3_4053">If CR0.PG = 1, CR4.PAE = 1, and IA32_EFER.LMA = 0, the logical processor uses </span><span id="tq_4053" class="t s6_4053">PAE paging</span><span id="tr_4053" class="t s3_4053">. See Section 4.4 of </span>
<span id="ts_4053" class="t s3_4053">the Intel </span>
<span id="tt_4053" class="t s7_4053">® </span>
<span id="tu_4053" class="t s3_4053">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A. </span>
<span id="tv_4053" class="t s7_4053">1 </span>
<span id="tw_4053" class="t s3_4053">When in PAE paging is in use, the </span>
<span id="tx_4053" class="t s3_4053">physical address in CR3 references a table of </span><span id="ty_4053" class="t s6_4053">page-directory-pointer-table entries </span><span id="tz_4053" class="t s3_4053">(PDPTEs). A MOV to CR3 </span>
<span id="t10_4053" class="t s3_4053">when PAE paging is in use checks the validity of the PDPTEs and, if they are valid, loads them into the processor </span>
<span id="t11_4053" class="t s3_4053">(into internal, non-architectural registers). </span>
<span id="t12_4053" class="t s3_4053">A VM exit is to a VMM that uses PAE paging if (1) bit 5 (corresponding to CR4.PAE) is set in the CR4 field in the </span>
<span id="t13_4053" class="t s3_4053">host-state area of the VMCS; and (2) </span><span id="t14_4053" class="t s3_4053">the “host address-space size” VM-exit control is 0. Such a VM </span><span id="t15_4053" class="t s3_4053">exit may check </span>
<span id="t16_4053" class="t s3_4053">the validity of the PDPTEs referenced by the CR3 field in the host-state area of the VMCS. Such a VM exit must </span>
<span id="t17_4053" class="t s3_4053">check their validity if either (1) PAE paging was not in use before the VM exit; or (2) the value of CR3 is changing </span>
<span id="t18_4053" class="t s3_4053">as a result of the VM exit. A VM exit to a VMM that does not use PAE paging must not check the validity of the </span>
<span id="t19_4053" class="t s3_4053">PDPTEs. </span>
<span id="t1a_4053" class="t s3_4053">A VM exit that checks the validity of the PDPTEs uses the same checks that are used when CR3 is loaded with </span>
<span id="t1b_4053" class="t s3_4053">MOV to CR3 when PAE paging is in use. If MOV to CR3 would cause a general-protection exception due to the </span>
<span id="t1c_4053" class="t s3_4053">PDPTEs that would be loaded (e.g., because a reserved bit is set), a VMX abort occurs (see Section 28.7). If a </span>
<span id="t1d_4053" class="t s3_4053">VM exit to a VMM that uses PAE does not cause a VMX abort, the PDPTEs are loaded into the processor as would </span>
<span id="t1e_4053" class="t s3_4053">MOV to CR3, using the value of CR3 being load by the VM exit. </span>
<span id="t1f_4053" class="t s4_4053">28.5.5 </span><span id="t1g_4053" class="t s4_4053">Updating Non-Register State </span>
<span id="t1h_4053" class="t s3_4053">VM exits affect the non-register state of a logical processor as follows: </span>
<span id="t1i_4053" class="t s8_4053">• </span><span id="t1j_4053" class="t s3_4053">A logical processor is always in the active state after a VM exit. </span>
<span id="t1k_4053" class="t s8_4053">• </span><span id="t1l_4053" class="t s3_4053">Event blocking is affected as follows: </span>
<span id="t1m_4053" class="t s3_4053">— </span><span id="t1n_4053" class="t s3_4053">There is no blocking by STI or by MOV SS after a VM exit. </span>
<span id="t1o_4053" class="t s3_4053">— </span><span id="t1p_4053" class="t s3_4053">VM </span><span id="t1q_4053" class="t s3_4053">exits caused directly by non-maskable interrupts (NMIs) cause blocking by NMI (see Table 25-3). Other </span>
<span id="t1r_4053" class="t s3_4053">VM exits do not affect blocking by NMI. (See Section 28.1 for the case in which an NMI causes a VM exit </span>
<span id="t1s_4053" class="t s3_4053">indirectly.) </span>
<span id="t1t_4053" class="t s8_4053">• </span><span id="t1u_4053" class="t s3_4053">There are no pending debug exceptions after a VM exit. </span>
<span id="t1v_4053" class="t s9_4053">1. </span><span id="t1w_4053" class="t s9_4053">On processors that support Intel 64 architecture, the physical-address extension may support more than 36 physical-address bits. </span>
<span id="t1x_4053" class="t s9_4053">Software can determine a processor’s physical-address width by executing CPUID with 80000008H in EAX. The physical-address </span>
<span id="t1y_4053" class="t s9_4053">width is returned in bits 7:0 of EAX. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
