{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "03", "@year": "2019", "@timestamp": "2019-11-03T09:12:22.000022-05:00", "@month": "11"}, "ait:date-sort": {"@day": "26", "@year": "2007", "@month": "11"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}]}, "citation-title": "Software/configware implementation of combinatorial algorithms", "abstracts": "This paper discusses an approach for solving combinatorial problems by combining software and dynamically reconfigurable hardware (configware). The suggested technique avoids instance-specific hardware compilation and, as a result, allows obtaining higher performance than currently available pure software approaches as well as instance-specific reconfigurable solutions. Moreover, the technique permits problems to be solved that exceed the resources of the available reconfigurable hardware. The architecture of dynamically reconfigurable hardware problem solver is modeled in software allowing to estimate different characteristics, such as the time of reconfiguration, performance, etc., and to speed up the overall design process. \u00a9 2007 IEEE.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "IEETA"}]}, "person": {"ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "IEEE/ACS Int. Conf. Comput. Syst. Applic.", "@country": "usa", "issuetitle": "2007 IEEE/ACS International Conference on Computer Systems and Applications, AICCSA 2007", "volisspag": {"pagerange": {"@first": "539", "@last": "546"}}, "@type": "p", "publicationyear": {"@first": "2007"}, "isbn": [{"$": "1424410312", "@length": "10"}, {"$": "9781424410316", "@length": "13"}], "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var pagings"}, "confevent": {"confname": "2007 IEEE/ACS International Conference on Computer Systems and Applications, AICCSA 2007", "conflocation": {"city-group": "Amman", "@country": "jor"}, "confcode": "70247", "confdate": {"enddate": {"@day": "16", "@year": "2007", "@month": "05"}, "startdate": {"@day": "13", "@year": "2007", "@month": "05"}}}}}, "sourcetitle": "2007 IEEE/ACS International Conference on Computer Systems and Applications, AICCSA 2007", "article-number": "4231009", "@srcid": "8700153307", "publicationdate": {"year": "2007", "date-text": {"@xfab-added": "true", "$": "2007"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1705"}, {"$": "1706"}, {"$": "1708"}, {"$": "1711"}]}, {"@type": "CPXCLASS", "classification": [{"$": "722"}, {"$": "723"}, {"$": "723.4"}, {"$": "921.4"}]}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2008 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "26", "@year": "2007", "@month": "11"}}, "itemidlist": {"itemid": [{"$": "350129980", "@idtype": "PUI"}, {"$": "20074810941318", "@idtype": "CPX"}, {"$": "36248985632", "@idtype": "SCP"}, {"$": "36248985632", "@idtype": "SGR"}], "ce:doi": "10.1109/AICCSA.2007.370934"}}, "tail": {"bibliography": {"@refcount": "18", "reference": [{"ref-fulltext": "G. Micheli, Synthesis and optimization of digital circuits. McGraw-Hill, Inc., 1994, 570 p.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0004077620", "@idtype": "SGR"}}, "ref-text": "McGraw-Hill, Inc, 570 p", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Micheli", "ce:indexed-name": "Micheli G."}]}, "ref-sourcetitle": "Synthesis and optimization of digital circuits"}}, {"ref-fulltext": "P. R. Stephan et al., \"Combinational Test Generation Using Satisfiability,\" IEEE Trans. on CAD, vol. 15, no. 9, pp. 1167-1176, Sept. 1996.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1996"}, "ref-title": {"ref-titletext": "Combinational Test Generation Using Satisfiability"}, "refd-itemidlist": {"itemid": {"$": "0030247603", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "15", "@issue": "9"}, "pagerange": {"@first": "1167", "@last": "1176"}}, "ref-text": "Sept", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.R.", "@_fa": "true", "ce:surname": "Stephan", "ce:indexed-name": "Stephan P.R."}], "et-al": null}, "ref-sourcetitle": "IEEE Trans. on CAD"}}, {"ref-fulltext": "R. Feldman, C. Haubelt, B. Monien, J. Teich, \"Fault Tolerance Analysis of Distributed Reconfigurable Systems Using SAT-Based Techniques\", Proceeding of FPL'2003, Lisbon, Portugal, 2003, pp. 478-487.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Fault Tolerance Analysis of Distributed Reconfigurable Systems Using SAT-Based Techniques"}, "refd-itemidlist": {"itemid": {"$": "35248814417", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "478", "@last": "487"}}, "ref-text": "Lisbon, Portugal", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Feldman", "ce:indexed-name": "Feldman R."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Haubelt", "ce:indexed-name": "Haubelt C."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Monien", "ce:indexed-name": "Monien B."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teich", "ce:indexed-name": "Teich J."}]}, "ref-sourcetitle": "Proceeding of FPL"}}, {"ref-fulltext": "M. Platzner, \"Reconfigurable Accelerators for Combinatorial Problems\", IEEE Computer, pp. 58-60, April 2000.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Reconfigurable Accelerators for Combinatorial Problems"}, "refd-itemidlist": {"itemid": {"$": "0034174021", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "58", "@last": "60"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Platzner", "ce:indexed-name": "Platzner M."}]}, "ref-sourcetitle": "IEEE Computer"}}, {"ref-fulltext": "P. Zhong, P. Ashar, S. Malik, M. Martonosi, \"Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability\", Proc. of the 34thDesign Automation Conference, 1998, pp. 194-199.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability"}, "refd-itemidlist": {"itemid": {"$": "0031624029", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "194", "@last": "199"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ashar", "ce:indexed-name": "Ashar P."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Malik", "ce:indexed-name": "Malik S."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Martonosi", "ce:indexed-name": "Martonosi M."}]}, "ref-sourcetitle": "Proc. of the 34thDesign Automation Conference"}}, {"ref-fulltext": "M. Abramovici, J.T. de Sousa, \"A SAT solver using reconfigurable hardware and virtual logic\", Journal of Automated Reasoning, vol. 24, nos. 1-2, Feb. 2000, pp. 5-36.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "A SAT solver using reconfigurable hardware and virtual logic"}, "refd-itemidlist": {"itemid": {"$": "0034140752", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "24", "@issue": "1-2"}, "pagerange": {"@first": "5", "@last": "36"}}, "ref-text": "Feb", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}, {"@seq": "2", "ce:initials": "J.T.", "@_fa": "true", "ce:surname": "de Sousa", "ce:indexed-name": "de Sousa J.T."}]}, "ref-sourcetitle": "Journal of Automated Reasoning"}}, {"ref-fulltext": "M. Boyd, T. Larrabee, \"ELVIS - A Scalable, Loadable Custom Programmable Logic Device for Solving Boolean Satisfiability Problems\", Proc. of the IEEE FCCM'2000, Napa, California.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "ELVIS - A Scalable, Loadable Custom Programmable Logic Device for Solving Boolean Satisfiability Problems"}, "refd-itemidlist": {"itemid": {"$": "36249015717", "@idtype": "SGR"}}, "ref-text": "Napa, California", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Boyd", "ce:indexed-name": "Boyd M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Larrabee", "ce:indexed-name": "Larrabee T."}]}, "ref-sourcetitle": "Proc. of the IEEE FCCM"}}, {"ref-fulltext": "I. Skliarova, A.B. Ferrari. \"A Software/Reconfigurable Hardware SAT Solver\", IEEE Trans. on VLSI, Apr., vol. 12, N\u00b0 4, 2004, pp. 408-419.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "A Software/Reconfigurable Hardware SAT Solver"}, "refd-itemidlist": {"itemid": {"$": "2442713051", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "4"}, "pagerange": {"@first": "408", "@last": "419"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Trans. on VLSI, Apr"}}, {"ref-fulltext": "I. Skliarova, A.B. Ferrari, \"Reconfigurable Hardware SAT Solvers: a Survey of Systems\", IEEE Trans on Computers, Nov., vol. 53, N\u00b0 11, 2004, pp. 1449-1461.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Reconfigurable Hardware SAT Solvers: A Survey of Systems"}, "refd-itemidlist": {"itemid": {"$": "8744233904", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "53", "@issue": "11"}, "pagerange": {"@first": "1449", "@last": "1461"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Trans on Computers, Nov"}}, {"ref-fulltext": "J. de Sousa, J.P. Marques-Silva, M. Abramovici, \"A Configware/Software Approach to SAT Solving\", Proc. of the IEEE FCCM'2001.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "A Configware/Software Approach to SAT Solving"}, "refd-itemidlist": {"itemid": {"$": "36248954766", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "de Sousa", "ce:indexed-name": "de Sousa J."}, {"@seq": "2", "ce:initials": "J.P.", "@_fa": "true", "ce:surname": "Marques-Silva", "ce:indexed-name": "Marques-Silva J.P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}]}, "ref-sourcetitle": "Proc. of the IEEE FCCM"}}, {"ref-fulltext": "A. Zakrevskij, \"Combinatorial Problems over Logical Matrices in Logic Design and Artificial Intelligence\", Electr\u00f3nica e Telecomunica\u00e7\u00f5es, vol. 2, no. 2, pp. 261-268.", "@id": "11", "ref-info": {"ref-title": {"ref-titletext": "Combinatorial Problems over Logical Matrices in Logic Design and Artificial Intelligence"}, "refd-itemidlist": {"itemid": {"$": "0009976613", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2", "@issue": "2"}, "pagerange": {"@first": "261", "@last": "268"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}]}, "ref-sourcetitle": "Electr\u00f3nica e Telecomunica\u00e7\u00f5es"}}, {"ref-fulltext": "A.D. Zakrevski, \"Logical Synthesis of Cascade Networks\", Moscow: Science, 1981.", "@id": "12", "ref-info": {"refd-itemidlist": {"itemid": {"$": "36248952431", "@idtype": "SGR"}}, "ref-text": "A.D. Zakrevski, Logical Synthesis of Cascade Networks, Moscow: Science, 1981."}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, B. Pimentel, \"Modeling and FPGA-based implementation of graph coloring algorithms\", Proceedings of the 3rdInternational Conference on Autonomous Robots and Agents -ICARA'2006, Palmerston North, New Zealand, December 2006, pp. 443-448.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Modeling and FPGA-based implementation of graph coloring algorithms"}, "refd-itemidlist": {"itemid": {"$": "34547982798", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "443", "@last": "448"}}, "ref-text": "Palmerston North, New Zealand, December", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proceedings of the 3rdInternational Conference on Autonomous Robots and Agents -ICARA"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Design of Digital Circuits on the Basis of Hardware Templates\", Proceedings of the International Conference on Embedded Systems and Applications - ESA'03, Las Vegas, USA, CSREA Press, pp. 56-62, Jun. 2003.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Design of Digital Circuits on the Basis of Hardware Templates"}, "refd-itemidlist": {"itemid": {"$": "1642294944", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "56", "@last": "62"}}, "ref-text": "Las Vegas, USA, CSREA Press, pp, Jun", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of the International Conference on Embedded Systems and Applications - ESA'03"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Oliveira, A. Ferrari, \"A Dynamically Reconfigurable Accelerator for Operations over Boolean and Ternary Vectors\", Euromicro Symposium on Digital System Design, Belek, Turkey, pp. 222-229, Sept. 2003.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "A Dynamically Reconfigurable Accelerator for Operations over Boolean and Ternary Vectors"}, "refd-itemidlist": {"itemid": {"$": "20344362539", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "222", "@last": "229"}}, "ref-text": "Belek, Turkey, pp, Sept", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}]}, "ref-sourcetitle": "Euromicro Symposium on Digital System Design"}}, {"ref-fulltext": "V. Sklyarov, \"Reconfigurable models of finite state machines and their implementation in FPGAs\", Journal of Systems Architecture, 2002, 47, pp. 1043-1064.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable models of finite state machines and their implementation in FPGAs"}, "refd-itemidlist": {"itemid": {"$": "0036684805", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "47"}, "pagerange": {"@first": "1043", "@last": "1064"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Journal of Systems Architecture"}}, {"ref-fulltext": "Available: http://www.alpha-data.com/.", "@id": "17", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.alpha-data.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "36248943319", "@idtype": "SGR"}}, "ref-text": "Available"}}, {"ref-fulltext": "DIMACS challenge benchmarks. [Online]: http://www.intellektik.informatik. m-darmstadt.de/SATLIB/benchm.html.", "@id": "18", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.intellektik.informatik. m-darmstadt.de/SATLIB/benchm.html", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84880846160", "@idtype": "SGR"}}, "ref-text": "Online", "ref-sourcetitle": "DIMACS challenge benchmarks"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-36248985632", "dc:description": "This paper discusses an approach for solving combinatorial problems by combining software and dynamically reconfigurable hardware (configware). The suggested technique avoids instance-specific hardware compilation and, as a result, allows obtaining higher performance than currently available pure software approaches as well as instance-specific reconfigurable solutions. Moreover, the technique permits problems to be solved that exceed the resources of the available reconfigurable hardware. The architecture of dynamically reconfigurable hardware problem solver is modeled in software allowing to estimate different characteristics, such as the time of reconfiguration, performance, etc., and to speed up the overall design process. \u00a9 2007 IEEE.", "prism:coverDate": "2007-11-26", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/36248985632", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/36248985632"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=36248985632&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=36248985632&origin=inward"}], "prism:isbn": [{"$": "1424410312"}, {"$": "9781424410316"}], "prism:publicationName": "2007 IEEE/ACS International Conference on Computer Systems and Applications, AICCSA 2007", "source-id": "8700153307", "citedby-count": "1", "subtype": "cp", "prism:pageRange": "539-546", "dc:title": "Software/configware implementation of combinatorial algorithms", "prism:endingPage": "546", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/AICCSA.2007.370934", "prism:startingPage": "539", "article-number": "4231009", "dc:identifier": "SCOPUS_ID:36248985632"}, "idxterms": {"mainterm": [{"$": "Combinatorial algorithms", "@weight": "a", "@candidate": "n"}, {"$": "Design process", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Science Applications", "@code": "1706", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Signal Processing", "@code": "1711", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}}