// Seed: 2218226083
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wor id_5 = 1;
  wire id_6, id_7;
  wire id_8;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wand id_3,
    input wand id_4,
    input tri0 id_5,
    output wire id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    output uwire id_12,
    output tri1 id_13,
    input wire id_14,
    output tri id_15,
    input tri1 id_16,
    output tri id_17
    , id_27,
    output uwire id_18,
    output uwire id_19,
    output wire id_20,
    input wand id_21,
    input tri0 id_22,
    input wor id_23,
    input wand id_24,
    input uwire id_25
);
  wire id_28;
  module_0(
      id_28, id_28, id_27, id_27
  );
endmodule
