/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [2:0] celloutsig_1_7z;
  reg [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = !(celloutsig_0_0z[0] ? in_data[48] : celloutsig_0_0z[2]);
  assign celloutsig_0_9z = !(celloutsig_0_0z[1] ? celloutsig_0_0z[2] : celloutsig_0_3z);
  assign celloutsig_0_17z = !(_00_ ? celloutsig_0_5z[4] : celloutsig_0_13z);
  assign celloutsig_0_28z = !(celloutsig_0_13z ? celloutsig_0_0z[2] : celloutsig_0_4z);
  assign celloutsig_0_3z = ~celloutsig_0_0z[1];
  assign celloutsig_1_14z = ~celloutsig_1_7z[2];
  assign celloutsig_0_13z = celloutsig_0_0z[0] ^ celloutsig_0_7z;
  reg [9:0] _09_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _09_ <= 10'h000;
    else _09_ <= { in_data[51:46], celloutsig_0_0z };
  assign { _01_[9:5], _00_, _01_[3:0] } = _09_;
  assign celloutsig_1_11z = { celloutsig_1_10z[8:3], celloutsig_1_3z } === celloutsig_1_0z[11:5];
  assign celloutsig_0_4z = { _01_[5], _00_, _01_[3:1], celloutsig_0_3z, celloutsig_0_3z } === { _01_[8:5], _00_, _01_[3:2] };
  assign celloutsig_0_12z = { celloutsig_0_11z[8:4], celloutsig_0_2z, celloutsig_0_9z } === celloutsig_0_6z;
  assign celloutsig_0_16z = celloutsig_0_11z[3:0] === { in_data[86:84], celloutsig_0_8z };
  assign celloutsig_1_13z = { celloutsig_1_10z[2], celloutsig_1_3z, celloutsig_1_8z } > { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_0_19z = { celloutsig_0_11z[6:4], celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_4z } > { celloutsig_0_5z[3:0], celloutsig_0_0z };
  assign celloutsig_1_16z = ! { celloutsig_1_0z[10:1], celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_0_14z = ! in_data[20:9];
  assign celloutsig_0_29z = ! { celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_1_3z = in_data[150:108] || { celloutsig_1_0z[13:4], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_1z[3], celloutsig_1_3z, celloutsig_1_2z } || { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_7z[0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_16z } % { 1'h1, celloutsig_1_1z[5:1], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_0_11z = in_data[82:71] % { 1'h1, celloutsig_0_6z[1], celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_2z[2:0], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z } % { 1'h1, celloutsig_0_6z[7:4], celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_18z[6:4], celloutsig_0_4z } % { 1'h1, in_data[40:38] };
  assign celloutsig_1_4z = celloutsig_1_2z ? celloutsig_1_0z[3:1] : in_data[176:174];
  assign celloutsig_1_10z = celloutsig_1_9z ? { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z } : { celloutsig_1_1z[8:1], celloutsig_1_5z };
  assign celloutsig_1_5z = ~ celloutsig_1_1z[5:2];
  assign celloutsig_0_0z = in_data[80:77] | in_data[61:58];
  assign celloutsig_1_1z = celloutsig_1_0z[12:4] | in_data[171:163];
  assign celloutsig_1_19z = { celloutsig_1_0z[10:1], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_13z } | { celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_0z[11:0] };
  assign celloutsig_0_24z = | celloutsig_0_11z[8:4];
  assign celloutsig_0_5z = { _00_, _01_[3:0] } >> { _01_[7:5], _00_, _01_[3] };
  assign celloutsig_0_2z = celloutsig_0_0z >> celloutsig_0_0z;
  assign celloutsig_0_10z = { celloutsig_0_6z[7:5], celloutsig_0_3z } << { celloutsig_0_0z[3:1], celloutsig_0_3z };
  assign celloutsig_0_30z = { _01_[9:5], celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_29z } << { in_data[68:66], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[178:163] << in_data[177:162];
  assign celloutsig_0_26z = { celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_7z } <<< { celloutsig_0_0z[0], celloutsig_0_19z, celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z } ^ { celloutsig_0_0z[1:0], celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 3'h0;
    else if (clkin_data[128]) celloutsig_1_7z = { celloutsig_1_1z[6], celloutsig_1_2z, celloutsig_1_6z };
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 4'h0;
    else if (clkin_data[96]) celloutsig_1_8z = { celloutsig_1_1z[2:0], celloutsig_1_6z };
  assign celloutsig_1_6z = ~((celloutsig_1_1z[6] & celloutsig_1_5z[0]) | (celloutsig_1_3z & celloutsig_1_3z));
  assign celloutsig_1_9z = ~((celloutsig_1_3z & celloutsig_1_0z[1]) | (celloutsig_1_3z & celloutsig_1_3z));
  assign celloutsig_0_7z = ~((celloutsig_0_0z[0] & celloutsig_0_6z[9]) | (celloutsig_0_3z & celloutsig_0_5z[1]));
  assign _01_[4] = _00_;
  assign { out_data[136:128], out_data[108:96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
