Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan 11 16:05:21 2023
| Host         : DESKTOP-RALUX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DLX_control_sets_placed.rpt
| Design       : DLX
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             282 |           79 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------+------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | MPG1/eqOp      |                  |                2 |              2 |         1.00 |
|  clock_IBUF_BUFG | MPG1/enable    | MPG1/Q2_reg_1    |                2 |              3 |         1.50 |
|  clock_IBUF_BUFG | MPG1/enable    | MPG2/reset       |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | MPG1/p_0_in__0 |                  |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG |                |                  |               10 |             36 |         3.60 |
|  clock_IBUF_BUFG | MPG1/Q2_reg_0  |                  |               12 |             96 |         8.00 |
|  clock_IBUF_BUFG | MPG1/enable    |                  |               77 |            282 |         3.66 |
+------------------+----------------+------------------+------------------+----------------+--------------+


