{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418681391428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418681391429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 15 17:09:51 2014 " "Processing started: Mon Dec 15 17:09:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418681391429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418681391429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemoryControllerInterface -c MemoryControllerInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off MemoryControllerInterface -c MemoryControllerInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418681391429 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418681392027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplysim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplysim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplySim-multiplySim_arch " "Found design unit 1: multiplySim-multiplySim_arch" {  } { { "multiplySim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/multiplySim.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393124 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplySim " "Found entity 1: multiplySim" {  } { { "multiplySim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/multiplySim.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alusim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluSim-aluSim_arch " "Found design unit 1: aluSim-aluSim_arch" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393136 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluSim " "Found entity 1: aluSim" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycpu_defs.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mycpu_defs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mycpu_defs " "Found design unit 1: mycpu_defs" {  } { { "mycpu_defs.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu_defs.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegtesting.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegtesting.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegTesting-sevenSegTesting_arch " "Found design unit 1: sevenSegTesting-sevenSegTesting_arch" {  } { { "sevenSegTesting.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/sevenSegTesting.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393160 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegTesting " "Found entity 1: sevenSegTesting" {  } { { "sevenSegTesting.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/sevenSegTesting.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mycpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mycpu-mycpu_arch " "Found design unit 1: mycpu-mycpu_arch" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393254 ""} { "Info" "ISGN_ENTITY_NAME" "1 mycpu " "Found entity 1: mycpu" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_shell.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_shell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_115_shell-MyDefault " "Found design unit 1: de2_115_shell-MyDefault" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393261 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_115_shell " "Found entity 1: de2_115_shell" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/sr_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/sr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_latch-arch " "Found design unit 1: sr_latch-arch" {  } { { "cscie93/sr_latch.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/sr_latch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393268 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_latch " "Found entity 1: sr_latch" {  } { { "cscie93/sr_latch.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/sr_latch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-structural " "Found design unit 1: shift_register-structural" {  } { { "cscie93/shift_register.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/shift_register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393274 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "cscie93/shift_register.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/shift_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/rs232_transmit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/rs232_transmit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232_transmit-structural " "Found design unit 1: rs232_transmit-structural" {  } { { "cscie93/rs232_transmit.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/rs232_transmit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393280 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs232_transmit " "Found entity 1: rs232_transmit" {  } { { "cscie93/rs232_transmit.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/rs232_transmit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/rs232_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/rs232_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232_receive-arch " "Found design unit 1: rs232_receive-arch" {  } { { "cscie93/rs232_receive.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/rs232_receive.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393287 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs232_receive " "Found entity 1: rs232_receive" {  } { { "cscie93/rs232_receive.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/rs232_receive.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/ram_interface.vhd 3 1 " "Found 3 design units, including 1 entities, in source file cscie93/ram_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_interface-dummy " "Found design unit 1: ram_interface-dummy" {  } { { "cscie93/ram_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram_interface.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393292 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_interface-implemented " "Found design unit 2: ram_interface-implemented" {  } { { "cscie93/ram_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram_interface.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393292 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_interface " "Found entity 1: ram_interface" {  } { { "cscie93/ram_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram_interface.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "cscie93/ram.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393298 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "cscie93/ram.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/ps2scancodetoascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/ps2scancodetoascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2ScanCodeToAscii-behavioral " "Found design unit 1: ps2ScanCodeToAscii-behavioral" {  } { { "cscie93/ps2ScanCodeToAscii.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ps2ScanCodeToAscii.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393302 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2ScanCodeToAscii " "Found entity 1: ps2ScanCodeToAscii" {  } { { "cscie93/ps2ScanCodeToAscii.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ps2ScanCodeToAscii.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/ps2keyboardreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/ps2keyboardreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2KeyboardReceiver-behavioral " "Found design unit 1: ps2KeyboardReceiver-behavioral" {  } { { "cscie93/ps2KeyboardReceiver.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ps2KeyboardReceiver.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393307 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2KeyboardReceiver " "Found entity 1: ps2KeyboardReceiver" {  } { { "cscie93/ps2KeyboardReceiver.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ps2KeyboardReceiver.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/memtypes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cscie93/memtypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemTypes (cscie93) " "Found design unit 1: MemTypes (cscie93)" {  } { { "cscie93/MemTypes.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/MemTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/memory_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/memory_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_controller-a " "Found design unit 1: memory_controller-a" {  } { { "cscie93/memory_controller.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393316 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_controller " "Found entity 1: memory_controller" {  } { { "cscie93/memory_controller.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/mem_pll_interface.vhd 3 1 " "Found 3 design units, including 1 entities, in source file cscie93/mem_pll_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_pll_interface-dummy " "Found design unit 1: mem_pll_interface-dummy" {  } { { "cscie93/mem_pll_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll_interface.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393321 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem_pll_interface-implemented " "Found design unit 2: mem_pll_interface-implemented" {  } { { "cscie93/mem_pll_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll_interface.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393321 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_pll_interface " "Found entity 1: mem_pll_interface" {  } { { "cscie93/mem_pll_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll_interface.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/mem_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/mem_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_pll-SYN " "Found design unit 1: mem_pll-SYN" {  } { { "cscie93/mem_pll.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393326 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_pll " "Found entity 1: mem_pll" {  } { { "cscie93/mem_pll.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/lcd_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/lcd_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_fifo-SYN " "Found design unit 1: lcd_fifo-SYN" {  } { { "cscie93/lcd_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/lcd_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393331 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_fifo " "Found entity 1: lcd_fifo" {  } { { "cscie93/lcd_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/lcd_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-arch " "Found design unit 1: lcd_controller-arch" {  } { { "cscie93/lcd_controller.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/lcd_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393336 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "cscie93/lcd_controller.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/lcd_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/keyboard_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/keyboard_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_interface-structural " "Found design unit 1: keyboard_interface-structural" {  } { { "cscie93/keyboard_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/keyboard_interface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393340 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_interface " "Found entity 1: keyboard_interface" {  } { { "cscie93/keyboard_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/keyboard_interface.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/clockgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/clockgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockgen-pll " "Found design unit 1: clockgen-pll" {  } { { "cscie93/clockgen.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clockgen.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393344 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockgen " "Found entity 1: clockgen" {  } { { "cscie93/clockgen.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clockgen.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/clock_ctrl.vhd 4 2 " "Found 4 design units, including 2 entities, in source file cscie93/clock_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_ctrl_altclkctrl_7ji-RTL " "Found design unit 1: clock_ctrl_altclkctrl_7ji-RTL" {  } { { "cscie93/clock_ctrl.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clock_ctrl.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393491 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clock_ctrl-RTL " "Found design unit 2: clock_ctrl-RTL" {  } { { "cscie93/clock_ctrl.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clock_ctrl.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393491 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_ctrl_altclkctrl_7ji " "Found entity 1: clock_ctrl_altclkctrl_7ji" {  } { { "cscie93/clock_ctrl.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clock_ctrl.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393491 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_ctrl " "Found entity 2: clock_ctrl" {  } { { "cscie93/clock_ctrl.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clock_ctrl.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/char_out_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/char_out_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_out_fifo-SYN " "Found design unit 1: char_out_fifo-SYN" {  } { { "cscie93/char_out_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_out_fifo.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393497 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_out_fifo " "Found entity 1: char_out_fifo" {  } { { "cscie93/char_out_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_out_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/char_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/char_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_fifo-SYN " "Found design unit 1: char_fifo-SYN" {  } { { "cscie93/char_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393503 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_fifo " "Found entity 1: char_fifo" {  } { { "cscie93/char_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681393503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681393503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2_115_shell " "Elaborating entity \"de2_115_shell\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418681393972 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_ready de2_115_shell.vhd(86) " "VHDL Signal Declaration warning at de2_115_shell.vhd(86): used implicit default value for signal \"mem_ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1418681393981 "|de2_115_shell"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clock_hold de2_115_shell.vhd(95) " "VHDL Signal Declaration warning at de2_115_shell.vhd(95): used explicit default value for signal \"clock_hold\" because signal was never assigned a value" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418681393981 "|de2_115_shell"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sysclk2 de2_115_shell.vhd(98) " "Verilog HDL or VHDL warning at de2_115_shell.vhd(98): object \"sysclk2\" assigned a value but never read" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681393981 "|de2_115_shell"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clock_divide_limit de2_115_shell.vhd(100) " "VHDL Signal Declaration warning at de2_115_shell.vhd(100): used explicit default value for signal \"clock_divide_limit\" because signal was never assigned a value" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418681393982 "|de2_115_shell"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_suspend de2_115_shell.vhd(101) " "VHDL Signal Declaration warning at de2_115_shell.vhd(101): used explicit default value for signal \"mem_suspend\" because signal was never assigned a value" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418681393982 "|de2_115_shell"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serial_character_ready de2_115_shell.vhd(102) " "Verilog HDL or VHDL warning at de2_115_shell.vhd(102): object \"serial_character_ready\" assigned a value but never read" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681393982 "|de2_115_shell"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_character_ready de2_115_shell.vhd(103) " "Verilog HDL or VHDL warning at de2_115_shell.vhd(103): object \"ps2_character_ready\" assigned a value but never read" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681393982 "|de2_115_shell"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc de2_115_shell.vhd(119) " "Verilog HDL or VHDL warning at de2_115_shell.vhd(119): object \"pc\" assigned a value but never read" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681393983 "|de2_115_shell"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "not_reset de2_115_shell.vhd(120) " "VHDL Signal Declaration warning at de2_115_shell.vhd(120): used explicit default value for signal \"not_reset\" because signal was never assigned a value" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 120 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418681393983 "|de2_115_shell"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fsmStateCode de2_115_shell.vhd(122) " "Verilog HDL or VHDL warning at de2_115_shell.vhd(122): object \"fsmStateCode\" assigned a value but never read" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681393983 "|de2_115_shell"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_controller memory_controller:mem " "Elaborating entity \"memory_controller\" for hierarchy \"memory_controller:mem\"" {  } { { "de2_115_shell.vhd" "mem" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clockgen memory_controller:mem\|clockgen:clockgen A:pll " "Elaborating entity \"clockgen\" using architecture \"A:pll\" for hierarchy \"memory_controller:mem\|clockgen:clockgen\"" {  } { { "cscie93/memory_controller.vhd" "clockgen" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 159 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mem_pll_interface memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll A:implemented " "Elaborating entity \"mem_pll_interface\" using architecture \"A:implemented\" for hierarchy \"memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\"" {  } { { "cscie93/clockgen.vhd" "pll" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clockgen.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_pll memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll " "Elaborating entity \"mem_pll\" for hierarchy \"memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\"" {  } { { "cscie93/mem_pll_interface.vhd" "pll" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll_interface.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\"" {  } { { "cscie93/mem_pll.vhd" "altpll_component" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\"" {  } { { "cscie93/mem_pll.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681394296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 20000 " "Parameter \"clk1_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mem_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mem_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394297 ""}  } { { "cscie93/mem_pll.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418681394297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mem_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mem_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_pll_altpll " "Found entity 1: mem_pll_altpll" {  } { { "db/mem_pll_altpll.v" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/mem_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681394458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681394458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_pll_altpll memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated " "Elaborating entity \"mem_pll_altpll\" for hierarchy \"memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_ctrl memory_controller:mem\|clockgen:clockgen\|clock_ctrl:clkctrl1 " "Elaborating entity \"clock_ctrl\" for hierarchy \"memory_controller:mem\|clockgen:clockgen\|clock_ctrl:clkctrl1\"" {  } { { "cscie93/clockgen.vhd" "clkctrl1" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clockgen.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_ctrl_altclkctrl_7ji memory_controller:mem\|clockgen:clockgen\|clock_ctrl:clkctrl1\|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component " "Elaborating entity \"clock_ctrl_altclkctrl_7ji\" for hierarchy \"memory_controller:mem\|clockgen:clockgen\|clock_ctrl:clkctrl1\|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component\"" {  } { { "cscie93/clock_ctrl.vhd" "clock_ctrl_altclkctrl_7ji_component" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clock_ctrl.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ram_interface memory_controller:mem\|ram_interface:ram A:implemented " "Elaborating entity \"ram_interface\" using architecture \"A:implemented\" for hierarchy \"memory_controller:mem\|ram_interface:ram\"" {  } { { "cscie93/memory_controller.vhd" "ram" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 172 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram memory_controller:mem\|ram_interface:ram\|ram:ram " "Elaborating entity \"ram\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\"" {  } { { "cscie93/ram_interface.vhd" "ram" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram_interface.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\"" {  } { { "cscie93/ram.vhd" "altsyncram_component" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\"" {  } { { "cscie93/ram.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681394630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E93 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E93\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394631 ""}  } { { "cscie93/ram.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418681394631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_16j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_16j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_16j1 " "Found entity 1: altsyncram_16j1" {  } { { "db/altsyncram_16j1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_16j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681394792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681394791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_16j1 memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated " "Elaborating entity \"altsyncram_16j1\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nra2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nra2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nra2 " "Found entity 1: altsyncram_nra2" {  } { { "db/altsyncram_nra2.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_nra2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681394946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681394946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nra2 memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|altsyncram_nra2:altsyncram1 " "Elaborating entity \"altsyncram_nra2\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|altsyncram_nra2:altsyncram1\"" {  } { { "db/altsyncram_16j1.tdf" "altsyncram1" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_16j1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681394948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681395081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681395081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|altsyncram_nra2:altsyncram1\|decode_msa:decode4 " "Elaborating entity \"decode_msa\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|altsyncram_nra2:altsyncram1\|decode_msa:decode4\"" {  } { { "db/altsyncram_nra2.tdf" "decode4" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_nra2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/decode_f8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681395233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681395233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|altsyncram_nra2:altsyncram1\|decode_f8a:rden_decode_b " "Elaborating entity \"decode_f8a\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|altsyncram_nra2:altsyncram1\|decode_f8a:rden_decode_b\"" {  } { { "db/altsyncram_nra2.tdf" "rden_decode_b" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_nra2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681395358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681395358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lob memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|altsyncram_nra2:altsyncram1\|mux_lob:mux6 " "Elaborating entity \"mux_lob\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|altsyncram_nra2:altsyncram1\|mux_lob:mux6\"" {  } { { "db/altsyncram_nra2.tdf" "mux6" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_nra2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_16j1.tdf" "mgl_prim2" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_16j1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_16j1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_16j1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681395497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1161376512 " "Parameter \"NODE_NAME\" = \"1161376512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395497 ""}  } { { "db/altsyncram_16j1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_16j1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418681395497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_fifo memory_controller:mem\|lcd_fifo:fifo_lcd " "Elaborating entity \"lcd_fifo\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\"" {  } { { "cscie93/memory_controller.vhd" "fifo_lcd" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\"" {  } { { "cscie93/lcd_fifo.vhd" "dcfifo_component" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/lcd_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\"" {  } { { "cscie93/lcd_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/lcd_fifo.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681395722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component " "Instantiated megafunction \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395723 ""}  } { { "cscie93/lcd_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/lcd_fifo.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418681395723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_g1k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_g1k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_g1k1 " "Found entity 1: dcfifo_g1k1" {  } { { "db/dcfifo_g1k1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 38 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681395871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681395871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_g1k1 memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated " "Elaborating entity \"dcfifo_g1k1\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681395873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_o57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o57 " "Found entity 1: a_graycounter_o57" {  } { { "db/a_graycounter_o57.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/a_graycounter_o57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681396003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681396003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o57 memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|a_graycounter_o57:rdptr_g1p " "Elaborating entity \"a_graycounter_o57\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|a_graycounter_o57:rdptr_g1p\"" {  } { { "db/dcfifo_g1k1.tdf" "rdptr_g1p" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kjc " "Found entity 1: a_graycounter_kjc" {  } { { "db/a_graycounter_kjc.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/a_graycounter_kjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681396185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681396185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kjc memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|a_graycounter_kjc:wrptr_g1p " "Elaborating entity \"a_graycounter_kjc\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|a_graycounter_kjc:wrptr_g1p\"" {  } { { "db/dcfifo_g1k1.tdf" "wrptr_g1p" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kg31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kg31 " "Found entity 1: altsyncram_kg31" {  } { { "db/altsyncram_kg31.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_kg31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681396336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681396336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kg31 memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|altsyncram_kg31:fifo_ram " "Elaborating entity \"altsyncram_kg31\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|altsyncram_kg31:fifo_ram\"" {  } { { "db/dcfifo_g1k1.tdf" "fifo_ram" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dkd " "Found entity 1: alt_synch_pipe_dkd" {  } { { "db/alt_synch_pipe_dkd.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_dkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681396354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681396354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dkd memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|alt_synch_pipe_dkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_dkd\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|alt_synch_pipe_dkd:rs_dgwp\"" {  } { { "db/dcfifo_g1k1.tdf" "rs_dgwp" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dffpipe_cd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681396371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681396371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|alt_synch_pipe_dkd:rs_dgwp\|dffpipe_cd9:dffpipe10 " "Elaborating entity \"dffpipe_cd9\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|alt_synch_pipe_dkd:rs_dgwp\|dffpipe_cd9:dffpipe10\"" {  } { { "db/alt_synch_pipe_dkd.tdf" "dffpipe10" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_dkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ekd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ekd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ekd " "Found entity 1: alt_synch_pipe_ekd" {  } { { "db/alt_synch_pipe_ekd.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_ekd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681396393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681396393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ekd memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|alt_synch_pipe_ekd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ekd\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|alt_synch_pipe_ekd:ws_dgrp\"" {  } { { "db/dcfifo_g1k1.tdf" "ws_dgrp" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dffpipe_dd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681396412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681396412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|alt_synch_pipe_ekd:ws_dgrp\|dffpipe_dd9:dffpipe13 " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|alt_synch_pipe_ekd:ws_dgrp\|dffpipe_dd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_ekd.tdf" "dffpipe13" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_ekd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_866.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_866.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_866 " "Found entity 1: cmpr_866" {  } { { "db/cmpr_866.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/cmpr_866.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681396543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681396543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_866 memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|cmpr_866:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_866\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|cmpr_866:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_g1k1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681396701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681396701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_g1k1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller memory_controller:mem\|lcd_controller:lcd_ctrl " "Elaborating entity \"lcd_controller\" for hierarchy \"memory_controller:mem\|lcd_controller:lcd_ctrl\"" {  } { { "cscie93/memory_controller.vhd" "lcd_ctrl" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_out_fifo memory_controller:mem\|char_out_fifo:fifo_serial_out " "Elaborating entity \"char_out_fifo\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\"" {  } { { "cscie93/memory_controller.vhd" "fifo_serial_out" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\"" {  } { { "cscie93/char_out_fifo.vhd" "dcfifo_component" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_out_fifo.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\"" {  } { { "cscie93/char_out_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_out_fifo.vhd" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681396846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component " "Instantiated megafunction \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396847 ""}  } { { "cscie93/char_out_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_out_fifo.vhd" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418681396847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jdl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_jdl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jdl1 " "Found entity 1: dcfifo_jdl1" {  } { { "db/dcfifo_jdl1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_jdl1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681396985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681396985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jdl1 memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated " "Elaborating entity \"dcfifo_jdl1\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681396986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b911.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b911.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b911 " "Found entity 1: altsyncram_b911" {  } { { "db/altsyncram_b911.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_b911.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681397149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681397149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b911 memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|altsyncram_b911:fifo_ram " "Elaborating entity \"altsyncram_b911\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|altsyncram_b911:fifo_ram\"" {  } { { "db/dcfifo_jdl1.tdf" "fifo_ram" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_jdl1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fkd " "Found entity 1: alt_synch_pipe_fkd" {  } { { "db/alt_synch_pipe_fkd.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_fkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681397171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681397171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fkd memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fkd\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\"" {  } { { "db/dcfifo_jdl1.tdf" "rs_dgwp" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_jdl1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681397190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681397190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe6 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe6\"" {  } { { "db/alt_synch_pipe_fkd.tdf" "dffpipe6" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_fkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gkd " "Found entity 1: alt_synch_pipe_gkd" {  } { { "db/alt_synch_pipe_gkd.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_gkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681397208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681397208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gkd memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gkd\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\"" {  } { { "db/dcfifo_jdl1.tdf" "ws_dgrp" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_jdl1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681397273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681397273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe9 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_gkd.tdf" "dffpipe9" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_gkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681397423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681397423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|cmpr_a66:rdfull_eq_comp " "Elaborating entity \"cmpr_a66\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|cmpr_a66:rdfull_eq_comp\"" {  } { { "db/dcfifo_jdl1.tdf" "rdfull_eq_comp" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_jdl1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_interface memory_controller:mem\|keyboard_interface:ps2_kb_ctrl " "Elaborating entity \"keyboard_interface\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\"" {  } { { "cscie93/memory_controller.vhd" "ps2_kb_ctrl" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397511 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_rcv_err keyboard_interface.vhd(48) " "Verilog HDL or VHDL warning at keyboard_interface.vhd(48): object \"ps2_rcv_err\" assigned a value but never read" {  } { { "cscie93/keyboard_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/keyboard_interface.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681397513 "|de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kbfifo_wrfull keyboard_interface.vhd(55) " "Verilog HDL or VHDL warning at keyboard_interface.vhd(55): object \"kbfifo_wrfull\" assigned a value but never read" {  } { { "cscie93/keyboard_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/keyboard_interface.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681397513 "|de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2KeyboardReceiver memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv " "Elaborating entity \"ps2KeyboardReceiver\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\"" {  } { { "cscie93/keyboard_interface.vhd" "ps2rcv" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/keyboard_interface.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "shift_register memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|shift_register:shift_reg A:structural " "Elaborating entity \"shift_register\" using architecture \"A:structural\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|shift_register:shift_reg\"" {  } { { "cscie93/ps2KeyboardReceiver.vhd" "shift_reg" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ps2KeyboardReceiver.vhd" 179 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2ScanCodeToAscii memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2ScanCodeToAscii:decoder " "Elaborating entity \"ps2ScanCodeToAscii\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2ScanCodeToAscii:decoder\"" {  } { { "cscie93/keyboard_interface.vhd" "decoder" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/keyboard_interface.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_fifo memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb " "Elaborating entity \"char_fifo\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\"" {  } { { "cscie93/keyboard_interface.vhd" "fifo_kb" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/keyboard_interface.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\"" {  } { { "cscie93/char_fifo.vhd" "dcfifo_component" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\"" {  } { { "cscie93/char_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_fifo.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681397714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component " "Instantiated megafunction \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397714 ""}  } { { "cscie93/char_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_fifo.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418681397714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_e1k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_e1k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_e1k1 " "Found entity 1: dcfifo_e1k1" {  } { { "db/dcfifo_e1k1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_e1k1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681397817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681397817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_e1k1 memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated " "Elaborating entity \"dcfifo_e1k1\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hkd " "Found entity 1: alt_synch_pipe_hkd" {  } { { "db/alt_synch_pipe_hkd.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_hkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681397846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681397846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hkd memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_hkd\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp\"" {  } { { "db/dcfifo_e1k1.tdf" "rs_dgwp" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_e1k1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681397920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681397920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp\|dffpipe_gd9:dffpipe5 " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp\|dffpipe_gd9:dffpipe5\"" {  } { { "db/alt_synch_pipe_hkd.tdf" "dffpipe5" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_hkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681397946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681397946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp\"" {  } { { "db/dcfifo_e1k1.tdf" "ws_dgrp" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_e1k1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681397966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681397966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp\|dffpipe_hd9:dffpipe8 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp\|dffpipe_hd9:dffpipe8\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe8" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681397969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_receive memory_controller:mem\|rs232_receive:rs232_rcv " "Elaborating entity \"rs232_receive\" for hierarchy \"memory_controller:mem\|rs232_receive:rs232_rcv\"" {  } { { "cscie93/memory_controller.vhd" "rs232_rcv" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681398030 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_wrfull rs232_receive.vhd(39) " "Verilog HDL or VHDL warning at rs232_receive.vhd(39): object \"fifo_wrfull\" assigned a value but never read" {  } { { "cscie93/rs232_receive.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/rs232_receive.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681398034 "|de2_115_shell|memory_controller:mem|rs232_receive:rs232_rcv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_transmit memory_controller:mem\|rs232_transmit:rs232_xmit " "Elaborating entity \"rs232_transmit\" for hierarchy \"memory_controller:mem\|rs232_transmit:rs232_xmit\"" {  } { { "cscie93/memory_controller.vhd" "rs232_xmit" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681398209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mycpu mycpu:mpcpu_inst " "Elaborating entity \"mycpu\" for hierarchy \"mycpu:mpcpu_inst\"" {  } { { "de2_115_shell.vhd" "mpcpu_inst" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681398214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_C mycpu.vhd(37) " "Verilog HDL or VHDL warning at mycpu.vhd(37): object \"ALU_C\" assigned a value but never read" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681398215 "|de2_115_shell|mycpu:mpcpu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MULT_result mycpu.vhd(43) " "Verilog HDL or VHDL warning at mycpu.vhd(43): object \"MULT_result\" assigned a value but never read" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681398216 "|de2_115_shell|mycpu:mpcpu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t0 mycpu.vhd(46) " "Verilog HDL or VHDL warning at mycpu.vhd(46): object \"t0\" assigned a value but never read" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681398216 "|de2_115_shell|mycpu:mpcpu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t1 mycpu.vhd(47) " "Verilog HDL or VHDL warning at mycpu.vhd(47): object \"t1\" assigned a value but never read" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681398216 "|de2_115_shell|mycpu:mpcpu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t2 mycpu.vhd(48) " "Verilog HDL or VHDL warning at mycpu.vhd(48): object \"t2\" assigned a value but never read" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681398217 "|de2_115_shell|mycpu:mpcpu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t3 mycpu.vhd(49) " "Verilog HDL or VHDL warning at mycpu.vhd(49): object \"t3\" assigned a value but never read" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681398217 "|de2_115_shell|mycpu:mpcpu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_decode_misc mycpu.vhd(68) " "Verilog HDL or VHDL warning at mycpu.vhd(68): object \"IR_decode_misc\" assigned a value but never read" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681398217 "|de2_115_shell|mycpu:mpcpu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "displaySwitches mycpu.vhd(154) " "VHDL Process Statement warning at mycpu.vhd(154): signal \"displaySwitches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418681398222 "|de2_115_shell|mycpu:mpcpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluSim mycpu:mpcpu_inst\|aluSim:aluSim_test " "Elaborating entity \"aluSim\" for hierarchy \"mycpu:mpcpu_inst\|aluSim:aluSim_test\"" {  } { { "mycpu.vhd" "aluSim_test" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681399367 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALU_C_internal aluSim.vhd(20) " "VHDL Signal Declaration warning at aluSim.vhd(20): used explicit default value for signal \"ALU_C_internal\" because signal was never assigned a value" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418681399370 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_result_internal aluSim.vhd(37) " "VHDL Process Statement warning at aluSim.vhd(37): inferring latch(es) for signal or variable \"ALU_result_internal\", which holds its previous value in one or more paths through the process" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418681399370 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Z_internal aluSim.vhd(37) " "VHDL Process Statement warning at aluSim.vhd(37): inferring latch(es) for signal or variable \"ALU_Z_internal\", which holds its previous value in one or more paths through the process" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418681399370 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Z_internal aluSim.vhd(37) " "Inferred latch for \"ALU_Z_internal\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399370 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[0\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[0\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399370 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[1\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[1\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399370 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[2\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[2\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399370 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[3\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[3\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399371 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[4\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[4\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399371 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[5\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[5\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399371 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[6\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[6\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399371 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[7\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[7\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399371 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[8\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[8\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399371 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[9\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[9\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399371 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[10\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[10\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399372 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[11\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[11\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399372 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[12\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[12\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399372 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[13\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[13\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399372 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[14\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[14\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399372 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[15\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[15\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399372 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[16\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[16\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399372 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[17\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[17\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399372 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[18\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[18\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399372 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[19\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[19\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399372 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[20\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[20\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399372 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[21\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[21\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399372 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[22\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[22\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399373 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[23\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[23\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399373 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[24\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[24\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399373 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[25\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[25\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399373 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[26\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[26\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399373 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[27\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[27\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399373 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[28\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[28\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399373 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[29\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[29\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399374 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[30\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[30\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399374 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[31\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[31\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681399374 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplySim mycpu:mpcpu_inst\|multiplySim:multiplySim_inst " "Elaborating entity \"multiplySim\" for hierarchy \"mycpu:mpcpu_inst\|multiplySim:multiplySim_inst\"" {  } { { "mycpu.vhd" "multiplySim_inst" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681399377 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fsmStateCode multiplySim.vhd(20) " "Verilog HDL or VHDL warning at multiplySim.vhd(20): object \"fsmStateCode\" assigned a value but never read" {  } { { "multiplySim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/multiplySim.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681399378 "|de2_115_shell|mycpu:mpcpu_inst|multiplySim:multiplySim_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegTesting sevenSegTesting:sevenSegTesting0_inst " "Elaborating entity \"sevenSegTesting\" for hierarchy \"sevenSegTesting:sevenSegTesting0_inst\"" {  } { { "de2_115_shell.vhd" "sevenSegTesting0_inst" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681399584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[0\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR_decode_slt " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR_decode_slt" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415203 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[1\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[1\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[1\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415204 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[2\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[2\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[2\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415204 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[3\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[3\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[3\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415204 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[4\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[4\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[4\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415205 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[5\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415205 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[6\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415205 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[7\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415205 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[8\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415205 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[9\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415205 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[10\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415205 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[11\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415207 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[12\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415207 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[13\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415207 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[14\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415207 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[15\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415208 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[16\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[0\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415208 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[17\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[1\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[1\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415209 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[18\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[2\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[2\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415209 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[19\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[3\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[3\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415209 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[20\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[4\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[4\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415210 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[21\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415210 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[22\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415210 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[23\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415210 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[24\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415212 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[25\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415212 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[26\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415213 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[27\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415213 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[28\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415214 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[29\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415214 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[30\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415214 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[31\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415214 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_Z_internal " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_Z_internal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[28\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[28\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681415214 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681415214 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/dcfifo_g1k1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 55 2 0 } } { "db/dcfifo_g1k1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 59 2 0 } } { "db/dcfifo_jdl1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_jdl1.tdf" 59 2 0 } } { "db/dcfifo_jdl1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_jdl1.tdf" 63 2 0 } } { "db/a_graycounter_o57.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/a_graycounter_o57.tdf" 32 2 0 } } { "db/a_graycounter_kjc.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/a_graycounter_kjc.tdf" 32 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1418681415380 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1418681415380 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418681419632 "|de2_115_shell|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs232_cts GND " "Pin \"rs232_cts\" is stuck at GND" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418681419632 "|de2_115_shell|rs232_cts"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418681419632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681420692 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1418681427362 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|rcv_ok_internal " "Logic cell \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|rcv_ok_internal\"" {  } { { "cscie93/ps2KeyboardReceiver.vhd" "rcv_ok_internal" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ps2KeyboardReceiver.vhd" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681427501 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1418681427501 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1418681427742 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1418681427742 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418681427887 "|de2_115_shell|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418681427887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681428177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mycpu.vhd " "Ignored assignments for entity \"mycpu.vhd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity mycpu.vhd " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity mycpu.vhd was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681428635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681428635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681428635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681428635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681428635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681428635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681428635 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1418681428635 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418681430052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681430052 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_step " "No output dependent on input pin \"clock_step\"" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681431075 "|de2_115_shell|clock_step"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1418681431075 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6565 " "Implemented 6565 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418681431077 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418681431077 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1418681431077 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6307 " "Implemented 6307 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418681431077 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1418681431077 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1418681431077 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418681431077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418681431235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 15 17:10:31 2014 " "Processing ended: Mon Dec 15 17:10:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418681431235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418681431235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418681431235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418681431235 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418681432972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418681432972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 15 17:10:32 2014 " "Processing started: Mon Dec 15 17:10:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418681432972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1418681432972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MemoryControllerInterface -c MemoryControllerInterface " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MemoryControllerInterface -c MemoryControllerInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1418681432974 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1418681433248 ""}
{ "Info" "0" "" "Project  = MemoryControllerInterface" {  } {  } 0 0 "Project  = MemoryControllerInterface" 0 0 "Fitter" 0 0 1418681433252 ""}
{ "Info" "0" "" "Revision = MemoryControllerInterface" {  } {  } 0 0 "Revision = MemoryControllerInterface" 0 0 "Fitter" 0 0 1418681433253 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1418681433668 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MemoryControllerInterface EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"MemoryControllerInterface\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1418681433796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418681434186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418681434186 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mem_pll_altpll.v" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/mem_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 2698 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1418681434484 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mem_pll_altpll.v" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/mem_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 2699 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1418681434484 ""}  } { { "db/mem_pll_altpll.v" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/mem_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 2698 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1418681434484 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1418681434913 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1418681435011 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681436000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681436000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681436000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681436000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681436000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681436000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681436000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681436000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681436000 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1418681436000 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 11804 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418681436111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 11806 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418681436111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 11808 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418681436111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 11810 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418681436111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 11812 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418681436111 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1418681436111 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1418681436119 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1418681436285 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 154 " "No exact pin location assignment(s) for 32 pins of 154 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[0\] " "Pin displayOutput\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[0] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[1\] " "Pin displayOutput\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[1] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[2\] " "Pin displayOutput\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[2] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[3\] " "Pin displayOutput\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[3] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[4\] " "Pin displayOutput\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[4] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[5\] " "Pin displayOutput\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[5] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[6\] " "Pin displayOutput\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[6] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[7\] " "Pin displayOutput\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[7] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[8\] " "Pin displayOutput\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[8] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[9\] " "Pin displayOutput\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[9] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[10\] " "Pin displayOutput\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[10] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[11\] " "Pin displayOutput\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[11] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[12\] " "Pin displayOutput\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[12] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[13\] " "Pin displayOutput\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[13] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[14\] " "Pin displayOutput\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[14] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[15\] " "Pin displayOutput\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[15] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[16\] " "Pin displayOutput\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[16] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[17\] " "Pin displayOutput\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[17] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[18\] " "Pin displayOutput\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[18] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[19\] " "Pin displayOutput\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[19] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[20\] " "Pin displayOutput\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[20] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[21\] " "Pin displayOutput\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[21] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[22\] " "Pin displayOutput\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[22] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[23\] " "Pin displayOutput\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[23] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[24\] " "Pin displayOutput\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[24] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[25\] " "Pin displayOutput\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[25] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[26\] " "Pin displayOutput\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[26] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[27\] " "Pin displayOutput\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[27] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[28\] " "Pin displayOutput\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[28] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[29\] " "Pin displayOutput\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[29] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[30\] " "Pin displayOutput\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[30] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[31\] " "Pin displayOutput\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[31] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681439463 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1418681439463 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1418681441363 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_e1k1 " "Entity dcfifo_e1k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681441404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681441404 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418681441404 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_g1k1 " "Entity dcfifo_g1k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_dd9:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_dd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681441404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681441404 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418681441404 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jdl1 " "Entity dcfifo_jdl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681441404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681441404 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418681441404 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681441404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681441404 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418681441404 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1418681441404 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MemoryControllerInterface.sdc " "Synopsys Design Constraints File file not found: 'MemoryControllerInterface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1418681441568 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50mhz " "Node: clk50mhz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418681441676 "|de2_115_shell|clk50mhz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "memory_controller:mem\|rs232_transmit:rs232_xmit\|generated_fifo_clk " "Node: memory_controller:mem\|rs232_transmit:rs232_xmit\|generated_fifo_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418681441676 "|de2_115_shell|memory_controller:mem|rs232_transmit:rs232_xmit|generated_fifo_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mycpu:mpcpu_inst\|IR\[0\] " "Node: mycpu:mpcpu_inst\|IR\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418681441676 "|de2_115_shell|mycpu:mpcpu_inst|IR[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x " "Node: memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418681441676 "|de2_115_shell|memory_controller:mem|rs232_receive:rs232_rcv|serial_clk_16x"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_clk " "Node: ps2_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418681441676 "|de2_115_shell|ps2_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|currentState.RCVOK " "Node: memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|currentState.RCVOK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418681441678 "|de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|currentState.RCVOK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418681441947 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418681441947 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1418681441947 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418681441955 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418681441955 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1418681441955 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1418681441956 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418681441957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418681441957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418681441957 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1418681441957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50mhz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk50mhz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681442590 ""}  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 11782 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681442590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1) " "Promoted node memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681442591 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "memory_controller:mem\|clockgen:clockgen\|clock_ctrl:clkctrl1\|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component\|clkctrl1 Global Clock CLKCTRL_G2 " "Automatically promoted memory_controller:mem\|clockgen:clockgen\|clock_ctrl:clkctrl1\|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G2" {  } { { "cscie93/clock_ctrl.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clock_ctrl.vhd" 81 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|clockgen:clockgen|clock_ctrl:clkctrl1|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 2696 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681442591 ""}  } { { "db/mem_pll_altpll.v" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/mem_pll_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|clockgen:clockgen|mem_pll_interface:pll|mem_pll:pll|altpll:altpll_component|mem_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 2698 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681442591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Promoted node memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "memory_controller:mem\|clockgen:clockgen\|clock_ctrl:clkctrl2\|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component\|clkctrl1 Global Clock CLKCTRL_G4 " "Automatically promoted memory_controller:mem\|clockgen:clockgen\|clock_ctrl:clkctrl2\|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G4" {  } { { "cscie93/clock_ctrl.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clock_ctrl.vhd" 81 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|clockgen:clockgen|clock_ctrl:clkctrl2|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 3305 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681442591 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681442591 ""}  } { { "db/mem_pll_altpll.v" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/mem_pll_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|clockgen:clockgen|mem_pll_interface:pll|mem_pll:pll|altpll:altpll_component|mem_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 2698 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681442591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681442592 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 3313 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681442592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x  " "Automatically promoted node memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681442656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x~0 " "Destination node memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x~0" {  } { { "cscie93/rs232_receive.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/rs232_receive.vhd" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|rs232_receive:rs232_rcv|serial_clk_16x~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 8452 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418681442656 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418681442656 ""}  } { { "cscie93/rs232_receive.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/rs232_receive.vhd" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|rs232_receive:rs232_rcv|serial_clk_16x } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 1931 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681442656 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[31\]~426  " "Automatically promoted node mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[31\]~426 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681442658 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31]~426 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 8677 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681442658 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_controller:mem\|rs232_transmit:rs232_xmit\|generated_fifo_clk  " "Automatically promoted node memory_controller:mem\|rs232_transmit:rs232_xmit\|generated_fifo_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681442659 ""}  } { { "cscie93/rs232_transmit.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/rs232_transmit.vhd" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|rs232_transmit:rs232_xmit|generated_fifo_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 1803 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681442659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|rcv_ok_internal  " "Automatically promoted node memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|rcv_ok_internal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681442659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2_rcv_ok_temp " "Destination node memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2_rcv_ok_temp" {  } { { "cscie93/keyboard_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/keyboard_interface.vhd" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2_rcv_ok_temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 2023 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418681442659 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418681442659 ""}  } { { "cscie93/ps2KeyboardReceiver.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ps2KeyboardReceiver.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|rcv_ok_internal" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|rcv_ok_internal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 2004 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681442659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_controller:mem\|comb~0  " "Automatically promoted node memory_controller:mem\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681442662 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 4308 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681442662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_controller:mem\|comb~1  " "Automatically promoted node memory_controller:mem\|comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681442662 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 4820 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681442662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|comb~0  " "Automatically promoted node memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681442662 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|keyboard_interface:ps2_kb_ctrl|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 6594 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681442662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_controller:mem\|rs232_receive:rs232_rcv\|comb~0  " "Automatically promoted node memory_controller:mem\|rs232_receive:rs232_rcv\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681442662 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|rs232_receive:rs232_rcv|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 6598 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681442662 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1418681445034 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418681445125 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418681445128 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418681445162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418681445183 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1418681445196 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1418681445197 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1418681445209 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1418681445389 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1418681445403 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1418681445403 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1418681445478 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1418681445478 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1418681445478 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 22 38 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418681445481 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 17 46 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418681445481 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 26 47 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 26 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418681445481 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418681445481 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 20 45 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418681445481 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 50 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418681445481 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418681445481 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 3 68 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418681445481 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1418681445481 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1418681445481 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd\[0\] " "Node \"bcd\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681446042 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd\[1\] " "Node \"bcd\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681446042 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd\[2\] " "Node \"bcd\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681446042 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd\[3\] " "Node \"bcd\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681446042 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[0\] " "Node \"seg\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681446042 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[1\] " "Node \"seg\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681446042 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[2\] " "Node \"seg\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681446042 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[3\] " "Node \"seg\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681446042 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[4\] " "Node \"seg\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681446042 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[5\] " "Node \"seg\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681446042 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[6\] " "Node \"seg\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681446042 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1418681446042 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418681446044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1418681457040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418681462255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1418681462575 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1418681495405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:33 " "Fitter placement operations ending: elapsed time is 00:00:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418681495406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1418681498147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X69_Y12 X80_Y23 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23"} 69 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1418681513412 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1418681513412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418681524051 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.30 " "Total time spent on timing analysis during the Fitter is 4.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1418681524786 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418681525168 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418681528058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418681528339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418681530938 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418681534001 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1418681537418 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/output_files/MemoryControllerInterface.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/output_files/MemoryControllerInterface.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1418681539138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "939 " "Peak virtual memory: 939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418681543287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 15 17:12:23 2014 " "Processing ended: Mon Dec 15 17:12:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418681543287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418681543287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418681543287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1418681543287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1418681547116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418681547118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 15 17:12:26 2014 " "Processing started: Mon Dec 15 17:12:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418681547118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1418681547118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MemoryControllerInterface -c MemoryControllerInterface " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MemoryControllerInterface -c MemoryControllerInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1418681547118 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1418681556319 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1418681556751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418681559291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 15 17:12:39 2014 " "Processing ended: Mon Dec 15 17:12:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418681559291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418681559291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418681559291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1418681559291 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1418681560311 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1418681561715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418681561716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 15 17:12:40 2014 " "Processing started: Mon Dec 15 17:12:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418681561716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418681561716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MemoryControllerInterface -c MemoryControllerInterface " "Command: quartus_sta MemoryControllerInterface -c MemoryControllerInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418681561717 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1418681562458 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mycpu.vhd " "Ignored assignments for entity \"mycpu.vhd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity mycpu.vhd " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity mycpu.vhd was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681563018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681563018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681563018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681563018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681563018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681563018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681563018 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1418681563018 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418681563308 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418681563664 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418681563664 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1418681565371 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_e1k1 " "Entity dcfifo_e1k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681565760 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681565760 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418681565760 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_g1k1 " "Entity dcfifo_g1k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_dd9:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_dd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681565760 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681565760 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418681565760 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jdl1 " "Entity dcfifo_jdl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681565760 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681565760 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418681565760 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681565760 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681565760 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418681565760 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1418681565760 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MemoryControllerInterface.sdc " "Synopsys Design Constraints File file not found: 'MemoryControllerInterface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1418681565908 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50mhz " "Node: clk50mhz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681565934 "|de2_115_shell|clk50mhz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "memory_controller:mem\|rs232_transmit:rs232_xmit\|generated_fifo_clk " "Node: memory_controller:mem\|rs232_transmit:rs232_xmit\|generated_fifo_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681565935 "|de2_115_shell|memory_controller:mem|rs232_transmit:rs232_xmit|generated_fifo_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mycpu:mpcpu_inst\|IR\[0\] " "Node: mycpu:mpcpu_inst\|IR\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681565935 "|de2_115_shell|mycpu:mpcpu_inst|IR[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x " "Node: memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681565935 "|de2_115_shell|memory_controller:mem|rs232_receive:rs232_rcv|serial_clk_16x"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_clk " "Node: ps2_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681565935 "|de2_115_shell|ps2_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|currentState.RCVOK " "Node: memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|currentState.RCVOK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681565935 "|de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|currentState.RCVOK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418681566720 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418681566720 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418681566720 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418681566723 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418681566723 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1418681566723 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1418681566725 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1418681566758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.516 " "Worst-case setup slack is 46.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681566916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681566916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.516         0.000 altera_reserved_tck  " "   46.516         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681566916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418681566916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681566928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681566928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 altera_reserved_tck  " "    0.403         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681566928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418681566928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.034 " "Worst-case recovery slack is 48.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681566942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681566942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.034         0.000 altera_reserved_tck  " "   48.034         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681566942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418681566942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.048 " "Worst-case removal slack is 1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681567086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681567086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048         0.000 altera_reserved_tck  " "    1.048         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681567086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418681567086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.727 " "Worst-case minimum pulse width slack is 49.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681567196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681567196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.727         0.000 altera_reserved_tck  " "   49.727         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681567196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418681567196 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1418681567617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1418681567825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1418681571073 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50mhz " "Node: clk50mhz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681571776 "|de2_115_shell|clk50mhz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "memory_controller:mem\|rs232_transmit:rs232_xmit\|generated_fifo_clk " "Node: memory_controller:mem\|rs232_transmit:rs232_xmit\|generated_fifo_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681571776 "|de2_115_shell|memory_controller:mem|rs232_transmit:rs232_xmit|generated_fifo_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mycpu:mpcpu_inst\|IR\[0\] " "Node: mycpu:mpcpu_inst\|IR\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681571776 "|de2_115_shell|mycpu:mpcpu_inst|IR[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x " "Node: memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681571776 "|de2_115_shell|memory_controller:mem|rs232_receive:rs232_rcv|serial_clk_16x"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_clk " "Node: ps2_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681571776 "|de2_115_shell|ps2_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|currentState.RCVOK " "Node: memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|currentState.RCVOK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681571776 "|de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|currentState.RCVOK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418681571791 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418681571791 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418681571791 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418681571792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418681571792 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1418681571792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.862 " "Worst-case setup slack is 46.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681572029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681572029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.862         0.000 altera_reserved_tck  " "   46.862         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681572029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418681572029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681572045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681572045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 altera_reserved_tck  " "    0.354         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681572045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418681572045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.323 " "Worst-case recovery slack is 48.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681572057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681572057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.323         0.000 altera_reserved_tck  " "   48.323         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681572057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418681572057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.955 " "Worst-case removal slack is 0.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681572072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681572072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.955         0.000 altera_reserved_tck  " "    0.955         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681572072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418681572072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.643 " "Worst-case minimum pulse width slack is 49.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681572085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681572085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.643         0.000 altera_reserved_tck  " "   49.643         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681572085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418681572085 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1418681572575 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50mhz " "Node: clk50mhz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681573458 "|de2_115_shell|clk50mhz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "memory_controller:mem\|rs232_transmit:rs232_xmit\|generated_fifo_clk " "Node: memory_controller:mem\|rs232_transmit:rs232_xmit\|generated_fifo_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681573458 "|de2_115_shell|memory_controller:mem|rs232_transmit:rs232_xmit|generated_fifo_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mycpu:mpcpu_inst\|IR\[0\] " "Node: mycpu:mpcpu_inst\|IR\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681573458 "|de2_115_shell|mycpu:mpcpu_inst|IR[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x " "Node: memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681573458 "|de2_115_shell|memory_controller:mem|rs232_receive:rs232_rcv|serial_clk_16x"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_clk " "Node: ps2_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681573458 "|de2_115_shell|ps2_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|currentState.RCVOK " "Node: memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|currentState.RCVOK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418681573458 "|de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|currentState.RCVOK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573472 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573472 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573472 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418681573472 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418681573472 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1418681573472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.460 " "Worst-case setup slack is 48.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.460         0.000 altera_reserved_tck  " "   48.460         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418681573495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 altera_reserved_tck  " "    0.182         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418681573515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.181 " "Worst-case recovery slack is 49.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.181         0.000 altera_reserved_tck  " "   49.181         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418681573529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.497 " "Worst-case removal slack is 0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497         0.000 altera_reserved_tck  " "    0.497         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418681573543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.590 " "Worst-case minimum pulse width slack is 49.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.590         0.000 altera_reserved_tck  " "   49.590         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418681573679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418681573679 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418681574973 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418681575079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "595 " "Peak virtual memory: 595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418681575687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 15 17:12:55 2014 " "Processing ended: Mon Dec 15 17:12:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418681575687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418681575687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418681575687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418681575687 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 185 s " "Quartus II Full Compilation was successful. 0 errors, 185 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418681576845 ""}
