INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice4/Matrix_Multiplication_Quantization/Matrix_Multiplication_Quantization.srcs/sources_1/imports/new/Dequantize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dequantize
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice4/Matrix_Multiplication_Quantization/Matrix_Multiplication_Quantization.srcs/sources_1/imports/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice4/Matrix_Multiplication_Quantization/Matrix_Multiplication_Quantization.srcs/sources_1/imports/new/Quantize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Quantize
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/Simple_Controller/Simple_Controller.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice4/Matrix_Multiplication_Quantization/Matrix_Multiplication_Quantization.srcs/sources_1/new/top_MMQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_MMQ
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice4/Matrix_Multiplication_Quantization/Matrix_Multiplication_Quantization.srcs/sim_1/new/tb_top_MMQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_MMQ
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice4/Matrix_Multiplication_Quantization/Matrix_Multiplication_Quantization.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
