// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_44 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_312_p2;
reg   [0:0] icmp_ln86_reg_1300;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1300_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1300_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1300_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1251_fu_318_p2;
reg   [0:0] icmp_ln86_1251_reg_1311;
wire   [0:0] icmp_ln86_1252_fu_324_p2;
reg   [0:0] icmp_ln86_1252_reg_1316;
reg   [0:0] icmp_ln86_1252_reg_1316_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1252_reg_1316_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1253_fu_330_p2;
reg   [0:0] icmp_ln86_1253_reg_1322;
wire   [0:0] icmp_ln86_1254_fu_336_p2;
reg   [0:0] icmp_ln86_1254_reg_1328;
reg   [0:0] icmp_ln86_1254_reg_1328_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1255_fu_342_p2;
reg   [0:0] icmp_ln86_1255_reg_1334;
reg   [0:0] icmp_ln86_1255_reg_1334_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1255_reg_1334_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1255_reg_1334_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1256_fu_348_p2;
reg   [0:0] icmp_ln86_1256_reg_1340;
reg   [0:0] icmp_ln86_1256_reg_1340_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1256_reg_1340_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1256_reg_1340_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1257_fu_354_p2;
reg   [0:0] icmp_ln86_1257_reg_1346;
wire   [0:0] icmp_ln86_1258_fu_360_p2;
reg   [0:0] icmp_ln86_1258_reg_1352;
reg   [0:0] icmp_ln86_1258_reg_1352_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1259_fu_366_p2;
reg   [0:0] icmp_ln86_1259_reg_1358;
reg   [0:0] icmp_ln86_1259_reg_1358_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1259_reg_1358_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1260_fu_372_p2;
reg   [0:0] icmp_ln86_1260_reg_1364;
reg   [0:0] icmp_ln86_1260_reg_1364_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1260_reg_1364_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1260_reg_1364_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1261_fu_378_p2;
reg   [0:0] icmp_ln86_1261_reg_1370;
reg   [0:0] icmp_ln86_1261_reg_1370_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1261_reg_1370_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1261_reg_1370_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1262_fu_384_p2;
reg   [0:0] icmp_ln86_1262_reg_1376;
reg   [0:0] icmp_ln86_1262_reg_1376_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1262_reg_1376_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1262_reg_1376_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1262_reg_1376_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1263_fu_390_p2;
reg   [0:0] icmp_ln86_1263_reg_1382;
reg   [0:0] icmp_ln86_1263_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1263_reg_1382_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1263_reg_1382_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1263_reg_1382_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1263_reg_1382_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1264_fu_396_p2;
reg   [0:0] icmp_ln86_1264_reg_1388;
reg   [0:0] icmp_ln86_1264_reg_1388_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1264_reg_1388_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1264_reg_1388_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1264_reg_1388_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1264_reg_1388_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1264_reg_1388_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1265_fu_402_p2;
reg   [0:0] icmp_ln86_1265_reg_1394;
reg   [0:0] icmp_ln86_1265_reg_1394_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1266_fu_408_p2;
reg   [0:0] icmp_ln86_1266_reg_1399;
wire   [0:0] icmp_ln86_1267_fu_414_p2;
reg   [0:0] icmp_ln86_1267_reg_1404;
reg   [0:0] icmp_ln86_1267_reg_1404_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1268_fu_420_p2;
reg   [0:0] icmp_ln86_1268_reg_1409;
reg   [0:0] icmp_ln86_1268_reg_1409_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1269_fu_426_p2;
reg   [0:0] icmp_ln86_1269_reg_1414;
reg   [0:0] icmp_ln86_1269_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1269_reg_1414_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1270_fu_432_p2;
reg   [0:0] icmp_ln86_1270_reg_1419;
reg   [0:0] icmp_ln86_1270_reg_1419_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1270_reg_1419_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1271_fu_438_p2;
reg   [0:0] icmp_ln86_1271_reg_1424;
reg   [0:0] icmp_ln86_1271_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1271_reg_1424_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1272_fu_444_p2;
reg   [0:0] icmp_ln86_1272_reg_1429;
reg   [0:0] icmp_ln86_1272_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1272_reg_1429_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1272_reg_1429_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1273_fu_450_p2;
reg   [0:0] icmp_ln86_1273_reg_1434;
reg   [0:0] icmp_ln86_1273_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1273_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1273_reg_1434_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1274_fu_456_p2;
reg   [0:0] icmp_ln86_1274_reg_1439;
reg   [0:0] icmp_ln86_1274_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1274_reg_1439_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1274_reg_1439_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1275_fu_462_p2;
reg   [0:0] icmp_ln86_1275_reg_1444;
reg   [0:0] icmp_ln86_1275_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1275_reg_1444_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1275_reg_1444_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1275_reg_1444_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1276_fu_468_p2;
reg   [0:0] icmp_ln86_1276_reg_1449;
reg   [0:0] icmp_ln86_1276_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1276_reg_1449_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1276_reg_1449_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1276_reg_1449_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1277_fu_474_p2;
reg   [0:0] icmp_ln86_1277_reg_1454;
reg   [0:0] icmp_ln86_1277_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1277_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1277_reg_1454_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1277_reg_1454_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1278_fu_480_p2;
reg   [0:0] icmp_ln86_1278_reg_1459;
reg   [0:0] icmp_ln86_1278_reg_1459_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1278_reg_1459_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1278_reg_1459_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1278_reg_1459_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1278_reg_1459_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1279_fu_486_p2;
reg   [0:0] icmp_ln86_1279_reg_1464;
reg   [0:0] icmp_ln86_1279_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1279_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1279_reg_1464_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1279_reg_1464_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1279_reg_1464_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1280_fu_492_p2;
reg   [0:0] icmp_ln86_1280_reg_1469;
reg   [0:0] icmp_ln86_1280_reg_1469_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1280_reg_1469_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1280_reg_1469_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1280_reg_1469_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1280_reg_1469_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1280_reg_1469_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_498_p2;
reg   [0:0] and_ln102_reg_1474;
reg   [0:0] and_ln102_reg_1474_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1474_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_509_p2;
reg   [0:0] and_ln104_reg_1484;
wire   [0:0] and_ln102_1211_fu_514_p2;
reg   [0:0] and_ln102_1211_reg_1490;
wire   [0:0] and_ln104_241_fu_523_p2;
reg   [0:0] and_ln104_241_reg_1497;
wire   [0:0] and_ln102_1215_fu_528_p2;
reg   [0:0] and_ln102_1215_reg_1502;
wire   [0:0] and_ln102_1216_fu_538_p2;
reg   [0:0] and_ln102_1216_reg_1508;
wire   [0:0] or_ln117_fu_554_p2;
reg   [0:0] or_ln117_reg_1514;
wire   [0:0] xor_ln104_fu_560_p2;
reg   [0:0] xor_ln104_reg_1519;
wire   [0:0] and_ln102_1212_fu_565_p2;
reg   [0:0] and_ln102_1212_reg_1525;
wire   [0:0] and_ln104_242_fu_574_p2;
reg   [0:0] and_ln104_242_reg_1531;
reg   [0:0] and_ln104_242_reg_1531_pp0_iter3_reg;
wire   [0:0] and_ln102_1217_fu_584_p2;
reg   [0:0] and_ln102_1217_reg_1537;
wire   [3:0] select_ln117_1219_fu_685_p3;
reg   [3:0] select_ln117_1219_reg_1542;
wire   [0:0] or_ln117_1135_fu_692_p2;
reg   [0:0] or_ln117_1135_reg_1547;
wire   [0:0] and_ln102_1210_fu_697_p2;
reg   [0:0] and_ln102_1210_reg_1553;
wire   [0:0] and_ln104_240_fu_706_p2;
reg   [0:0] and_ln104_240_reg_1559;
wire   [0:0] and_ln102_1213_fu_711_p2;
reg   [0:0] and_ln102_1213_reg_1565;
wire   [0:0] and_ln102_1219_fu_725_p2;
reg   [0:0] and_ln102_1219_reg_1571;
wire   [0:0] or_ln117_1139_fu_799_p2;
reg   [0:0] or_ln117_1139_reg_1577;
wire   [3:0] select_ln117_1225_fu_813_p3;
reg   [3:0] select_ln117_1225_reg_1582;
wire   [0:0] and_ln104_243_fu_826_p2;
reg   [0:0] and_ln104_243_reg_1587;
wire   [0:0] and_ln102_1214_fu_831_p2;
reg   [0:0] and_ln102_1214_reg_1592;
reg   [0:0] and_ln102_1214_reg_1592_pp0_iter5_reg;
wire   [0:0] and_ln104_244_fu_840_p2;
reg   [0:0] and_ln104_244_reg_1599;
reg   [0:0] and_ln104_244_reg_1599_pp0_iter5_reg;
reg   [0:0] and_ln104_244_reg_1599_pp0_iter6_reg;
wire   [0:0] and_ln102_1220_fu_855_p2;
reg   [0:0] and_ln102_1220_reg_1605;
wire   [0:0] or_ln117_1144_fu_938_p2;
reg   [0:0] or_ln117_1144_reg_1610;
wire   [4:0] select_ln117_1231_fu_950_p3;
reg   [4:0] select_ln117_1231_reg_1615;
wire   [0:0] or_ln117_1146_fu_958_p2;
reg   [0:0] or_ln117_1146_reg_1620;
wire   [0:0] or_ln117_1148_fu_964_p2;
reg   [0:0] or_ln117_1148_reg_1626;
reg   [0:0] or_ln117_1148_reg_1626_pp0_iter5_reg;
wire   [0:0] or_ln117_1150_fu_1040_p2;
reg   [0:0] or_ln117_1150_reg_1634;
wire   [4:0] select_ln117_1237_fu_1053_p3;
reg   [4:0] select_ln117_1237_reg_1639;
wire   [0:0] or_ln117_1154_fu_1115_p2;
reg   [0:0] or_ln117_1154_reg_1644;
wire   [4:0] select_ln117_1241_fu_1129_p3;
reg   [4:0] select_ln117_1241_reg_1649;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_600_fu_504_p2;
wire   [0:0] xor_ln104_602_fu_518_p2;
wire   [0:0] xor_ln104_606_fu_533_p2;
wire   [0:0] and_ln102_1239_fu_543_p2;
wire   [0:0] and_ln102_1224_fu_548_p2;
wire   [0:0] xor_ln104_603_fu_569_p2;
wire   [0:0] xor_ln104_607_fu_579_p2;
wire   [0:0] and_ln102_1240_fu_597_p2;
wire   [0:0] and_ln102_1223_fu_589_p2;
wire   [0:0] xor_ln117_fu_607_p2;
wire   [1:0] zext_ln117_fu_613_p1;
wire   [1:0] select_ln117_fu_617_p3;
wire   [1:0] select_ln117_1214_fu_624_p3;
wire   [0:0] and_ln102_1225_fu_593_p2;
wire   [2:0] zext_ln117_133_fu_631_p1;
wire   [0:0] or_ln117_1131_fu_635_p2;
wire   [2:0] select_ln117_1215_fu_640_p3;
wire   [0:0] or_ln117_1132_fu_647_p2;
wire   [0:0] and_ln102_1226_fu_602_p2;
wire   [2:0] select_ln117_1216_fu_651_p3;
wire   [0:0] or_ln117_1133_fu_659_p2;
wire   [2:0] select_ln117_1217_fu_665_p3;
wire   [2:0] select_ln117_1218_fu_673_p3;
wire   [3:0] zext_ln117_134_fu_681_p1;
wire   [0:0] xor_ln104_601_fu_701_p2;
wire   [0:0] xor_ln104_608_fu_716_p2;
wire   [0:0] and_ln102_1241_fu_734_p2;
wire   [0:0] and_ln102_1218_fu_721_p2;
wire   [0:0] and_ln102_1227_fu_730_p2;
wire   [0:0] or_ln117_1134_fu_749_p2;
wire   [0:0] and_ln102_1228_fu_739_p2;
wire   [3:0] select_ln117_1220_fu_754_p3;
wire   [0:0] or_ln117_1136_fu_761_p2;
wire   [3:0] select_ln117_1221_fu_766_p3;
wire   [0:0] or_ln117_1137_fu_773_p2;
wire   [0:0] and_ln102_1229_fu_744_p2;
wire   [3:0] select_ln117_1222_fu_777_p3;
wire   [0:0] or_ln117_1138_fu_785_p2;
wire   [3:0] select_ln117_1223_fu_791_p3;
wire   [3:0] select_ln117_1224_fu_805_p3;
wire   [0:0] xor_ln104_604_fu_821_p2;
wire   [0:0] xor_ln104_605_fu_835_p2;
wire   [0:0] xor_ln104_609_fu_845_p2;
wire   [0:0] and_ln102_1242_fu_860_p2;
wire   [0:0] xor_ln104_610_fu_850_p2;
wire   [0:0] and_ln102_1243_fu_874_p2;
wire   [0:0] and_ln102_1230_fu_865_p2;
wire   [0:0] or_ln117_1140_fu_884_p2;
wire   [3:0] select_ln117_1226_fu_889_p3;
wire   [0:0] and_ln102_1231_fu_870_p2;
wire   [4:0] zext_ln117_135_fu_896_p1;
wire   [0:0] or_ln117_1141_fu_900_p2;
wire   [4:0] select_ln117_1227_fu_905_p3;
wire   [0:0] or_ln117_1142_fu_912_p2;
wire   [0:0] and_ln102_1232_fu_879_p2;
wire   [4:0] select_ln117_1228_fu_916_p3;
wire   [0:0] or_ln117_1143_fu_924_p2;
wire   [4:0] select_ln117_1229_fu_930_p3;
wire   [4:0] select_ln117_1230_fu_942_p3;
wire   [0:0] xor_ln104_611_fu_968_p2;
wire   [0:0] and_ln102_1244_fu_981_p2;
wire   [0:0] and_ln102_1221_fu_973_p2;
wire   [0:0] and_ln102_1233_fu_977_p2;
wire   [0:0] or_ln117_1145_fu_996_p2;
wire   [0:0] and_ln102_1234_fu_986_p2;
wire   [4:0] select_ln117_1232_fu_1001_p3;
wire   [0:0] or_ln117_1147_fu_1008_p2;
wire   [4:0] select_ln117_1233_fu_1013_p3;
wire   [0:0] and_ln102_1235_fu_991_p2;
wire   [4:0] select_ln117_1234_fu_1020_p3;
wire   [0:0] or_ln117_1149_fu_1028_p2;
wire   [4:0] select_ln117_1235_fu_1033_p3;
wire   [4:0] select_ln117_1236_fu_1045_p3;
wire   [0:0] xor_ln104_612_fu_1061_p2;
wire   [0:0] and_ln102_1245_fu_1070_p2;
wire   [0:0] and_ln102_1222_fu_1066_p2;
wire   [0:0] and_ln102_1236_fu_1075_p2;
wire   [0:0] or_ln117_1151_fu_1085_p2;
wire   [0:0] or_ln117_1152_fu_1090_p2;
wire   [0:0] and_ln102_1237_fu_1080_p2;
wire   [4:0] select_ln117_1238_fu_1094_p3;
wire   [0:0] or_ln117_1153_fu_1101_p2;
wire   [4:0] select_ln117_1239_fu_1107_p3;
wire   [4:0] select_ln117_1240_fu_1121_p3;
wire   [0:0] xor_ln104_613_fu_1137_p2;
wire   [0:0] and_ln102_1246_fu_1142_p2;
wire   [0:0] and_ln102_1238_fu_1147_p2;
wire   [0:0] or_ln117_1155_fu_1152_p2;
wire   [10:0] agg_result_fu_1164_p65;
wire   [4:0] agg_result_fu_1164_p66;
wire   [10:0] agg_result_fu_1164_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
wire   [4:0] agg_result_fu_1164_p1;
wire   [4:0] agg_result_fu_1164_p3;
wire   [4:0] agg_result_fu_1164_p5;
wire   [4:0] agg_result_fu_1164_p7;
wire   [4:0] agg_result_fu_1164_p9;
wire   [4:0] agg_result_fu_1164_p11;
wire   [4:0] agg_result_fu_1164_p13;
wire   [4:0] agg_result_fu_1164_p15;
wire   [4:0] agg_result_fu_1164_p17;
wire   [4:0] agg_result_fu_1164_p19;
wire   [4:0] agg_result_fu_1164_p21;
wire   [4:0] agg_result_fu_1164_p23;
wire   [4:0] agg_result_fu_1164_p25;
wire   [4:0] agg_result_fu_1164_p27;
wire   [4:0] agg_result_fu_1164_p29;
wire   [4:0] agg_result_fu_1164_p31;
wire  signed [4:0] agg_result_fu_1164_p33;
wire  signed [4:0] agg_result_fu_1164_p35;
wire  signed [4:0] agg_result_fu_1164_p37;
wire  signed [4:0] agg_result_fu_1164_p39;
wire  signed [4:0] agg_result_fu_1164_p41;
wire  signed [4:0] agg_result_fu_1164_p43;
wire  signed [4:0] agg_result_fu_1164_p45;
wire  signed [4:0] agg_result_fu_1164_p47;
wire  signed [4:0] agg_result_fu_1164_p49;
wire  signed [4:0] agg_result_fu_1164_p51;
wire  signed [4:0] agg_result_fu_1164_p53;
wire  signed [4:0] agg_result_fu_1164_p55;
wire  signed [4:0] agg_result_fu_1164_p57;
wire  signed [4:0] agg_result_fu_1164_p59;
wire  signed [4:0] agg_result_fu_1164_p61;
wire  signed [4:0] agg_result_fu_1164_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1_x15 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x15_U767(
    .din0(11'd137),
    .din1(11'd624),
    .din2(11'd2020),
    .din3(11'd186),
    .din4(11'd46),
    .din5(11'd1925),
    .din6(11'd1943),
    .din7(11'd145),
    .din8(11'd351),
    .din9(11'd49),
    .din10(11'd19),
    .din11(11'd2022),
    .din12(11'd1989),
    .din13(11'd1828),
    .din14(11'd1752),
    .din15(11'd39),
    .din16(11'd1956),
    .din17(11'd235),
    .din18(11'd1526),
    .din19(11'd1975),
    .din20(11'd1698),
    .din21(11'd23),
    .din22(11'd1862),
    .din23(11'd2008),
    .din24(11'd58),
    .din25(11'd1998),
    .din26(11'd1860),
    .din27(11'd40),
    .din28(11'd1624),
    .din29(11'd2030),
    .din30(11'd1954),
    .din31(11'd1798),
    .def(agg_result_fu_1164_p65),
    .sel(agg_result_fu_1164_p66),
    .dout(agg_result_fu_1164_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1210_reg_1553 <= and_ln102_1210_fu_697_p2;
        and_ln102_1211_reg_1490 <= and_ln102_1211_fu_514_p2;
        and_ln102_1212_reg_1525 <= and_ln102_1212_fu_565_p2;
        and_ln102_1213_reg_1565 <= and_ln102_1213_fu_711_p2;
        and_ln102_1214_reg_1592 <= and_ln102_1214_fu_831_p2;
        and_ln102_1214_reg_1592_pp0_iter5_reg <= and_ln102_1214_reg_1592;
        and_ln102_1215_reg_1502 <= and_ln102_1215_fu_528_p2;
        and_ln102_1216_reg_1508 <= and_ln102_1216_fu_538_p2;
        and_ln102_1217_reg_1537 <= and_ln102_1217_fu_584_p2;
        and_ln102_1219_reg_1571 <= and_ln102_1219_fu_725_p2;
        and_ln102_1220_reg_1605 <= and_ln102_1220_fu_855_p2;
        and_ln102_reg_1474 <= and_ln102_fu_498_p2;
        and_ln102_reg_1474_pp0_iter1_reg <= and_ln102_reg_1474;
        and_ln102_reg_1474_pp0_iter2_reg <= and_ln102_reg_1474_pp0_iter1_reg;
        and_ln104_240_reg_1559 <= and_ln104_240_fu_706_p2;
        and_ln104_241_reg_1497 <= and_ln104_241_fu_523_p2;
        and_ln104_242_reg_1531 <= and_ln104_242_fu_574_p2;
        and_ln104_242_reg_1531_pp0_iter3_reg <= and_ln104_242_reg_1531;
        and_ln104_243_reg_1587 <= and_ln104_243_fu_826_p2;
        and_ln104_244_reg_1599 <= and_ln104_244_fu_840_p2;
        and_ln104_244_reg_1599_pp0_iter5_reg <= and_ln104_244_reg_1599;
        and_ln104_244_reg_1599_pp0_iter6_reg <= and_ln104_244_reg_1599_pp0_iter5_reg;
        and_ln104_reg_1484 <= and_ln104_fu_509_p2;
        icmp_ln86_1251_reg_1311 <= icmp_ln86_1251_fu_318_p2;
        icmp_ln86_1252_reg_1316 <= icmp_ln86_1252_fu_324_p2;
        icmp_ln86_1252_reg_1316_pp0_iter1_reg <= icmp_ln86_1252_reg_1316;
        icmp_ln86_1252_reg_1316_pp0_iter2_reg <= icmp_ln86_1252_reg_1316_pp0_iter1_reg;
        icmp_ln86_1253_reg_1322 <= icmp_ln86_1253_fu_330_p2;
        icmp_ln86_1254_reg_1328 <= icmp_ln86_1254_fu_336_p2;
        icmp_ln86_1254_reg_1328_pp0_iter1_reg <= icmp_ln86_1254_reg_1328;
        icmp_ln86_1255_reg_1334 <= icmp_ln86_1255_fu_342_p2;
        icmp_ln86_1255_reg_1334_pp0_iter1_reg <= icmp_ln86_1255_reg_1334;
        icmp_ln86_1255_reg_1334_pp0_iter2_reg <= icmp_ln86_1255_reg_1334_pp0_iter1_reg;
        icmp_ln86_1255_reg_1334_pp0_iter3_reg <= icmp_ln86_1255_reg_1334_pp0_iter2_reg;
        icmp_ln86_1256_reg_1340 <= icmp_ln86_1256_fu_348_p2;
        icmp_ln86_1256_reg_1340_pp0_iter1_reg <= icmp_ln86_1256_reg_1340;
        icmp_ln86_1256_reg_1340_pp0_iter2_reg <= icmp_ln86_1256_reg_1340_pp0_iter1_reg;
        icmp_ln86_1256_reg_1340_pp0_iter3_reg <= icmp_ln86_1256_reg_1340_pp0_iter2_reg;
        icmp_ln86_1257_reg_1346 <= icmp_ln86_1257_fu_354_p2;
        icmp_ln86_1258_reg_1352 <= icmp_ln86_1258_fu_360_p2;
        icmp_ln86_1258_reg_1352_pp0_iter1_reg <= icmp_ln86_1258_reg_1352;
        icmp_ln86_1259_reg_1358 <= icmp_ln86_1259_fu_366_p2;
        icmp_ln86_1259_reg_1358_pp0_iter1_reg <= icmp_ln86_1259_reg_1358;
        icmp_ln86_1259_reg_1358_pp0_iter2_reg <= icmp_ln86_1259_reg_1358_pp0_iter1_reg;
        icmp_ln86_1260_reg_1364 <= icmp_ln86_1260_fu_372_p2;
        icmp_ln86_1260_reg_1364_pp0_iter1_reg <= icmp_ln86_1260_reg_1364;
        icmp_ln86_1260_reg_1364_pp0_iter2_reg <= icmp_ln86_1260_reg_1364_pp0_iter1_reg;
        icmp_ln86_1260_reg_1364_pp0_iter3_reg <= icmp_ln86_1260_reg_1364_pp0_iter2_reg;
        icmp_ln86_1261_reg_1370 <= icmp_ln86_1261_fu_378_p2;
        icmp_ln86_1261_reg_1370_pp0_iter1_reg <= icmp_ln86_1261_reg_1370;
        icmp_ln86_1261_reg_1370_pp0_iter2_reg <= icmp_ln86_1261_reg_1370_pp0_iter1_reg;
        icmp_ln86_1261_reg_1370_pp0_iter3_reg <= icmp_ln86_1261_reg_1370_pp0_iter2_reg;
        icmp_ln86_1262_reg_1376 <= icmp_ln86_1262_fu_384_p2;
        icmp_ln86_1262_reg_1376_pp0_iter1_reg <= icmp_ln86_1262_reg_1376;
        icmp_ln86_1262_reg_1376_pp0_iter2_reg <= icmp_ln86_1262_reg_1376_pp0_iter1_reg;
        icmp_ln86_1262_reg_1376_pp0_iter3_reg <= icmp_ln86_1262_reg_1376_pp0_iter2_reg;
        icmp_ln86_1262_reg_1376_pp0_iter4_reg <= icmp_ln86_1262_reg_1376_pp0_iter3_reg;
        icmp_ln86_1263_reg_1382 <= icmp_ln86_1263_fu_390_p2;
        icmp_ln86_1263_reg_1382_pp0_iter1_reg <= icmp_ln86_1263_reg_1382;
        icmp_ln86_1263_reg_1382_pp0_iter2_reg <= icmp_ln86_1263_reg_1382_pp0_iter1_reg;
        icmp_ln86_1263_reg_1382_pp0_iter3_reg <= icmp_ln86_1263_reg_1382_pp0_iter2_reg;
        icmp_ln86_1263_reg_1382_pp0_iter4_reg <= icmp_ln86_1263_reg_1382_pp0_iter3_reg;
        icmp_ln86_1263_reg_1382_pp0_iter5_reg <= icmp_ln86_1263_reg_1382_pp0_iter4_reg;
        icmp_ln86_1264_reg_1388 <= icmp_ln86_1264_fu_396_p2;
        icmp_ln86_1264_reg_1388_pp0_iter1_reg <= icmp_ln86_1264_reg_1388;
        icmp_ln86_1264_reg_1388_pp0_iter2_reg <= icmp_ln86_1264_reg_1388_pp0_iter1_reg;
        icmp_ln86_1264_reg_1388_pp0_iter3_reg <= icmp_ln86_1264_reg_1388_pp0_iter2_reg;
        icmp_ln86_1264_reg_1388_pp0_iter4_reg <= icmp_ln86_1264_reg_1388_pp0_iter3_reg;
        icmp_ln86_1264_reg_1388_pp0_iter5_reg <= icmp_ln86_1264_reg_1388_pp0_iter4_reg;
        icmp_ln86_1264_reg_1388_pp0_iter6_reg <= icmp_ln86_1264_reg_1388_pp0_iter5_reg;
        icmp_ln86_1265_reg_1394 <= icmp_ln86_1265_fu_402_p2;
        icmp_ln86_1265_reg_1394_pp0_iter1_reg <= icmp_ln86_1265_reg_1394;
        icmp_ln86_1266_reg_1399 <= icmp_ln86_1266_fu_408_p2;
        icmp_ln86_1267_reg_1404 <= icmp_ln86_1267_fu_414_p2;
        icmp_ln86_1267_reg_1404_pp0_iter1_reg <= icmp_ln86_1267_reg_1404;
        icmp_ln86_1268_reg_1409 <= icmp_ln86_1268_fu_420_p2;
        icmp_ln86_1268_reg_1409_pp0_iter1_reg <= icmp_ln86_1268_reg_1409;
        icmp_ln86_1269_reg_1414 <= icmp_ln86_1269_fu_426_p2;
        icmp_ln86_1269_reg_1414_pp0_iter1_reg <= icmp_ln86_1269_reg_1414;
        icmp_ln86_1269_reg_1414_pp0_iter2_reg <= icmp_ln86_1269_reg_1414_pp0_iter1_reg;
        icmp_ln86_1270_reg_1419 <= icmp_ln86_1270_fu_432_p2;
        icmp_ln86_1270_reg_1419_pp0_iter1_reg <= icmp_ln86_1270_reg_1419;
        icmp_ln86_1270_reg_1419_pp0_iter2_reg <= icmp_ln86_1270_reg_1419_pp0_iter1_reg;
        icmp_ln86_1271_reg_1424 <= icmp_ln86_1271_fu_438_p2;
        icmp_ln86_1271_reg_1424_pp0_iter1_reg <= icmp_ln86_1271_reg_1424;
        icmp_ln86_1271_reg_1424_pp0_iter2_reg <= icmp_ln86_1271_reg_1424_pp0_iter1_reg;
        icmp_ln86_1272_reg_1429 <= icmp_ln86_1272_fu_444_p2;
        icmp_ln86_1272_reg_1429_pp0_iter1_reg <= icmp_ln86_1272_reg_1429;
        icmp_ln86_1272_reg_1429_pp0_iter2_reg <= icmp_ln86_1272_reg_1429_pp0_iter1_reg;
        icmp_ln86_1272_reg_1429_pp0_iter3_reg <= icmp_ln86_1272_reg_1429_pp0_iter2_reg;
        icmp_ln86_1273_reg_1434 <= icmp_ln86_1273_fu_450_p2;
        icmp_ln86_1273_reg_1434_pp0_iter1_reg <= icmp_ln86_1273_reg_1434;
        icmp_ln86_1273_reg_1434_pp0_iter2_reg <= icmp_ln86_1273_reg_1434_pp0_iter1_reg;
        icmp_ln86_1273_reg_1434_pp0_iter3_reg <= icmp_ln86_1273_reg_1434_pp0_iter2_reg;
        icmp_ln86_1274_reg_1439 <= icmp_ln86_1274_fu_456_p2;
        icmp_ln86_1274_reg_1439_pp0_iter1_reg <= icmp_ln86_1274_reg_1439;
        icmp_ln86_1274_reg_1439_pp0_iter2_reg <= icmp_ln86_1274_reg_1439_pp0_iter1_reg;
        icmp_ln86_1274_reg_1439_pp0_iter3_reg <= icmp_ln86_1274_reg_1439_pp0_iter2_reg;
        icmp_ln86_1275_reg_1444 <= icmp_ln86_1275_fu_462_p2;
        icmp_ln86_1275_reg_1444_pp0_iter1_reg <= icmp_ln86_1275_reg_1444;
        icmp_ln86_1275_reg_1444_pp0_iter2_reg <= icmp_ln86_1275_reg_1444_pp0_iter1_reg;
        icmp_ln86_1275_reg_1444_pp0_iter3_reg <= icmp_ln86_1275_reg_1444_pp0_iter2_reg;
        icmp_ln86_1275_reg_1444_pp0_iter4_reg <= icmp_ln86_1275_reg_1444_pp0_iter3_reg;
        icmp_ln86_1276_reg_1449 <= icmp_ln86_1276_fu_468_p2;
        icmp_ln86_1276_reg_1449_pp0_iter1_reg <= icmp_ln86_1276_reg_1449;
        icmp_ln86_1276_reg_1449_pp0_iter2_reg <= icmp_ln86_1276_reg_1449_pp0_iter1_reg;
        icmp_ln86_1276_reg_1449_pp0_iter3_reg <= icmp_ln86_1276_reg_1449_pp0_iter2_reg;
        icmp_ln86_1276_reg_1449_pp0_iter4_reg <= icmp_ln86_1276_reg_1449_pp0_iter3_reg;
        icmp_ln86_1277_reg_1454 <= icmp_ln86_1277_fu_474_p2;
        icmp_ln86_1277_reg_1454_pp0_iter1_reg <= icmp_ln86_1277_reg_1454;
        icmp_ln86_1277_reg_1454_pp0_iter2_reg <= icmp_ln86_1277_reg_1454_pp0_iter1_reg;
        icmp_ln86_1277_reg_1454_pp0_iter3_reg <= icmp_ln86_1277_reg_1454_pp0_iter2_reg;
        icmp_ln86_1277_reg_1454_pp0_iter4_reg <= icmp_ln86_1277_reg_1454_pp0_iter3_reg;
        icmp_ln86_1278_reg_1459 <= icmp_ln86_1278_fu_480_p2;
        icmp_ln86_1278_reg_1459_pp0_iter1_reg <= icmp_ln86_1278_reg_1459;
        icmp_ln86_1278_reg_1459_pp0_iter2_reg <= icmp_ln86_1278_reg_1459_pp0_iter1_reg;
        icmp_ln86_1278_reg_1459_pp0_iter3_reg <= icmp_ln86_1278_reg_1459_pp0_iter2_reg;
        icmp_ln86_1278_reg_1459_pp0_iter4_reg <= icmp_ln86_1278_reg_1459_pp0_iter3_reg;
        icmp_ln86_1278_reg_1459_pp0_iter5_reg <= icmp_ln86_1278_reg_1459_pp0_iter4_reg;
        icmp_ln86_1279_reg_1464 <= icmp_ln86_1279_fu_486_p2;
        icmp_ln86_1279_reg_1464_pp0_iter1_reg <= icmp_ln86_1279_reg_1464;
        icmp_ln86_1279_reg_1464_pp0_iter2_reg <= icmp_ln86_1279_reg_1464_pp0_iter1_reg;
        icmp_ln86_1279_reg_1464_pp0_iter3_reg <= icmp_ln86_1279_reg_1464_pp0_iter2_reg;
        icmp_ln86_1279_reg_1464_pp0_iter4_reg <= icmp_ln86_1279_reg_1464_pp0_iter3_reg;
        icmp_ln86_1279_reg_1464_pp0_iter5_reg <= icmp_ln86_1279_reg_1464_pp0_iter4_reg;
        icmp_ln86_1280_reg_1469 <= icmp_ln86_1280_fu_492_p2;
        icmp_ln86_1280_reg_1469_pp0_iter1_reg <= icmp_ln86_1280_reg_1469;
        icmp_ln86_1280_reg_1469_pp0_iter2_reg <= icmp_ln86_1280_reg_1469_pp0_iter1_reg;
        icmp_ln86_1280_reg_1469_pp0_iter3_reg <= icmp_ln86_1280_reg_1469_pp0_iter2_reg;
        icmp_ln86_1280_reg_1469_pp0_iter4_reg <= icmp_ln86_1280_reg_1469_pp0_iter3_reg;
        icmp_ln86_1280_reg_1469_pp0_iter5_reg <= icmp_ln86_1280_reg_1469_pp0_iter4_reg;
        icmp_ln86_1280_reg_1469_pp0_iter6_reg <= icmp_ln86_1280_reg_1469_pp0_iter5_reg;
        icmp_ln86_reg_1300 <= icmp_ln86_fu_312_p2;
        icmp_ln86_reg_1300_pp0_iter1_reg <= icmp_ln86_reg_1300;
        icmp_ln86_reg_1300_pp0_iter2_reg <= icmp_ln86_reg_1300_pp0_iter1_reg;
        icmp_ln86_reg_1300_pp0_iter3_reg <= icmp_ln86_reg_1300_pp0_iter2_reg;
        or_ln117_1135_reg_1547 <= or_ln117_1135_fu_692_p2;
        or_ln117_1139_reg_1577 <= or_ln117_1139_fu_799_p2;
        or_ln117_1144_reg_1610 <= or_ln117_1144_fu_938_p2;
        or_ln117_1146_reg_1620 <= or_ln117_1146_fu_958_p2;
        or_ln117_1148_reg_1626 <= or_ln117_1148_fu_964_p2;
        or_ln117_1148_reg_1626_pp0_iter5_reg <= or_ln117_1148_reg_1626;
        or_ln117_1150_reg_1634 <= or_ln117_1150_fu_1040_p2;
        or_ln117_1154_reg_1644 <= or_ln117_1154_fu_1115_p2;
        or_ln117_reg_1514 <= or_ln117_fu_554_p2;
        select_ln117_1219_reg_1542 <= select_ln117_1219_fu_685_p3;
        select_ln117_1225_reg_1582 <= select_ln117_1225_fu_813_p3;
        select_ln117_1231_reg_1615 <= select_ln117_1231_fu_950_p3;
        select_ln117_1237_reg_1639 <= select_ln117_1237_fu_1053_p3;
        select_ln117_1241_reg_1649 <= select_ln117_1241_fu_1129_p3;
        xor_ln104_reg_1519 <= xor_ln104_fu_560_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1164_p65 = 'bx;

assign agg_result_fu_1164_p66 = ((or_ln117_1155_fu_1152_p2[0:0] == 1'b1) ? select_ln117_1241_reg_1649 : 5'd31);

assign and_ln102_1210_fu_697_p2 = (xor_ln104_reg_1519 & icmp_ln86_1252_reg_1316_pp0_iter2_reg);

assign and_ln102_1211_fu_514_p2 = (icmp_ln86_1253_reg_1322 & and_ln102_reg_1474);

assign and_ln102_1212_fu_565_p2 = (icmp_ln86_1254_reg_1328_pp0_iter1_reg & and_ln104_reg_1484);

assign and_ln102_1213_fu_711_p2 = (icmp_ln86_1255_reg_1334_pp0_iter2_reg & and_ln102_1210_fu_697_p2);

assign and_ln102_1214_fu_831_p2 = (icmp_ln86_1256_reg_1340_pp0_iter3_reg & and_ln104_240_reg_1559);

assign and_ln102_1215_fu_528_p2 = (icmp_ln86_1257_reg_1346 & and_ln102_1211_fu_514_p2);

assign and_ln102_1216_fu_538_p2 = (icmp_ln86_1258_reg_1352 & and_ln104_241_fu_523_p2);

assign and_ln102_1217_fu_584_p2 = (icmp_ln86_1259_reg_1358_pp0_iter1_reg & and_ln102_1212_fu_565_p2);

assign and_ln102_1218_fu_721_p2 = (icmp_ln86_1260_reg_1364_pp0_iter2_reg & and_ln104_242_reg_1531);

assign and_ln102_1219_fu_725_p2 = (icmp_ln86_1261_reg_1370_pp0_iter2_reg & and_ln102_1213_fu_711_p2);

assign and_ln102_1220_fu_855_p2 = (icmp_ln86_1262_reg_1376_pp0_iter3_reg & and_ln104_243_fu_826_p2);

assign and_ln102_1221_fu_973_p2 = (icmp_ln86_1263_reg_1382_pp0_iter4_reg & and_ln102_1214_reg_1592);

assign and_ln102_1222_fu_1066_p2 = (icmp_ln86_1264_reg_1388_pp0_iter5_reg & and_ln104_244_reg_1599_pp0_iter5_reg);

assign and_ln102_1223_fu_589_p2 = (icmp_ln86_1265_reg_1394_pp0_iter1_reg & and_ln102_1215_reg_1502);

assign and_ln102_1224_fu_548_p2 = (and_ln102_1239_fu_543_p2 & and_ln102_1211_fu_514_p2);

assign and_ln102_1225_fu_593_p2 = (icmp_ln86_1267_reg_1404_pp0_iter1_reg & and_ln102_1216_reg_1508);

assign and_ln102_1226_fu_602_p2 = (and_ln104_241_reg_1497 & and_ln102_1240_fu_597_p2);

assign and_ln102_1227_fu_730_p2 = (icmp_ln86_1269_reg_1414_pp0_iter2_reg & and_ln102_1217_reg_1537);

assign and_ln102_1228_fu_739_p2 = (and_ln102_1241_fu_734_p2 & and_ln102_1212_reg_1525);

assign and_ln102_1229_fu_744_p2 = (icmp_ln86_1271_reg_1424_pp0_iter2_reg & and_ln102_1218_fu_721_p2);

assign and_ln102_1230_fu_865_p2 = (and_ln104_242_reg_1531_pp0_iter3_reg & and_ln102_1242_fu_860_p2);

assign and_ln102_1231_fu_870_p2 = (icmp_ln86_1273_reg_1434_pp0_iter3_reg & and_ln102_1219_reg_1571);

assign and_ln102_1232_fu_879_p2 = (and_ln102_1243_fu_874_p2 & and_ln102_1213_reg_1565);

assign and_ln102_1233_fu_977_p2 = (icmp_ln86_1275_reg_1444_pp0_iter4_reg & and_ln102_1220_reg_1605);

assign and_ln102_1234_fu_986_p2 = (and_ln104_243_reg_1587 & and_ln102_1244_fu_981_p2);

assign and_ln102_1235_fu_991_p2 = (icmp_ln86_1277_reg_1454_pp0_iter4_reg & and_ln102_1221_fu_973_p2);

assign and_ln102_1236_fu_1075_p2 = (and_ln102_1245_fu_1070_p2 & and_ln102_1214_reg_1592_pp0_iter5_reg);

assign and_ln102_1237_fu_1080_p2 = (icmp_ln86_1279_reg_1464_pp0_iter5_reg & and_ln102_1222_fu_1066_p2);

assign and_ln102_1238_fu_1147_p2 = (and_ln104_244_reg_1599_pp0_iter6_reg & and_ln102_1246_fu_1142_p2);

assign and_ln102_1239_fu_543_p2 = (xor_ln104_606_fu_533_p2 & icmp_ln86_1266_reg_1399);

assign and_ln102_1240_fu_597_p2 = (xor_ln104_607_fu_579_p2 & icmp_ln86_1268_reg_1409_pp0_iter1_reg);

assign and_ln102_1241_fu_734_p2 = (xor_ln104_608_fu_716_p2 & icmp_ln86_1270_reg_1419_pp0_iter2_reg);

assign and_ln102_1242_fu_860_p2 = (xor_ln104_609_fu_845_p2 & icmp_ln86_1272_reg_1429_pp0_iter3_reg);

assign and_ln102_1243_fu_874_p2 = (xor_ln104_610_fu_850_p2 & icmp_ln86_1274_reg_1439_pp0_iter3_reg);

assign and_ln102_1244_fu_981_p2 = (xor_ln104_611_fu_968_p2 & icmp_ln86_1276_reg_1449_pp0_iter4_reg);

assign and_ln102_1245_fu_1070_p2 = (xor_ln104_612_fu_1061_p2 & icmp_ln86_1278_reg_1459_pp0_iter5_reg);

assign and_ln102_1246_fu_1142_p2 = (xor_ln104_613_fu_1137_p2 & icmp_ln86_1280_reg_1469_pp0_iter6_reg);

assign and_ln102_fu_498_p2 = (icmp_ln86_fu_312_p2 & icmp_ln86_1251_fu_318_p2);

assign and_ln104_240_fu_706_p2 = (xor_ln104_reg_1519 & xor_ln104_601_fu_701_p2);

assign and_ln104_241_fu_523_p2 = (xor_ln104_602_fu_518_p2 & and_ln102_reg_1474);

assign and_ln104_242_fu_574_p2 = (xor_ln104_603_fu_569_p2 & and_ln104_reg_1484);

assign and_ln104_243_fu_826_p2 = (xor_ln104_604_fu_821_p2 & and_ln102_1210_reg_1553);

assign and_ln104_244_fu_840_p2 = (xor_ln104_605_fu_835_p2 & and_ln104_240_reg_1559);

assign and_ln104_fu_509_p2 = (xor_ln104_600_fu_504_p2 & icmp_ln86_reg_1300);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1164_p67;

assign icmp_ln86_1251_fu_318_p2 = (($signed(p_read1_int_reg) < $signed(18'd261931)) ? 1'b1 : 1'b0);

assign icmp_ln86_1252_fu_324_p2 = (($signed(p_read1_int_reg) < $signed(18'd261496)) ? 1'b1 : 1'b0);

assign icmp_ln86_1253_fu_330_p2 = (($signed(p_read2_int_reg) < $signed(18'd495)) ? 1'b1 : 1'b0);

assign icmp_ln86_1254_fu_336_p2 = (($signed(p_read2_int_reg) < $signed(18'd405)) ? 1'b1 : 1'b0);

assign icmp_ln86_1255_fu_342_p2 = (($signed(p_read2_int_reg) < $signed(18'd645)) ? 1'b1 : 1'b0);

assign icmp_ln86_1256_fu_348_p2 = (($signed(p_read2_int_reg) < $signed(18'd375)) ? 1'b1 : 1'b0);

assign icmp_ln86_1257_fu_354_p2 = (($signed(p_read10_int_reg) < $signed(18'd261795)) ? 1'b1 : 1'b0);

assign icmp_ln86_1258_fu_360_p2 = (($signed(p_read9_int_reg) < $signed(18'd112)) ? 1'b1 : 1'b0);

assign icmp_ln86_1259_fu_366_p2 = (($signed(p_read1_int_reg) < $signed(18'd262140)) ? 1'b1 : 1'b0);

assign icmp_ln86_1260_fu_372_p2 = (($signed(p_read9_int_reg) < $signed(18'd110)) ? 1'b1 : 1'b0);

assign icmp_ln86_1261_fu_378_p2 = (($signed(p_read4_int_reg) < $signed(18'd261972)) ? 1'b1 : 1'b0);

assign icmp_ln86_1262_fu_384_p2 = (($signed(p_read1_int_reg) < $signed(18'd261105)) ? 1'b1 : 1'b0);

assign icmp_ln86_1263_fu_390_p2 = (($signed(p_read10_int_reg) < $signed(18'd690)) ? 1'b1 : 1'b0);

assign icmp_ln86_1264_fu_396_p2 = (($signed(p_read8_int_reg) < $signed(18'd261308)) ? 1'b1 : 1'b0);

assign icmp_ln86_1265_fu_402_p2 = (($signed(p_read5_int_reg) < $signed(18'd261173)) ? 1'b1 : 1'b0);

assign icmp_ln86_1266_fu_408_p2 = (($signed(p_read4_int_reg) < $signed(18'd261290)) ? 1'b1 : 1'b0);

assign icmp_ln86_1267_fu_414_p2 = (($signed(p_read1_int_reg) < $signed(18'd261604)) ? 1'b1 : 1'b0);

assign icmp_ln86_1268_fu_420_p2 = (($signed(p_read8_int_reg) < $signed(18'd261183)) ? 1'b1 : 1'b0);

assign icmp_ln86_1269_fu_426_p2 = (($signed(p_read10_int_reg) < $signed(18'd261700)) ? 1'b1 : 1'b0);

assign icmp_ln86_1270_fu_432_p2 = (($signed(p_read10_int_reg) < $signed(18'd261511)) ? 1'b1 : 1'b0);

assign icmp_ln86_1271_fu_438_p2 = (($signed(p_read4_int_reg) < $signed(18'd261308)) ? 1'b1 : 1'b0);

assign icmp_ln86_1272_fu_444_p2 = (($signed(p_read8_int_reg) < $signed(18'd260738)) ? 1'b1 : 1'b0);

assign icmp_ln86_1273_fu_450_p2 = (($signed(p_read6_int_reg) < $signed(18'd261544)) ? 1'b1 : 1'b0);

assign icmp_ln86_1274_fu_456_p2 = (($signed(p_read9_int_reg) < $signed(18'd100)) ? 1'b1 : 1'b0);

assign icmp_ln86_1275_fu_462_p2 = (($signed(p_read8_int_reg) < $signed(18'd261796)) ? 1'b1 : 1'b0);

assign icmp_ln86_1276_fu_468_p2 = (($signed(p_read3_int_reg) < $signed(18'd262130)) ? 1'b1 : 1'b0);

assign icmp_ln86_1277_fu_474_p2 = (($signed(p_read7_int_reg) < $signed(18'd357)) ? 1'b1 : 1'b0);

assign icmp_ln86_1278_fu_480_p2 = (($signed(p_read9_int_reg) < $signed(18'd270)) ? 1'b1 : 1'b0);

assign icmp_ln86_1279_fu_486_p2 = (($signed(p_read4_int_reg) < $signed(18'd67)) ? 1'b1 : 1'b0);

assign icmp_ln86_1280_fu_492_p2 = (($signed(p_read1_int_reg) < $signed(18'd261819)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_312_p2 = (($signed(p_read10_int_reg) < $signed(18'd170)) ? 1'b1 : 1'b0);

assign or_ln117_1131_fu_635_p2 = (and_ln102_1225_fu_593_p2 | and_ln102_1211_reg_1490);

assign or_ln117_1132_fu_647_p2 = (and_ln102_1216_reg_1508 | and_ln102_1211_reg_1490);

assign or_ln117_1133_fu_659_p2 = (or_ln117_1132_fu_647_p2 | and_ln102_1226_fu_602_p2);

assign or_ln117_1134_fu_749_p2 = (and_ln102_reg_1474_pp0_iter2_reg | and_ln102_1227_fu_730_p2);

assign or_ln117_1135_fu_692_p2 = (and_ln102_reg_1474_pp0_iter1_reg | and_ln102_1217_fu_584_p2);

assign or_ln117_1136_fu_761_p2 = (or_ln117_1135_reg_1547 | and_ln102_1228_fu_739_p2);

assign or_ln117_1137_fu_773_p2 = (and_ln102_reg_1474_pp0_iter2_reg | and_ln102_1212_reg_1525);

assign or_ln117_1138_fu_785_p2 = (or_ln117_1137_fu_773_p2 | and_ln102_1229_fu_744_p2);

assign or_ln117_1139_fu_799_p2 = (or_ln117_1137_fu_773_p2 | and_ln102_1218_fu_721_p2);

assign or_ln117_1140_fu_884_p2 = (or_ln117_1139_reg_1577 | and_ln102_1230_fu_865_p2);

assign or_ln117_1141_fu_900_p2 = (icmp_ln86_reg_1300_pp0_iter3_reg | and_ln102_1231_fu_870_p2);

assign or_ln117_1142_fu_912_p2 = (icmp_ln86_reg_1300_pp0_iter3_reg | and_ln102_1219_reg_1571);

assign or_ln117_1143_fu_924_p2 = (or_ln117_1142_fu_912_p2 | and_ln102_1232_fu_879_p2);

assign or_ln117_1144_fu_938_p2 = (icmp_ln86_reg_1300_pp0_iter3_reg | and_ln102_1213_reg_1565);

assign or_ln117_1145_fu_996_p2 = (or_ln117_1144_reg_1610 | and_ln102_1233_fu_977_p2);

assign or_ln117_1146_fu_958_p2 = (or_ln117_1144_fu_938_p2 | and_ln102_1220_fu_855_p2);

assign or_ln117_1147_fu_1008_p2 = (or_ln117_1146_reg_1620 | and_ln102_1234_fu_986_p2);

assign or_ln117_1148_fu_964_p2 = (icmp_ln86_reg_1300_pp0_iter3_reg | and_ln102_1210_reg_1553);

assign or_ln117_1149_fu_1028_p2 = (or_ln117_1148_reg_1626 | and_ln102_1235_fu_991_p2);

assign or_ln117_1150_fu_1040_p2 = (or_ln117_1148_reg_1626 | and_ln102_1221_fu_973_p2);

assign or_ln117_1151_fu_1085_p2 = (or_ln117_1150_reg_1634 | and_ln102_1236_fu_1075_p2);

assign or_ln117_1152_fu_1090_p2 = (or_ln117_1148_reg_1626_pp0_iter5_reg | and_ln102_1214_reg_1592_pp0_iter5_reg);

assign or_ln117_1153_fu_1101_p2 = (or_ln117_1152_fu_1090_p2 | and_ln102_1237_fu_1080_p2);

assign or_ln117_1154_fu_1115_p2 = (or_ln117_1152_fu_1090_p2 | and_ln102_1222_fu_1066_p2);

assign or_ln117_1155_fu_1152_p2 = (or_ln117_1154_reg_1644 | and_ln102_1238_fu_1147_p2);

assign or_ln117_fu_554_p2 = (and_ln102_1224_fu_548_p2 | and_ln102_1215_fu_528_p2);

assign select_ln117_1214_fu_624_p3 = ((or_ln117_reg_1514[0:0] == 1'b1) ? select_ln117_fu_617_p3 : 2'd3);

assign select_ln117_1215_fu_640_p3 = ((and_ln102_1211_reg_1490[0:0] == 1'b1) ? zext_ln117_133_fu_631_p1 : 3'd4);

assign select_ln117_1216_fu_651_p3 = ((or_ln117_1131_fu_635_p2[0:0] == 1'b1) ? select_ln117_1215_fu_640_p3 : 3'd5);

assign select_ln117_1217_fu_665_p3 = ((or_ln117_1132_fu_647_p2[0:0] == 1'b1) ? select_ln117_1216_fu_651_p3 : 3'd6);

assign select_ln117_1218_fu_673_p3 = ((or_ln117_1133_fu_659_p2[0:0] == 1'b1) ? select_ln117_1217_fu_665_p3 : 3'd7);

assign select_ln117_1219_fu_685_p3 = ((and_ln102_reg_1474_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_134_fu_681_p1 : 4'd8);

assign select_ln117_1220_fu_754_p3 = ((or_ln117_1134_fu_749_p2[0:0] == 1'b1) ? select_ln117_1219_reg_1542 : 4'd9);

assign select_ln117_1221_fu_766_p3 = ((or_ln117_1135_reg_1547[0:0] == 1'b1) ? select_ln117_1220_fu_754_p3 : 4'd10);

assign select_ln117_1222_fu_777_p3 = ((or_ln117_1136_fu_761_p2[0:0] == 1'b1) ? select_ln117_1221_fu_766_p3 : 4'd11);

assign select_ln117_1223_fu_791_p3 = ((or_ln117_1137_fu_773_p2[0:0] == 1'b1) ? select_ln117_1222_fu_777_p3 : 4'd12);

assign select_ln117_1224_fu_805_p3 = ((or_ln117_1138_fu_785_p2[0:0] == 1'b1) ? select_ln117_1223_fu_791_p3 : 4'd13);

assign select_ln117_1225_fu_813_p3 = ((or_ln117_1139_fu_799_p2[0:0] == 1'b1) ? select_ln117_1224_fu_805_p3 : 4'd14);

assign select_ln117_1226_fu_889_p3 = ((or_ln117_1140_fu_884_p2[0:0] == 1'b1) ? select_ln117_1225_reg_1582 : 4'd15);

assign select_ln117_1227_fu_905_p3 = ((icmp_ln86_reg_1300_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_135_fu_896_p1 : 5'd16);

assign select_ln117_1228_fu_916_p3 = ((or_ln117_1141_fu_900_p2[0:0] == 1'b1) ? select_ln117_1227_fu_905_p3 : 5'd17);

assign select_ln117_1229_fu_930_p3 = ((or_ln117_1142_fu_912_p2[0:0] == 1'b1) ? select_ln117_1228_fu_916_p3 : 5'd18);

assign select_ln117_1230_fu_942_p3 = ((or_ln117_1143_fu_924_p2[0:0] == 1'b1) ? select_ln117_1229_fu_930_p3 : 5'd19);

assign select_ln117_1231_fu_950_p3 = ((or_ln117_1144_fu_938_p2[0:0] == 1'b1) ? select_ln117_1230_fu_942_p3 : 5'd20);

assign select_ln117_1232_fu_1001_p3 = ((or_ln117_1145_fu_996_p2[0:0] == 1'b1) ? select_ln117_1231_reg_1615 : 5'd21);

assign select_ln117_1233_fu_1013_p3 = ((or_ln117_1146_reg_1620[0:0] == 1'b1) ? select_ln117_1232_fu_1001_p3 : 5'd22);

assign select_ln117_1234_fu_1020_p3 = ((or_ln117_1147_fu_1008_p2[0:0] == 1'b1) ? select_ln117_1233_fu_1013_p3 : 5'd23);

assign select_ln117_1235_fu_1033_p3 = ((or_ln117_1148_reg_1626[0:0] == 1'b1) ? select_ln117_1234_fu_1020_p3 : 5'd24);

assign select_ln117_1236_fu_1045_p3 = ((or_ln117_1149_fu_1028_p2[0:0] == 1'b1) ? select_ln117_1235_fu_1033_p3 : 5'd25);

assign select_ln117_1237_fu_1053_p3 = ((or_ln117_1150_fu_1040_p2[0:0] == 1'b1) ? select_ln117_1236_fu_1045_p3 : 5'd26);

assign select_ln117_1238_fu_1094_p3 = ((or_ln117_1151_fu_1085_p2[0:0] == 1'b1) ? select_ln117_1237_reg_1639 : 5'd27);

assign select_ln117_1239_fu_1107_p3 = ((or_ln117_1152_fu_1090_p2[0:0] == 1'b1) ? select_ln117_1238_fu_1094_p3 : 5'd28);

assign select_ln117_1240_fu_1121_p3 = ((or_ln117_1153_fu_1101_p2[0:0] == 1'b1) ? select_ln117_1239_fu_1107_p3 : 5'd29);

assign select_ln117_1241_fu_1129_p3 = ((or_ln117_1154_fu_1115_p2[0:0] == 1'b1) ? select_ln117_1240_fu_1121_p3 : 5'd30);

assign select_ln117_fu_617_p3 = ((and_ln102_1215_reg_1502[0:0] == 1'b1) ? zext_ln117_fu_613_p1 : 2'd2);

assign xor_ln104_600_fu_504_p2 = (icmp_ln86_1251_reg_1311 ^ 1'd1);

assign xor_ln104_601_fu_701_p2 = (icmp_ln86_1252_reg_1316_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_602_fu_518_p2 = (icmp_ln86_1253_reg_1322 ^ 1'd1);

assign xor_ln104_603_fu_569_p2 = (icmp_ln86_1254_reg_1328_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_604_fu_821_p2 = (icmp_ln86_1255_reg_1334_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_605_fu_835_p2 = (icmp_ln86_1256_reg_1340_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_606_fu_533_p2 = (icmp_ln86_1257_reg_1346 ^ 1'd1);

assign xor_ln104_607_fu_579_p2 = (icmp_ln86_1258_reg_1352_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_608_fu_716_p2 = (icmp_ln86_1259_reg_1358_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_609_fu_845_p2 = (icmp_ln86_1260_reg_1364_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_610_fu_850_p2 = (icmp_ln86_1261_reg_1370_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_611_fu_968_p2 = (icmp_ln86_1262_reg_1376_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_612_fu_1061_p2 = (icmp_ln86_1263_reg_1382_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_613_fu_1137_p2 = (icmp_ln86_1264_reg_1388_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_560_p2 = (icmp_ln86_reg_1300_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_607_p2 = (1'd1 ^ and_ln102_1223_fu_589_p2);

assign zext_ln117_133_fu_631_p1 = select_ln117_1214_fu_624_p3;

assign zext_ln117_134_fu_681_p1 = select_ln117_1218_fu_673_p3;

assign zext_ln117_135_fu_896_p1 = select_ln117_1226_fu_889_p3;

assign zext_ln117_fu_613_p1 = xor_ln117_fu_607_p2;

endmodule //conifer_jettag_accelerator_decision_function_44
