

================================================================
== Vitis HLS Report for 'conv3_Pipeline_IN_K_L'
================================================================
* Date:           Thu Nov  2 17:53:43 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      808|      808|  8.080 us|  8.080 us|  808|  808|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- IN_K_L  |      806|      806|         7|          1|          1|   800|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.57>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%loop_index_i21 = alloca i32 1"   --->   Operation 10 'alloca' 'loop_index_i21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bin = alloca i32 1"   --->   Operation 13 'alloca' 'bin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten18 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln118_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln118"   --->   Operation 15 'read' 'sext_ln118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln118_cast = sext i62 %sext_ln118_read"   --->   Operation 16 'sext' 'sext_ln118_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_8, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten18"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %bin"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %k"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %loop_index_i21"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i22"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k_1 = load i3 %k" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 24 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten18_load = load i10 %indvar_flatten18" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 26 'load' 'indvar_flatten18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [7/7] (0.78ns)   --->   "%urem_ln119 = urem i3 %k_1, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 27 'urem' 'urem_ln119' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%icmp_ln118 = icmp_eq  i10 %indvar_flatten18_load, i10 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 28 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln118_1 = add i10 %indvar_flatten18_load, i10 1" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 29 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %for.inc20.i, void %KR.preheader.exitStub" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 30 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%loop_index_i21_load = load i3 %loop_index_i21"   --->   Operation 31 'load' 'loop_index_i21_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%icmp_ln119 = icmp_eq  i6 %indvar_flatten_load, i6 25" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 32 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.20ns)   --->   "%select_ln118 = select i1 %icmp_ln119, i3 0, i3 %k_1" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 33 'select' 'select_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln118)   --->   "%xor_ln118 = xor i1 %icmp_ln119, i1 1" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 34 'xor' 'xor_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.67ns)   --->   "%exitcond3610292 = icmp_eq  i3 %loop_index_i21_load, i3 5"   --->   Operation 35 'icmp' 'exitcond3610292' <Predicate = (!icmp_ln118)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln118 = and i1 %exitcond3610292, i1 %xor_ln118" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 36 'and' 'and_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.67ns)   --->   "%add_ln119 = add i3 %select_ln118, i3 1" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 37 'add' 'add_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln119)   --->   "%or_ln119 = or i1 %and_ln118, i1 %icmp_ln119" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 38 'or' 'or_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln119 = select i1 %or_ln119, i3 0, i3 %loop_index_i21_load" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 39 'select' 'select_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [7/7] (0.78ns)   --->   "%urem_ln119_1 = urem i3 %add_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 40 'urem' 'urem_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.20ns)   --->   "%select_ln119_3 = select i1 %and_ln118, i3 %add_ln119, i3 %select_ln118" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 41 'select' 'select_ln119_3' <Predicate = (!icmp_ln118)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%select_ln119_cast = zext i3 %select_ln119" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 42 'zext' 'select_ln119_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.22ns)   --->   "%mul61 = mul i7 %select_ln119_cast, i7 11" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 43 'mul' 'mul61' <Predicate = (!icmp_ln118)> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul61, i32 5, i32 6" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 44 'partselect' 'tmp' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 45 [7/7] (0.78ns)   --->   "%empty_72 = urem i3 %select_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 45 'urem' 'empty_72' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.67ns)   --->   "%empty = add i3 %select_ln119, i3 1" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 46 'add' 'empty' <Predicate = (!icmp_ln118)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln119_1 = add i6 %indvar_flatten_load, i6 1" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 47 'add' 'add_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%select_ln119_4 = select i1 %icmp_ln119, i6 1, i6 %add_ln119_1" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 48 'select' 'select_ln119_4' <Predicate = (!icmp_ln118)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln118 = store i10 %add_ln118_1, i10 %indvar_flatten18" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 49 'store' 'store_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln119 = store i6 %select_ln119_4, i6 %indvar_flatten" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 50 'store' 'store_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln119 = store i3 %select_ln119_3, i3 %k" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 51 'store' 'store_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln119 = store i3 %empty, i3 %loop_index_i21" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 52 'store' 'store_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i3 %k_1" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 53 'zext' 'zext_ln119' <Predicate = (!icmp_ln119 & !and_ln118)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.22ns)   --->   "%mul_ln119 = mul i7 %zext_ln119, i7 11" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 54 'mul' 'mul_ln119' <Predicate = (!icmp_ln119 & !and_ln118)> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln119, i32 5, i32 6" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 55 'partselect' 'udiv_ln_cast' <Predicate = (!icmp_ln119 & !and_ln118)> <Delay = 0.00>
ST_2 : Operation 56 [6/7] (0.78ns)   --->   "%urem_ln119 = urem i3 %k_1, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 56 'urem' 'urem_ln119' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%bin_load = load i6 %bin" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 57 'load' 'bin_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.78ns)   --->   "%add_ln118 = add i6 %bin_load, i6 1" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 58 'add' 'add_ln118' <Predicate = (!icmp_ln118 & icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%select_ln118_1 = select i1 %icmp_ln119, i6 %add_ln118, i6 %bin_load" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 59 'select' 'select_ln118_1' <Predicate = (!icmp_ln118)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%empty_69 = shl i6 %select_ln118_1, i6 1" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 60 'shl' 'empty_69' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%select_ln118_2 = select i1 %icmp_ln119, i2 0, i2 %udiv_ln_cast" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 61 'select' 'select_ln118_2' <Predicate = (!icmp_ln118 & !and_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i3 %add_ln119" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 62 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.22ns)   --->   "%mul_ln119_1 = mul i7 %zext_ln119_1, i7 11" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 63 'mul' 'mul_ln119_1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%udiv_ln119_mid1_cast = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln119_1, i32 5, i32 6" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 64 'partselect' 'udiv_ln119_mid1_cast' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%select_ln119_1 = select i1 %and_ln118, i2 %udiv_ln119_mid1_cast, i2 %select_ln118_2" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 65 'select' 'select_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%select_ln119_1_cast = zext i2 %select_ln119_1" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 66 'zext' 'select_ln119_1_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.78ns) (out node of the LUT)   --->   "%empty_70 = add i6 %empty_69, i6 %select_ln119_1_cast" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 67 'add' 'empty_70' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_70, i1 0" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 68 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 69 [6/7] (0.78ns)   --->   "%urem_ln119_1 = urem i3 %add_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 69 'urem' 'urem_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i2 %tmp" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 70 'zext' 'tmp_21_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.77ns)   --->   "%empty_71 = add i7 %tmp_s, i7 %tmp_21_cast" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 71 'add' 'empty_71' <Predicate = (!icmp_ln118)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [6/7] (0.78ns)   --->   "%empty_72 = urem i3 %select_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 72 'urem' 'empty_72' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln118 = store i6 %select_ln118_1, i6 %bin" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 73 'store' 'store_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.42>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i22"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.78>
ST_3 : Operation 75 [5/7] (0.78ns)   --->   "%urem_ln119 = urem i3 %k_1, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 75 'urem' 'urem_ln119' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [5/7] (0.78ns)   --->   "%urem_ln119_1 = urem i3 %add_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 76 'urem' 'urem_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [5/7] (0.78ns)   --->   "%empty_72 = urem i3 %select_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 77 'urem' 'empty_72' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.78>
ST_4 : Operation 78 [4/7] (0.78ns)   --->   "%urem_ln119 = urem i3 %k_1, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 78 'urem' 'urem_ln119' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [4/7] (0.78ns)   --->   "%urem_ln119_1 = urem i3 %add_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 79 'urem' 'urem_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [4/7] (0.78ns)   --->   "%empty_72 = urem i3 %select_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 80 'urem' 'empty_72' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.78>
ST_5 : Operation 81 [3/7] (0.78ns)   --->   "%urem_ln119 = urem i3 %k_1, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 81 'urem' 'urem_ln119' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [3/7] (0.78ns)   --->   "%urem_ln119_1 = urem i3 %add_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 82 'urem' 'urem_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [3/7] (0.78ns)   --->   "%empty_72 = urem i3 %select_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 83 'urem' 'empty_72' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln118_cast" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 84 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/7] (0.78ns)   --->   "%urem_ln119 = urem i3 %k_1, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 85 'urem' 'urem_ln119' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [2/7] (0.78ns)   --->   "%urem_ln119_1 = urem i3 %add_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 86 'urem' 'urem_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [2/7] (0.78ns)   --->   "%empty_72 = urem i3 %select_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 87 'urem' 'empty_72' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (7.30ns)   --->   "%w3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w3_addr" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 88 'read' 'w3_addr_read' <Predicate = (!icmp_ln118)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 89 [1/7] (0.78ns)   --->   "%urem_ln119 = urem i3 %k_1, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 89 'urem' 'urem_ln119' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i2 %urem_ln119" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 90 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln119 & !and_ln118)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_K_L_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln119_2)   --->   "%select_ln118_3 = select i1 %icmp_ln119, i2 0, i2 %trunc_ln119" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 94 'select' 'select_ln118_3' <Predicate = (!icmp_ln118 & !and_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 95 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @K_L_str"   --->   Operation 96 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 97 [1/7] (0.78ns)   --->   "%urem_ln119_1 = urem i3 %add_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 97 'urem' 'urem_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln119_2)   --->   "%trunc_ln119_1 = trunc i2 %urem_ln119_1" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 98 'trunc' 'trunc_ln119_1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln119_2 = select i1 %and_ln118, i2 %trunc_ln119_1, i2 %select_ln118_3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 99 'select' 'select_ln119_2' <Predicate = (!icmp_ln118)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 100 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%p_cast2 = zext i7 %empty_71" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 101 'zext' 'p_cast2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i64 0, i64 %p_cast2" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 102 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i64 0, i64 %p_cast2" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 103 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i64 0, i64 %p_cast2" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 104 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i64 0, i64 %p_cast2" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 105 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i64 0, i64 %p_cast2" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 106 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i64 0, i64 %p_cast2" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 107 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 108 [1/7] (0.78ns)   --->   "%empty_72 = urem i3 %select_ln119, i3 3" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 108 'urem' 'empty_72' <Predicate = (!icmp_ln118)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%empty_73 = trunc i2 %empty_72" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 109 'trunc' 'empty_73' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%empty_74 = bitcast i32 %w3_addr_read" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 110 'bitcast' 'empty_74' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.73ns)   --->   "%switch_ln119 = switch i2 %select_ln119_2, void %.case.2, i2 0, void %.case.0, i2 1, void %.case.1" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 111 'switch' 'switch_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.73>
ST_7 : Operation 112 [1/1] (0.73ns)   --->   "%switch_ln119 = switch i2 %empty_73, void %.exit9, i2 0, void %.case.010, i2 1, void %.case.111" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 112 'switch' 'switch_ln119' <Predicate = (!icmp_ln118 & select_ln119_2 == 1)> <Delay = 0.73>
ST_7 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 113 'store' 'store_ln118' <Predicate = (!icmp_ln118 & select_ln119_2 == 1 & empty_73 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 == 1 & empty_73 == 1)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 115 'store' 'store_ln118' <Predicate = (!icmp_ln118 & select_ln119_2 == 1 & empty_73 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 116 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 == 1 & empty_73 == 0)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 == 1)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.73ns)   --->   "%switch_ln119 = switch i2 %empty_73, void %.exit4, i2 0, void %.case.05, i2 1, void %.case.16" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 118 'switch' 'switch_ln119' <Predicate = (!icmp_ln118 & select_ln119_2 == 0)> <Delay = 0.73>
ST_7 : Operation 119 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 119 'store' 'store_ln118' <Predicate = (!icmp_ln118 & select_ln119_2 == 0 & empty_73 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit4"   --->   Operation 120 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 == 0 & empty_73 == 1)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 121 'store' 'store_ln118' <Predicate = (!icmp_ln118 & select_ln119_2 == 0 & empty_73 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit4"   --->   Operation 122 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 == 0 & empty_73 == 0)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 == 0)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.73ns)   --->   "%switch_ln119 = switch i2 %empty_73, void %.exit14, i2 0, void %.case.015, i2 1, void %.case.116" [src/conv3.cpp:119->src/conv3.cpp:41]   --->   Operation 124 'switch' 'switch_ln119' <Predicate = (!icmp_ln118 & select_ln119_2 != 0 & select_ln119_2 != 1)> <Delay = 0.73>
ST_7 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 125 'store' 'store_ln118' <Predicate = (!icmp_ln118 & select_ln119_2 != 0 & select_ln119_2 != 1 & empty_73 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit14"   --->   Operation 126 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 != 0 & select_ln119_2 != 1 & empty_73 == 1)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 %empty_74, i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 127 'store' 'store_ln118' <Predicate = (!icmp_ln118 & select_ln119_2 != 0 & select_ln119_2 != 1 & empty_73 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit14"   --->   Operation 128 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 != 0 & select_ln119_2 != 1 & empty_73 == 0)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!icmp_ln118 & select_ln119_2 != 0 & select_ln119_2 != 1)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 130 'ret' 'ret_ln0' <Predicate = (icmp_ln118)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln118]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index_i21                                                     (alloca           ) [ 01000000]
k                                                                  (alloca           ) [ 01000000]
indvar_flatten                                                     (alloca           ) [ 01000000]
bin                                                                (alloca           ) [ 01100000]
indvar_flatten18                                                   (alloca           ) [ 01000000]
sext_ln118_read                                                    (read             ) [ 00000000]
sext_ln118_cast                                                    (sext             ) [ 01111110]
specinterface_ln0                                                  (specinterface    ) [ 00000000]
store_ln0                                                          (store            ) [ 00000000]
store_ln0                                                          (store            ) [ 00000000]
store_ln0                                                          (store            ) [ 00000000]
store_ln0                                                          (store            ) [ 00000000]
store_ln0                                                          (store            ) [ 00000000]
br_ln0                                                             (br               ) [ 00000000]
k_1                                                                (load             ) [ 01111111]
indvar_flatten_load                                                (load             ) [ 00000000]
indvar_flatten18_load                                              (load             ) [ 00000000]
icmp_ln118                                                         (icmp             ) [ 01111111]
add_ln118_1                                                        (add              ) [ 00000000]
br_ln118                                                           (br               ) [ 00000000]
loop_index_i21_load                                                (load             ) [ 00000000]
icmp_ln119                                                         (icmp             ) [ 01111111]
select_ln118                                                       (select           ) [ 00000000]
xor_ln118                                                          (xor              ) [ 00000000]
exitcond3610292                                                    (icmp             ) [ 00000000]
and_ln118                                                          (and              ) [ 01111111]
add_ln119                                                          (add              ) [ 01111111]
or_ln119                                                           (or               ) [ 00000000]
select_ln119                                                       (select           ) [ 01111111]
select_ln119_3                                                     (select           ) [ 00000000]
select_ln119_cast                                                  (zext             ) [ 00000000]
mul61                                                              (mul              ) [ 00000000]
tmp                                                                (partselect       ) [ 01100000]
empty                                                              (add              ) [ 00000000]
add_ln119_1                                                        (add              ) [ 00000000]
select_ln119_4                                                     (select           ) [ 00000000]
store_ln118                                                        (store            ) [ 00000000]
store_ln119                                                        (store            ) [ 00000000]
store_ln119                                                        (store            ) [ 00000000]
store_ln119                                                        (store            ) [ 00000000]
zext_ln119                                                         (zext             ) [ 00000000]
mul_ln119                                                          (mul              ) [ 00000000]
udiv_ln_cast                                                       (partselect       ) [ 00000000]
bin_load                                                           (load             ) [ 00000000]
add_ln118                                                          (add              ) [ 00000000]
select_ln118_1                                                     (select           ) [ 00000000]
empty_69                                                           (shl              ) [ 00000000]
select_ln118_2                                                     (select           ) [ 00000000]
zext_ln119_1                                                       (zext             ) [ 00000000]
mul_ln119_1                                                        (mul              ) [ 00000000]
udiv_ln119_mid1_cast                                               (partselect       ) [ 00000000]
select_ln119_1                                                     (select           ) [ 00000000]
select_ln119_1_cast                                                (zext             ) [ 00000000]
empty_70                                                           (add              ) [ 00000000]
tmp_s                                                              (bitconcatenate   ) [ 00000000]
tmp_21_cast                                                        (zext             ) [ 00000000]
empty_71                                                           (add              ) [ 01011111]
store_ln118                                                        (store            ) [ 00000000]
br_ln0                                                             (br               ) [ 00000000]
w3_addr                                                            (getelementptr    ) [ 00000000]
w3_addr_read                                                       (read             ) [ 01000001]
urem_ln119                                                         (urem             ) [ 00000000]
trunc_ln119                                                        (trunc            ) [ 00000000]
specpipeline_ln0                                                   (specpipeline     ) [ 00000000]
specloopname_ln0                                                   (specloopname     ) [ 00000000]
speclooptripcount_ln0                                              (speclooptripcount) [ 00000000]
select_ln118_3                                                     (select           ) [ 00000000]
specpipeline_ln0                                                   (specpipeline     ) [ 00000000]
specloopname_ln0                                                   (specloopname     ) [ 00000000]
urem_ln119_1                                                       (urem             ) [ 00000000]
trunc_ln119_1                                                      (trunc            ) [ 00000000]
select_ln119_2                                                     (select           ) [ 01000001]
specpipeline_ln0                                                   (specpipeline     ) [ 00000000]
p_cast2                                                            (zext             ) [ 00000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr (getelementptr    ) [ 00000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr (getelementptr    ) [ 00000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr (getelementptr    ) [ 00000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr (getelementptr    ) [ 00000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr (getelementptr    ) [ 00000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr (getelementptr    ) [ 00000000]
empty_72                                                           (urem             ) [ 00000000]
empty_73                                                           (trunc            ) [ 01000001]
empty_74                                                           (bitcast          ) [ 00000000]
switch_ln119                                                       (switch           ) [ 00000000]
switch_ln119                                                       (switch           ) [ 00000000]
store_ln118                                                        (store            ) [ 00000000]
br_ln0                                                             (br               ) [ 00000000]
store_ln118                                                        (store            ) [ 00000000]
br_ln0                                                             (br               ) [ 00000000]
br_ln0                                                             (br               ) [ 00000000]
switch_ln119                                                       (switch           ) [ 00000000]
store_ln118                                                        (store            ) [ 00000000]
br_ln0                                                             (br               ) [ 00000000]
store_ln118                                                        (store            ) [ 00000000]
br_ln0                                                             (br               ) [ 00000000]
br_ln0                                                             (br               ) [ 00000000]
switch_ln119                                                       (switch           ) [ 00000000]
store_ln118                                                        (store            ) [ 00000000]
br_ln0                                                             (br               ) [ 00000000]
store_ln118                                                        (store            ) [ 00000000]
br_ln0                                                             (br               ) [ 00000000]
br_ln0                                                             (br               ) [ 00000000]
ret_ln0                                                            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln118">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln118"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_K_L_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_L_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="loop_index_i21_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_i21/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="k_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="bin_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bin/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten18_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten18/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sext_ln118_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="62" slack="0"/>
<pin id="118" dir="0" index="1" bw="62" slack="0"/>
<pin id="119" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln118_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="w3_addr_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w3_addr_read/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr/7 "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="7" slack="0"/>
<pin id="145" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="7" slack="0"/>
<pin id="152" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="7" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr/7 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln118_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln118_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln118_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln118_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln118_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln118_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln118_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="62" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118_cast/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln0_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="10" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln0_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="6" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln0_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="6" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln0_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln0_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="3" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="k_1_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="indvar_flatten_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="indvar_flatten18_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten18_load/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln119/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln118_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="0" index="1" bw="9" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln118_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="loop_index_i21_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_i21_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln119_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="0" index="1" bw="6" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln118_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="xor_ln118_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="exitcond3610292_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3610292/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="and_ln118_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln119_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="or_ln119_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln119/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln119_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="3" slack="0"/>
<pin id="312" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="0"/>
<pin id="319" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln119_1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln119_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="0"/>
<pin id="325" dir="0" index="2" bw="3" slack="0"/>
<pin id="326" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_3/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln119_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln119_cast/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="mul61_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul61/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="0" index="1" bw="7" slack="0"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="0" index="3" bw="4" slack="0"/>
<pin id="345" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="empty_72/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="empty_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln119_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_1/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln119_4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_4/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln118_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="10" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln119_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="0" index="1" bw="6" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln119_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln119_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln119_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="1"/>
<pin id="398" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="mul_ln119_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="0" index="1" bw="5" slack="0"/>
<pin id="402" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln119/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="udiv_ln_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="0" index="1" bw="7" slack="0"/>
<pin id="408" dir="0" index="2" bw="4" slack="0"/>
<pin id="409" dir="0" index="3" bw="4" slack="0"/>
<pin id="410" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln_cast/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="bin_load_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="1"/>
<pin id="417" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bin_load/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln118_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln118_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="6" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="empty_69_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_69/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln118_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="2" slack="0"/>
<pin id="441" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_2/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln119_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="1"/>
<pin id="446" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="mul_ln119_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="0"/>
<pin id="449" dir="0" index="1" bw="5" slack="0"/>
<pin id="450" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln119_1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="udiv_ln119_mid1_cast_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="0"/>
<pin id="455" dir="0" index="1" bw="7" slack="0"/>
<pin id="456" dir="0" index="2" bw="4" slack="0"/>
<pin id="457" dir="0" index="3" bw="4" slack="0"/>
<pin id="458" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln119_mid1_cast/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln119_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="2" slack="0"/>
<pin id="466" dir="0" index="2" bw="2" slack="0"/>
<pin id="467" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_1/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln119_1_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="0"/>
<pin id="472" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln119_1_cast/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="empty_70_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="0" index="1" bw="2" slack="0"/>
<pin id="477" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_70/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_s_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="0"/>
<pin id="482" dir="0" index="1" bw="6" slack="0"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_21_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="1"/>
<pin id="490" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="empty_71_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="0" index="1" bw="2" slack="0"/>
<pin id="494" dir="1" index="2" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_71/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln118_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="6" slack="0"/>
<pin id="499" dir="0" index="1" bw="6" slack="1"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="w3_addr_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="62" slack="5"/>
<pin id="505" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w3_addr/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln119_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln118_3_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="6"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="2" slack="0"/>
<pin id="516" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_3/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="trunc_ln119_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="0"/>
<pin id="521" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119_1/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="select_ln119_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="6"/>
<pin id="525" dir="0" index="1" bw="2" slack="0"/>
<pin id="526" dir="0" index="2" bw="2" slack="0"/>
<pin id="527" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_2/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_cast2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="5"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="empty_73_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="2" slack="0"/>
<pin id="541" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_73/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="empty_74_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_74/7 "/>
</bind>
</comp>

<comp id="552" class="1005" name="loop_index_i21_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="0"/>
<pin id="554" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_i21 "/>
</bind>
</comp>

<comp id="559" class="1005" name="k_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="3" slack="0"/>
<pin id="561" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="566" class="1005" name="indvar_flatten_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="573" class="1005" name="bin_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="6" slack="0"/>
<pin id="575" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="bin "/>
</bind>
</comp>

<comp id="580" class="1005" name="indvar_flatten18_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="10" slack="0"/>
<pin id="582" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten18 "/>
</bind>
</comp>

<comp id="587" class="1005" name="sext_ln118_cast_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="5"/>
<pin id="589" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln118_cast "/>
</bind>
</comp>

<comp id="592" class="1005" name="k_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="1"/>
<pin id="594" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="icmp_ln118_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

<comp id="602" class="1005" name="icmp_ln119_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln119 "/>
</bind>
</comp>

<comp id="609" class="1005" name="and_ln118_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln118 "/>
</bind>
</comp>

<comp id="615" class="1005" name="add_ln119_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="1"/>
<pin id="617" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln119 "/>
</bind>
</comp>

<comp id="621" class="1005" name="select_ln119_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="1"/>
<pin id="623" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln119 "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="1"/>
<pin id="628" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="631" class="1005" name="empty_71_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="7" slack="5"/>
<pin id="633" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="empty_71 "/>
</bind>
</comp>

<comp id="636" class="1005" name="w3_addr_read_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w3_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="76" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="92" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="92" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="92" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="92" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="92" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="92" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="148" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="141" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="134" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="127" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="162" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="155" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="116" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="247"><net_src comp="234" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="240" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="240" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="268"><net_src comp="237" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="52" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="234" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="264" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="54" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="261" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="56" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="278" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="270" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="58" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="290" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="264" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="261" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="296" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="290" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="296" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="270" pin="3"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="308" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="60" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="62" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="64" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="66" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="354"><net_src comp="308" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="308" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="58" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="237" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="68" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="264" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="68" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="362" pin="2"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="255" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="368" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="322" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="356" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="403"><net_src comp="396" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="60" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="62" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="399" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="64" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="66" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="422"><net_src comp="415" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="68" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="415" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="424" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="68" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="70" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="443"><net_src comp="405" pin="4"/><net_sink comp="437" pin=2"/></net>

<net id="451"><net_src comp="444" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="60" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="62" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="64" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="66" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="468"><net_src comp="453" pin="4"/><net_sink comp="463" pin=1"/></net>

<net id="469"><net_src comp="437" pin="3"/><net_sink comp="463" pin=2"/></net>

<net id="473"><net_src comp="463" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="431" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="470" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="72" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="74" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="495"><net_src comp="480" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="424" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="0" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="502" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="511"><net_src comp="243" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="70" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="522"><net_src comp="316" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="519" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="529"><net_src comp="512" pin="3"/><net_sink comp="523" pin=2"/></net>

<net id="533"><net_src comp="530" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="536"><net_src comp="530" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="537"><net_src comp="530" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="542"><net_src comp="350" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="543" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="549"><net_src comp="543" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="550"><net_src comp="543" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="555"><net_src comp="96" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="562"><net_src comp="100" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="569"><net_src comp="104" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="572"><net_src comp="566" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="576"><net_src comp="108" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="579"><net_src comp="573" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="583"><net_src comp="112" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="586"><net_src comp="580" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="590"><net_src comp="205" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="595"><net_src comp="234" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="601"><net_src comp="249" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="264" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="612"><net_src comp="290" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="618"><net_src comp="296" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="624"><net_src comp="308" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="629"><net_src comp="340" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="634"><net_src comp="491" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="639"><net_src comp="122" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="543" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0 | {7 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0 | {7 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0 | {7 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0 | {7 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0 | {7 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0 | {7 }
 - Input state : 
	Port: conv3_Pipeline_IN_K_L : w3 | {6 }
	Port: conv3_Pipeline_IN_K_L : sext_ln118 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		k_1 : 1
		indvar_flatten_load : 1
		indvar_flatten18_load : 1
		urem_ln119 : 2
		icmp_ln118 : 2
		add_ln118_1 : 2
		br_ln118 : 3
		loop_index_i21_load : 1
		icmp_ln119 : 2
		select_ln118 : 3
		xor_ln118 : 3
		exitcond3610292 : 2
		and_ln118 : 3
		add_ln119 : 4
		or_ln119 : 3
		select_ln119 : 3
		urem_ln119_1 : 5
		select_ln119_3 : 3
		select_ln119_cast : 4
		mul61 : 5
		tmp : 6
		empty_72 : 4
		empty : 4
		add_ln119_1 : 2
		select_ln119_4 : 3
		store_ln118 : 3
		store_ln119 : 4
		store_ln119 : 4
		store_ln119 : 5
	State 2
		mul_ln119 : 1
		udiv_ln_cast : 2
		add_ln118 : 1
		select_ln118_1 : 2
		empty_69 : 3
		select_ln118_2 : 3
		mul_ln119_1 : 1
		udiv_ln119_mid1_cast : 2
		select_ln119_1 : 4
		select_ln119_1_cast : 5
		empty_70 : 6
		tmp_s : 7
		empty_71 : 8
		store_ln118 : 3
	State 3
	State 4
	State 5
	State 6
		w3_addr_read : 1
	State 7
		trunc_ln119 : 1
		select_ln118_3 : 2
		trunc_ln119_1 : 1
		select_ln119_2 : 3
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr : 1
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr : 1
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr : 1
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr : 1
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr : 1
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr : 1
		empty_73 : 1
		switch_ln119 : 4
		switch_ln119 : 2
		store_ln118 : 2
		store_ln118 : 2
		switch_ln119 : 2
		store_ln118 : 2
		store_ln118 : 2
		switch_ln119 : 2
		store_ln118 : 2
		store_ln118 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_243         |    0    |    50   |    22   |
|   urem   |          grp_fu_316         |    0    |    50   |    22   |
|          |          grp_fu_350         |    0    |    50   |    22   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln118_1_fu_255     |    0    |    0    |    17   |
|          |       add_ln119_fu_296      |    0    |    0    |    10   |
|          |         empty_fu_356        |    0    |    0    |    10   |
|    add   |      add_ln119_1_fu_362     |    0    |    0    |    13   |
|          |       add_ln118_fu_418      |    0    |    0    |    13   |
|          |       empty_70_fu_474       |    0    |    0    |    13   |
|          |       empty_71_fu_491       |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |         mul61_fu_334        |    0    |    0    |    17   |
|    mul   |       mul_ln119_fu_399      |    0    |    0    |    17   |
|          |      mul_ln119_1_fu_447     |    0    |    0    |    17   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln118_fu_249      |    0    |    0    |    17   |
|   icmp   |      icmp_ln119_fu_264      |    0    |    0    |    13   |
|          |    exitcond3610292_fu_284   |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |     select_ln118_fu_270     |    0    |    0    |    3    |
|          |     select_ln119_fu_308     |    0    |    0    |    3    |
|          |    select_ln119_3_fu_322    |    0    |    0    |    3    |
|          |    select_ln119_4_fu_368    |    0    |    0    |    6    |
|  select  |    select_ln118_1_fu_424    |    0    |    0    |    6    |
|          |    select_ln118_2_fu_437    |    0    |    0    |    2    |
|          |    select_ln119_1_fu_463    |    0    |    0    |    2    |
|          |    select_ln118_3_fu_512    |    0    |    0    |    2    |
|          |    select_ln119_2_fu_523    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       xor_ln118_fu_278      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln118_fu_290      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    or    |       or_ln119_fu_302       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   | sext_ln118_read_read_fu_116 |    0    |    0    |    0    |
|          |   w3_addr_read_read_fu_122  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |    sext_ln118_cast_fu_205   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   select_ln119_cast_fu_330  |    0    |    0    |    0    |
|          |      zext_ln119_fu_396      |    0    |    0    |    0    |
|   zext   |     zext_ln119_1_fu_444     |    0    |    0    |    0    |
|          |  select_ln119_1_cast_fu_470 |    0    |    0    |    0    |
|          |      tmp_21_cast_fu_488     |    0    |    0    |    0    |
|          |        p_cast2_fu_530       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_340         |    0    |    0    |    0    |
|partselect|     udiv_ln_cast_fu_405     |    0    |    0    |    0    |
|          | udiv_ln119_mid1_cast_fu_453 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |       empty_69_fu_431       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_s_fu_480        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln119_fu_508     |    0    |    0    |    0    |
|   trunc  |     trunc_ln119_1_fu_519    |    0    |    0    |    0    |
|          |       empty_73_fu_539       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   150   |   282   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln119_reg_615   |    3   |
|    and_ln118_reg_609   |    1   |
|       bin_reg_573      |    6   |
|    empty_71_reg_631    |    7   |
|   icmp_ln118_reg_598   |    1   |
|   icmp_ln119_reg_602   |    1   |
|indvar_flatten18_reg_580|   10   |
| indvar_flatten_reg_566 |    6   |
|       k_1_reg_592      |    3   |
|        k_reg_559       |    3   |
| loop_index_i21_reg_552 |    3   |
|  select_ln119_reg_621  |    3   |
| sext_ln118_cast_reg_587|   64   |
|       tmp_reg_626      |    2   |
|  w3_addr_read_reg_636  |   32   |
+------------------------+--------+
|          Total         |   145  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_243 |  p0  |   2  |   3  |    6   ||    9    |
| grp_fu_316 |  p0  |   2  |   3  |    6   ||    9    |
| grp_fu_350 |  p0  |   2  |   3  |    6   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   18   ||  1.281  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   150  |   282  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   145  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   295  |   309  |
+-----------+--------+--------+--------+--------+
