<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.11.30.18:24:29"
 outputDirectory="C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UARTtest/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="avalon_data_receive_source" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="from_uart_ready" direction="input" role="ready" width="1" />
   <port name="from_uart_data" direction="output" role="data" width="8" />
   <port name="from_uart_error" direction="output" role="error" width="1" />
   <port name="from_uart_valid" direction="output" role="valid" width="1" />
  </interface>
  <interface name="avalon_data_transmit_sink" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="to_uart_data" direction="input" role="data" width="8" />
   <port name="to_uart_error" direction="input" role="error" width="1" />
   <port name="to_uart_valid" direction="input" role="valid" width="1" />
   <port name="to_uart_ready" direction="output" role="ready" width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="UART_RXD" direction="input" role="RXD" width="1" />
   <port name="UART_TXD" direction="output" role="TXD" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset" direction="input" role="reset" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="UARTtest:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1543620268,AUTO_UNIQUE_ID=(altera_up_avalon_rs232:16.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone IV E,avalon_bus_type=Streaming,baud=115200,clk_rate=50000000,data_bits=8,parity=None,stop_bits=1)"
   instancePathKey="UARTtest"
   kind="UARTtest"
   version="1.0"
   name="UARTtest">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1543620268" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UARTtest/synthesis/UARTtest.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UARTtest/synthesis/submodules/altera_up_rs232_counters.v"
       type="VERILOG" />
   <file
       path="C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UARTtest/synthesis/submodules/altera_up_rs232_in_deserializer.v"
       type="VERILOG" />
   <file
       path="C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UARTtest/synthesis/submodules/altera_up_rs232_out_serializer.v"
       type="VERILOG" />
   <file
       path="C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UARTtest/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UARTtest/synthesis/submodules/UARTtest_rs232_0.v"
       type="VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UARTtest.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/altera_up_avalon_rs232_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_counters.v" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_in_deserializer.v" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_out_serializer.v" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_sync_fifo.v" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="UARTtest">queue size: 0 starting:UARTtest "UARTtest"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="UARTtest"><![CDATA["<b>UARTtest</b>" reuses <b>altera_up_avalon_rs232</b> "<b>submodules/UARTtest_rs232_0</b>"]]></message>
   <message level="Debug" culprit="UARTtest">queue size: 0 starting:altera_up_avalon_rs232 "submodules/UARTtest_rs232_0"</message>
   <message level="Info" culprit="rs232_0">Starting Generation of RS232 UART</message>
   <message level="Info" culprit="rs232_0"><![CDATA["<b>UARTtest</b>" instantiated <b>altera_up_avalon_rs232</b> "<b>rs232_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_rs232:16.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone IV E,avalon_bus_type=Streaming,baud=115200,clk_rate=50000000,data_bits=8,parity=None,stop_bits=1"
   instancePathKey="UARTtest:.:rs232_0"
   kind="altera_up_avalon_rs232"
   version="16.1"
   name="UARTtest_rs232_0">
  <parameter name="baud" value="115200" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="stop_bits" value="1" />
  <parameter name="avalon_bus_type" value="Streaming" />
  <parameter name="data_bits" value="8" />
  <parameter name="clk_rate" value="50000000" />
  <parameter name="parity" value="None" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UARTtest/synthesis/submodules/altera_up_rs232_counters.v"
       type="VERILOG" />
   <file
       path="C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UARTtest/synthesis/submodules/altera_up_rs232_in_deserializer.v"
       type="VERILOG" />
   <file
       path="C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UARTtest/synthesis/submodules/altera_up_rs232_out_serializer.v"
       type="VERILOG" />
   <file
       path="C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UARTtest/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UARTtest/synthesis/submodules/UARTtest_rs232_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/altera_up_avalon_rs232_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_counters.v" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_in_deserializer.v" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_out_serializer.v" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_sync_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="UARTtest" as="rs232_0" />
  <messages>
   <message level="Debug" culprit="UARTtest">queue size: 0 starting:altera_up_avalon_rs232 "submodules/UARTtest_rs232_0"</message>
   <message level="Info" culprit="rs232_0">Starting Generation of RS232 UART</message>
   <message level="Info" culprit="rs232_0"><![CDATA["<b>UARTtest</b>" instantiated <b>altera_up_avalon_rs232</b> "<b>rs232_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
