Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr 27 16:21:28 2020
| Host         : cheese running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_control_sets -verbose -file Top_Level_Partie2_control_sets_placed.rpt
| Design       : Top_Level_Partie2
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            2 |
|      8 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              63 |           21 |
| No           | Yes                   | No                     |              41 |           15 |
| Yes          | No                    | No                     |              20 |            9 |
| Yes          | No                    | Yes                    |              33 |           16 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+---------------------------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal               |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------+---------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | CE_gen_44100_i/out_val03_out              | PWM_i/out_val02_out                         |                1 |              1 |
|  clk_IBUF_BUFG |                                           |                                             |                2 |              3 |
|  clk_IBUF_BUFG | counter[27]_i_1_n_0                       |                                             |                2 |              4 |
|  clk_IBUF_BUFG | full_UART_recv_i/receiver/nbbits          | full_UART_recv_i/receiver/nbbits[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | full_UART_recv_i/receiver/dat[7]_i_1_n_0  |                                             |                5 |              8 |
|  clk_IBUF_BUFG | full_UART_recv_i/receiver/shift0          |                                             |                2 |              8 |
|  clk_IBUF_BUFG | CE_gen_44100_i/clk_out                    | full_UART_recv_i/merger/AR[0]               |                4 |             16 |
|  clk_IBUF_BUFG | full_UART_recv_i/receiver/DATAE_FROM_UART | full_UART_recv_i/merger/AR[0]               |               12 |             17 |
|  clk_IBUF_BUFG |                                           | counter[27]_i_1_n_0                         |                7 |             27 |
|  clk_IBUF_BUFG |                                           | full_UART_recv_i/merger/AR[0]               |               29 |             77 |
+----------------+-------------------------------------------+---------------------------------------------+------------------+----------------+


