<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREDDS_C0_COREDDS_C0_0_COREDDS</name><vendor/><library/><version/><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>plot.mon</name><logicalName>COREDDS_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="1"><name>dds.mon</name><logicalName>COREDDS_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="2"><name>TrigCorr.mon</name><logicalName>COREDDS_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="3"><name>lut.mon</name><logicalName>COREDDS_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="4"><name>rtl/vlog/core/COREDDS_C0_COREDDS_C0_0_dds_g5_lsram.v</name><logicalName>COREDDS_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="5"><name>COREDDS_C0_COREDDS_C0_0_dds_qrtr_sin.v</name><logicalName>COREDDS_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="6"><name>COREDDS_C0_COREDDS_C0_0_dds_qrtr_cos.v</name><logicalName>COREDDS_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="7"><name>rtl/vlog/core/lut.v</name><logicalName>COREDDS_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file><file fileid="8"><name>rtl/vlog/core/DDS_TOP.v</name><logicalName>COREDDS_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="9"><name>rtl/vlog/test/user/dds_bhvTestVectIn.v</name><userFileType>Verilog</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="10"><name>rtl/vlog/test/user/dds_bhvTestVectOut.v</name><userFileType>Verilog</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="11"><name>rtl/vlog/test/user/dds_bhvKit.v</name><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file><file fileid="12"><name>coreparameters.v</name><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/><requireUniquify/></vendorExtensions></file><file fileid="13"><name>rtl/vlog/test/user/tb_dds.v</name><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>Simulation</name></view></views></hwModel></Component>