#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x557d1fe224a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x557d1fedf0c0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x557d1ff43260_0 .net "bflag", 0 0, v0x557d1ff42060_0;  1 drivers
v0x557d1ff43320_0 .net "hi", 31 0, v0x557d1ff42200_0;  1 drivers
v0x557d1ff433c0_0 .var "imm", 15 0;
v0x557d1ff43460_0 .var "imm_instr", 31 0;
v0x557d1ff43540_0 .var "instword", 31 0;
v0x557d1ff43600_0 .net "lo", 31 0, v0x557d1ff423c0_0;  1 drivers
v0x557d1ff436d0_0 .var "opA", 31 0;
v0x557d1ff43770_0 .var "opB", 31 0;
v0x557d1ff43830_0 .var "opcode", 5 0;
v0x557d1ff43910_0 .net "result", 31 0, v0x557d1ff42900_0;  1 drivers
v0x557d1ff43a00_0 .var "rs", 4 0;
v0x557d1ff43ac0_0 .var "rt", 4 0;
S_0x557d1ff05400 .scope module, "dut" "alu" 3 82, 4 1 0, S_0x557d1fedf0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x557d1ff22360_0 .net *"_ivl_10", 15 0, L_0x557d1ff539f0;  1 drivers
L_0x7f696b31d018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff24630_0 .net/2u *"_ivl_14", 15 0, L_0x7f696b31d018;  1 drivers
v0x557d1ff26d10_0 .net *"_ivl_17", 15 0, L_0x557d1ff63ca0;  1 drivers
v0x557d1ff281e0_0 .net *"_ivl_5", 0 0, L_0x557d1ff53600;  1 drivers
v0x557d1ff2a4b0_0 .net *"_ivl_6", 15 0, L_0x557d1ff53730;  1 drivers
v0x557d1ff2cb90_0 .net *"_ivl_9", 15 0, L_0x557d1ff53950;  1 drivers
v0x557d1ff41f80_0 .net "addr_rt", 4 0, L_0x557d1ff63fd0;  1 drivers
v0x557d1ff42060_0 .var "b_flag", 0 0;
v0x557d1ff42120_0 .net "funct", 5 0, L_0x557d1ff53560;  1 drivers
v0x557d1ff42200_0 .var "hi", 31 0;
v0x557d1ff422e0_0 .net "instructionword", 31 0, v0x557d1ff43540_0;  1 drivers
v0x557d1ff423c0_0 .var "lo", 31 0;
v0x557d1ff424a0_0 .var "memaddroffset", 31 0;
v0x557d1ff42580_0 .var "multresult", 63 0;
v0x557d1ff42660_0 .net "op1", 31 0, v0x557d1ff436d0_0;  1 drivers
v0x557d1ff42740_0 .net "op2", 31 0, v0x557d1ff43770_0;  1 drivers
v0x557d1ff42820_0 .net "opcode", 5 0, L_0x557d1ff53470;  1 drivers
v0x557d1ff42900_0 .var "result", 31 0;
v0x557d1ff429e0_0 .net "shamt", 4 0, L_0x557d1ff63ed0;  1 drivers
v0x557d1ff42ac0_0 .net/s "sign_op1", 31 0, v0x557d1ff436d0_0;  alias, 1 drivers
v0x557d1ff42b80_0 .net/s "sign_op2", 31 0, v0x557d1ff43770_0;  alias, 1 drivers
v0x557d1ff42c20_0 .net "simmediatedata", 31 0, L_0x557d1ff53b00;  1 drivers
v0x557d1ff42ce0_0 .net "simmediatedatas", 31 0, L_0x557d1ff53b00;  alias, 1 drivers
v0x557d1ff42da0_0 .net "uimmediatedata", 31 0, L_0x557d1ff63d90;  1 drivers
v0x557d1ff42e60_0 .net "unsign_op1", 31 0, v0x557d1ff436d0_0;  alias, 1 drivers
v0x557d1ff42f20_0 .net "unsign_op2", 31 0, v0x557d1ff43770_0;  alias, 1 drivers
v0x557d1ff43030_0 .var "unsigned_result", 31 0;
E_0x557d1fe7bfa0/0 .event anyedge, v0x557d1ff42820_0, v0x557d1ff42120_0, v0x557d1ff42740_0, v0x557d1ff429e0_0;
E_0x557d1fe7bfa0/1 .event anyedge, v0x557d1ff42660_0, v0x557d1ff42580_0, v0x557d1ff41f80_0, v0x557d1ff42c20_0;
E_0x557d1fe7bfa0/2 .event anyedge, v0x557d1ff42da0_0, v0x557d1ff43030_0;
E_0x557d1fe7bfa0 .event/or E_0x557d1fe7bfa0/0, E_0x557d1fe7bfa0/1, E_0x557d1fe7bfa0/2;
L_0x557d1ff53470 .part v0x557d1ff43540_0, 26, 6;
L_0x557d1ff53560 .part v0x557d1ff43540_0, 0, 6;
L_0x557d1ff53600 .part v0x557d1ff43540_0, 15, 1;
LS_0x557d1ff53730_0_0 .concat [ 1 1 1 1], L_0x557d1ff53600, L_0x557d1ff53600, L_0x557d1ff53600, L_0x557d1ff53600;
LS_0x557d1ff53730_0_4 .concat [ 1 1 1 1], L_0x557d1ff53600, L_0x557d1ff53600, L_0x557d1ff53600, L_0x557d1ff53600;
LS_0x557d1ff53730_0_8 .concat [ 1 1 1 1], L_0x557d1ff53600, L_0x557d1ff53600, L_0x557d1ff53600, L_0x557d1ff53600;
LS_0x557d1ff53730_0_12 .concat [ 1 1 1 1], L_0x557d1ff53600, L_0x557d1ff53600, L_0x557d1ff53600, L_0x557d1ff53600;
L_0x557d1ff53730 .concat [ 4 4 4 4], LS_0x557d1ff53730_0_0, LS_0x557d1ff53730_0_4, LS_0x557d1ff53730_0_8, LS_0x557d1ff53730_0_12;
L_0x557d1ff53950 .part v0x557d1ff43540_0, 0, 16;
L_0x557d1ff539f0 .concat [ 16 0 0 0], L_0x557d1ff53950;
L_0x557d1ff53b00 .concat [ 16 16 0 0], L_0x557d1ff539f0, L_0x557d1ff53730;
L_0x557d1ff63ca0 .part v0x557d1ff43540_0, 0, 16;
L_0x557d1ff63d90 .concat [ 16 16 0 0], L_0x557d1ff63ca0, L_0x7f696b31d018;
L_0x557d1ff63ed0 .part v0x557d1ff43540_0, 6, 5;
L_0x557d1ff63fd0 .part v0x557d1ff43540_0, 16, 5;
S_0x557d1fef22b0 .scope module, "bltzal_tb" "bltzal_tb" 5 1;
 .timescale 0 0;
v0x557d1ff52260_0 .net "active", 0 0, L_0x557d1ff6db90;  1 drivers
v0x557d1ff52320_0 .var "clk", 0 0;
v0x557d1ff523c0_0 .var "clk_enable", 0 0;
v0x557d1ff524b0_0 .net "data_address", 31 0, L_0x557d1ff6b760;  1 drivers
v0x557d1ff52550_0 .net "data_read", 0 0, L_0x557d1ff692e0;  1 drivers
v0x557d1ff52640_0 .var "data_readdata", 31 0;
v0x557d1ff52710_0 .net "data_write", 0 0, L_0x557d1ff69100;  1 drivers
v0x557d1ff527e0_0 .net "data_writedata", 31 0, L_0x557d1ff6b450;  1 drivers
v0x557d1ff528b0_0 .net "instr_address", 31 0, L_0x557d1ff6cac0;  1 drivers
v0x557d1ff52a10_0 .var "instr_readdata", 31 0;
v0x557d1ff52ab0_0 .net "register_v0", 31 0, L_0x557d1ff6b3e0;  1 drivers
v0x557d1ff52ba0_0 .var "reset", 0 0;
S_0x557d1fee2bd0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x557d1fef22b0;
 .timescale 0 0;
v0x557d1ff43c00_0 .var "b_imm", 17 0;
v0x557d1ff43d00_0 .var "b_offset", 31 0;
v0x557d1ff43de0_0 .var "curr_addr", 31 0;
v0x557d1ff43ed0_0 .var "i", 4 0;
v0x557d1ff43fb0_0 .var "imm", 15 0;
v0x557d1ff440e0_0 .var "imm_instr", 31 0;
v0x557d1ff441c0_0 .var "link_addr", 31 0;
v0x557d1ff442a0_0 .var "opcode", 5 0;
v0x557d1ff44380_0 .var "rs", 4 0;
v0x557d1ff444f0_0 .var "rt", 4 0;
v0x557d1ff445d0_0 .var "test", 31 0;
E_0x557d1fe7c650 .event posedge, v0x557d1ff46620_0;
S_0x557d1fedf490 .scope module, "dut" "mips_cpu_harvard" 5 252, 6 1 0, S_0x557d1fef22b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x557d1ff22240 .functor OR 1, L_0x557d1ff64790, L_0x557d1ff64ad0, C4<0>, C4<0>;
L_0x557d1ff26bf0 .functor BUFZ 1, L_0x557d1ff642e0, C4<0>, C4<0>, C4<0>;
L_0x557d1ff280c0 .functor BUFZ 1, L_0x557d1ff64480, C4<0>, C4<0>, C4<0>;
L_0x557d1ff2a390 .functor BUFZ 1, L_0x557d1ff64480, C4<0>, C4<0>, C4<0>;
L_0x557d1ff64f80 .functor AND 1, L_0x557d1ff642e0, L_0x557d1ff65390, C4<1>, C4<1>;
L_0x557d1ff2ca70 .functor OR 1, L_0x557d1ff64f80, L_0x557d1ff64e10, C4<0>, C4<0>;
L_0x557d1feaf4a0 .functor OR 1, L_0x557d1ff2ca70, L_0x557d1ff651a0, C4<0>, C4<0>;
L_0x557d1ff65630 .functor OR 1, L_0x557d1feaf4a0, L_0x557d1ff66c90, C4<0>, C4<0>;
L_0x557d1ff65740 .functor OR 1, L_0x557d1ff65630, L_0x557d1ff66500, C4<0>, C4<0>;
L_0x557d1ff65800 .functor BUFZ 1, L_0x557d1ff645c0, C4<0>, C4<0>, C4<0>;
L_0x557d1ff663f0 .functor AND 1, L_0x557d1ff65d50, L_0x557d1ff661c0, C4<1>, C4<1>;
L_0x557d1ff66500 .functor OR 1, L_0x557d1ff65a50, L_0x557d1ff663f0, C4<0>, C4<0>;
L_0x557d1ff66c90 .functor AND 1, L_0x557d1ff667c0, L_0x557d1ff66a70, C4<1>, C4<1>;
L_0x557d1ff67440 .functor OR 1, L_0x557d1ff66ee0, L_0x557d1ff67200, C4<0>, C4<0>;
L_0x557d1ff66660 .functor OR 1, L_0x557d1ff679b0, L_0x557d1ff67cb0, C4<0>, C4<0>;
L_0x557d1ff67b90 .functor AND 1, L_0x557d1ff676c0, L_0x557d1ff66660, C4<1>, C4<1>;
L_0x557d1ff684b0 .functor OR 1, L_0x557d1ff68140, L_0x557d1ff683c0, C4<0>, C4<0>;
L_0x557d1ff687b0 .functor OR 1, L_0x557d1ff684b0, L_0x557d1ff685c0, C4<0>, C4<0>;
L_0x557d1ff68960 .functor AND 1, L_0x557d1ff642e0, L_0x557d1ff687b0, C4<1>, C4<1>;
L_0x557d1ff68b10 .functor AND 1, L_0x557d1ff642e0, L_0x557d1ff68a20, C4<1>, C4<1>;
L_0x557d1ff69040 .functor AND 1, L_0x557d1ff642e0, L_0x557d1ff688c0, C4<1>, C4<1>;
L_0x557d1ff692e0 .functor BUFZ 1, L_0x557d1ff280c0, C4<0>, C4<0>, C4<0>;
L_0x557d1ff69f70 .functor AND 1, L_0x557d1ff6db90, L_0x557d1ff65740, C4<1>, C4<1>;
L_0x557d1ff6a080 .functor OR 1, L_0x557d1ff66500, L_0x557d1ff66c90, C4<0>, C4<0>;
L_0x557d1ff6b450 .functor BUFZ 32, L_0x557d1ff6b2d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557d1ff6b510 .functor BUFZ 32, L_0x557d1ff6a260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557d1ff6b660 .functor BUFZ 32, L_0x557d1ff6b2d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557d1ff6b760 .functor BUFZ 32, v0x557d1ff45650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557d1ff6c760 .functor AND 1, v0x557d1ff523c0_0, L_0x557d1ff68960, C4<1>, C4<1>;
L_0x557d1ff6c7d0 .functor AND 1, L_0x557d1ff6c760, v0x557d1ff4f3f0_0, C4<1>, C4<1>;
L_0x557d1ff6cac0 .functor BUFZ 32, v0x557d1ff466e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557d1ff6db90 .functor BUFZ 1, v0x557d1ff4f3f0_0, C4<0>, C4<0>, C4<0>;
L_0x557d1ff6dd10 .functor AND 1, v0x557d1ff523c0_0, v0x557d1ff4f3f0_0, C4<1>, C4<1>;
v0x557d1ff494e0_0 .net *"_ivl_100", 31 0, L_0x557d1ff666d0;  1 drivers
L_0x7f696b31d4e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff495e0_0 .net *"_ivl_103", 25 0, L_0x7f696b31d4e0;  1 drivers
L_0x7f696b31d528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff496c0_0 .net/2u *"_ivl_104", 31 0, L_0x7f696b31d528;  1 drivers
v0x557d1ff49780_0 .net *"_ivl_106", 0 0, L_0x557d1ff667c0;  1 drivers
v0x557d1ff49840_0 .net *"_ivl_109", 5 0, L_0x557d1ff669d0;  1 drivers
L_0x7f696b31d570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x557d1ff49920_0 .net/2u *"_ivl_110", 5 0, L_0x7f696b31d570;  1 drivers
v0x557d1ff49a00_0 .net *"_ivl_112", 0 0, L_0x557d1ff66a70;  1 drivers
v0x557d1ff49ac0_0 .net *"_ivl_116", 31 0, L_0x557d1ff66df0;  1 drivers
L_0x7f696b31d5b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff49ba0_0 .net *"_ivl_119", 25 0, L_0x7f696b31d5b8;  1 drivers
L_0x7f696b31d0f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x557d1ff49c80_0 .net/2u *"_ivl_12", 5 0, L_0x7f696b31d0f0;  1 drivers
L_0x7f696b31d600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x557d1ff49d60_0 .net/2u *"_ivl_120", 31 0, L_0x7f696b31d600;  1 drivers
v0x557d1ff49e40_0 .net *"_ivl_122", 0 0, L_0x557d1ff66ee0;  1 drivers
v0x557d1ff49f00_0 .net *"_ivl_124", 31 0, L_0x557d1ff67110;  1 drivers
L_0x7f696b31d648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff49fe0_0 .net *"_ivl_127", 25 0, L_0x7f696b31d648;  1 drivers
L_0x7f696b31d690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4a0c0_0 .net/2u *"_ivl_128", 31 0, L_0x7f696b31d690;  1 drivers
v0x557d1ff4a1a0_0 .net *"_ivl_130", 0 0, L_0x557d1ff67200;  1 drivers
v0x557d1ff4a260_0 .net *"_ivl_134", 31 0, L_0x557d1ff675d0;  1 drivers
L_0x7f696b31d6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4a450_0 .net *"_ivl_137", 25 0, L_0x7f696b31d6d8;  1 drivers
L_0x7f696b31d720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4a530_0 .net/2u *"_ivl_138", 31 0, L_0x7f696b31d720;  1 drivers
v0x557d1ff4a610_0 .net *"_ivl_140", 0 0, L_0x557d1ff676c0;  1 drivers
v0x557d1ff4a6d0_0 .net *"_ivl_143", 5 0, L_0x557d1ff67910;  1 drivers
L_0x7f696b31d768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4a7b0_0 .net/2u *"_ivl_144", 5 0, L_0x7f696b31d768;  1 drivers
v0x557d1ff4a890_0 .net *"_ivl_146", 0 0, L_0x557d1ff679b0;  1 drivers
v0x557d1ff4a950_0 .net *"_ivl_149", 5 0, L_0x557d1ff67c10;  1 drivers
L_0x7f696b31d7b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4aa30_0 .net/2u *"_ivl_150", 5 0, L_0x7f696b31d7b0;  1 drivers
v0x557d1ff4ab10_0 .net *"_ivl_152", 0 0, L_0x557d1ff67cb0;  1 drivers
v0x557d1ff4abd0_0 .net *"_ivl_155", 0 0, L_0x557d1ff66660;  1 drivers
v0x557d1ff4ac90_0 .net *"_ivl_159", 1 0, L_0x557d1ff68050;  1 drivers
L_0x7f696b31d138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4ad70_0 .net/2u *"_ivl_16", 5 0, L_0x7f696b31d138;  1 drivers
L_0x7f696b31d7f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4ae50_0 .net/2u *"_ivl_160", 1 0, L_0x7f696b31d7f8;  1 drivers
v0x557d1ff4af30_0 .net *"_ivl_162", 0 0, L_0x557d1ff68140;  1 drivers
L_0x7f696b31d840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4aff0_0 .net/2u *"_ivl_164", 5 0, L_0x7f696b31d840;  1 drivers
v0x557d1ff4b0d0_0 .net *"_ivl_166", 0 0, L_0x557d1ff683c0;  1 drivers
v0x557d1ff4b3a0_0 .net *"_ivl_169", 0 0, L_0x557d1ff684b0;  1 drivers
L_0x7f696b31d888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4b460_0 .net/2u *"_ivl_170", 5 0, L_0x7f696b31d888;  1 drivers
v0x557d1ff4b540_0 .net *"_ivl_172", 0 0, L_0x557d1ff685c0;  1 drivers
v0x557d1ff4b600_0 .net *"_ivl_175", 0 0, L_0x557d1ff687b0;  1 drivers
L_0x7f696b31d8d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4b6c0_0 .net/2u *"_ivl_178", 5 0, L_0x7f696b31d8d0;  1 drivers
v0x557d1ff4b7a0_0 .net *"_ivl_180", 0 0, L_0x557d1ff68a20;  1 drivers
L_0x7f696b31d918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4b860_0 .net/2u *"_ivl_184", 5 0, L_0x7f696b31d918;  1 drivers
v0x557d1ff4b940_0 .net *"_ivl_186", 0 0, L_0x557d1ff688c0;  1 drivers
L_0x7f696b31d960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4ba00_0 .net/2u *"_ivl_190", 0 0, L_0x7f696b31d960;  1 drivers
v0x557d1ff4bae0_0 .net *"_ivl_20", 31 0, L_0x557d1ff646a0;  1 drivers
L_0x7f696b31d9a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4bbc0_0 .net/2u *"_ivl_200", 4 0, L_0x7f696b31d9a8;  1 drivers
v0x557d1ff4bca0_0 .net *"_ivl_203", 4 0, L_0x557d1ff69800;  1 drivers
v0x557d1ff4bd80_0 .net *"_ivl_205", 4 0, L_0x557d1ff69a20;  1 drivers
v0x557d1ff4be60_0 .net *"_ivl_206", 4 0, L_0x557d1ff69ac0;  1 drivers
v0x557d1ff4bf40_0 .net *"_ivl_213", 0 0, L_0x557d1ff6a080;  1 drivers
L_0x7f696b31d9f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4c000_0 .net/2u *"_ivl_214", 31 0, L_0x7f696b31d9f0;  1 drivers
v0x557d1ff4c0e0_0 .net *"_ivl_216", 31 0, L_0x557d1ff6a1c0;  1 drivers
v0x557d1ff4c1c0_0 .net *"_ivl_218", 31 0, L_0x557d1ff6a470;  1 drivers
v0x557d1ff4c2a0_0 .net *"_ivl_220", 31 0, L_0x557d1ff6a600;  1 drivers
v0x557d1ff4c380_0 .net *"_ivl_222", 31 0, L_0x557d1ff6a940;  1 drivers
L_0x7f696b31d180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4c460_0 .net *"_ivl_23", 25 0, L_0x7f696b31d180;  1 drivers
v0x557d1ff4c540_0 .net *"_ivl_235", 0 0, L_0x557d1ff6c760;  1 drivers
L_0x7f696b31db10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4c600_0 .net/2u *"_ivl_238", 31 0, L_0x7f696b31db10;  1 drivers
L_0x7f696b31d1c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4c6e0_0 .net/2u *"_ivl_24", 31 0, L_0x7f696b31d1c8;  1 drivers
v0x557d1ff4c7c0_0 .net *"_ivl_243", 15 0, L_0x557d1ff6cc20;  1 drivers
v0x557d1ff4c8a0_0 .net *"_ivl_244", 17 0, L_0x557d1ff6ce90;  1 drivers
L_0x7f696b31db58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4c980_0 .net *"_ivl_247", 1 0, L_0x7f696b31db58;  1 drivers
v0x557d1ff4ca60_0 .net *"_ivl_250", 15 0, L_0x557d1ff6cfd0;  1 drivers
L_0x7f696b31dba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4cb40_0 .net *"_ivl_252", 1 0, L_0x7f696b31dba0;  1 drivers
v0x557d1ff4cc20_0 .net *"_ivl_255", 0 0, L_0x557d1ff6d3e0;  1 drivers
L_0x7f696b31dbe8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4cd00_0 .net/2u *"_ivl_256", 13 0, L_0x7f696b31dbe8;  1 drivers
L_0x7f696b31dc30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4cde0_0 .net/2u *"_ivl_258", 13 0, L_0x7f696b31dc30;  1 drivers
v0x557d1ff4d2d0_0 .net *"_ivl_26", 0 0, L_0x557d1ff64790;  1 drivers
v0x557d1ff4d390_0 .net *"_ivl_260", 13 0, L_0x557d1ff6d6c0;  1 drivers
v0x557d1ff4d470_0 .net *"_ivl_28", 31 0, L_0x557d1ff64950;  1 drivers
L_0x7f696b31d210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4d550_0 .net *"_ivl_31", 25 0, L_0x7f696b31d210;  1 drivers
L_0x7f696b31d258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4d630_0 .net/2u *"_ivl_32", 31 0, L_0x7f696b31d258;  1 drivers
v0x557d1ff4d710_0 .net *"_ivl_34", 0 0, L_0x557d1ff64ad0;  1 drivers
v0x557d1ff4d7d0_0 .net *"_ivl_4", 31 0, L_0x557d1ff641b0;  1 drivers
v0x557d1ff4d8b0_0 .net *"_ivl_45", 2 0, L_0x557d1ff64d70;  1 drivers
L_0x7f696b31d2a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4d990_0 .net/2u *"_ivl_46", 2 0, L_0x7f696b31d2a0;  1 drivers
v0x557d1ff4da70_0 .net *"_ivl_51", 2 0, L_0x557d1ff64ff0;  1 drivers
L_0x7f696b31d2e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4db50_0 .net/2u *"_ivl_52", 2 0, L_0x7f696b31d2e8;  1 drivers
v0x557d1ff4dc30_0 .net *"_ivl_57", 0 0, L_0x557d1ff65390;  1 drivers
v0x557d1ff4dcf0_0 .net *"_ivl_59", 0 0, L_0x557d1ff64f80;  1 drivers
v0x557d1ff4ddb0_0 .net *"_ivl_61", 0 0, L_0x557d1ff2ca70;  1 drivers
v0x557d1ff4de70_0 .net *"_ivl_63", 0 0, L_0x557d1feaf4a0;  1 drivers
v0x557d1ff4df30_0 .net *"_ivl_65", 0 0, L_0x557d1ff65630;  1 drivers
L_0x7f696b31d060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4dff0_0 .net *"_ivl_7", 25 0, L_0x7f696b31d060;  1 drivers
v0x557d1ff4e0d0_0 .net *"_ivl_70", 31 0, L_0x557d1ff65920;  1 drivers
L_0x7f696b31d330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4e1b0_0 .net *"_ivl_73", 25 0, L_0x7f696b31d330;  1 drivers
L_0x7f696b31d378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4e290_0 .net/2u *"_ivl_74", 31 0, L_0x7f696b31d378;  1 drivers
v0x557d1ff4e370_0 .net *"_ivl_76", 0 0, L_0x557d1ff65a50;  1 drivers
v0x557d1ff4e430_0 .net *"_ivl_78", 31 0, L_0x557d1ff65bc0;  1 drivers
L_0x7f696b31d0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4e510_0 .net/2u *"_ivl_8", 31 0, L_0x7f696b31d0a8;  1 drivers
L_0x7f696b31d3c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4e5f0_0 .net *"_ivl_81", 25 0, L_0x7f696b31d3c0;  1 drivers
L_0x7f696b31d408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4e6d0_0 .net/2u *"_ivl_82", 31 0, L_0x7f696b31d408;  1 drivers
v0x557d1ff4e7b0_0 .net *"_ivl_84", 0 0, L_0x557d1ff65d50;  1 drivers
v0x557d1ff4e870_0 .net *"_ivl_87", 0 0, L_0x557d1ff65ec0;  1 drivers
v0x557d1ff4e950_0 .net *"_ivl_88", 31 0, L_0x557d1ff65c60;  1 drivers
L_0x7f696b31d450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4ea30_0 .net *"_ivl_91", 30 0, L_0x7f696b31d450;  1 drivers
L_0x7f696b31d498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x557d1ff4eb10_0 .net/2u *"_ivl_92", 31 0, L_0x7f696b31d498;  1 drivers
v0x557d1ff4ebf0_0 .net *"_ivl_94", 0 0, L_0x557d1ff661c0;  1 drivers
v0x557d1ff4ecb0_0 .net *"_ivl_97", 0 0, L_0x557d1ff663f0;  1 drivers
v0x557d1ff4ed70_0 .net "active", 0 0, L_0x557d1ff6db90;  alias, 1 drivers
v0x557d1ff4ee30_0 .net "alu_op1", 31 0, L_0x557d1ff6b510;  1 drivers
v0x557d1ff4eef0_0 .net "alu_op2", 31 0, L_0x557d1ff6b660;  1 drivers
v0x557d1ff4efb0_0 .net "alui_instr", 0 0, L_0x557d1ff64e10;  1 drivers
v0x557d1ff4f070_0 .net "b_flag", 0 0, v0x557d1ff45180_0;  1 drivers
v0x557d1ff4f110_0 .net "b_imm", 17 0, L_0x557d1ff6d2a0;  1 drivers
v0x557d1ff4f1d0_0 .net "b_offset", 31 0, L_0x557d1ff6d850;  1 drivers
v0x557d1ff4f2b0_0 .net "clk", 0 0, v0x557d1ff52320_0;  1 drivers
v0x557d1ff4f350_0 .net "clk_enable", 0 0, v0x557d1ff523c0_0;  1 drivers
v0x557d1ff4f3f0_0 .var "cpu_active", 0 0;
v0x557d1ff4f490_0 .net "curr_addr", 31 0, v0x557d1ff466e0_0;  1 drivers
v0x557d1ff4f580_0 .net "curr_addr_p4", 31 0, L_0x557d1ff6ca20;  1 drivers
v0x557d1ff4f640_0 .net "data_address", 31 0, L_0x557d1ff6b760;  alias, 1 drivers
v0x557d1ff4f720_0 .net "data_read", 0 0, L_0x557d1ff692e0;  alias, 1 drivers
v0x557d1ff4f7e0_0 .net "data_readdata", 31 0, v0x557d1ff52640_0;  1 drivers
v0x557d1ff4f8c0_0 .net "data_write", 0 0, L_0x557d1ff69100;  alias, 1 drivers
v0x557d1ff4f980_0 .net "data_writedata", 31 0, L_0x557d1ff6b450;  alias, 1 drivers
v0x557d1ff4fa60_0 .net "funct_code", 5 0, L_0x557d1ff64110;  1 drivers
v0x557d1ff4fb40_0 .net "hi_out", 31 0, v0x557d1ff46dd0_0;  1 drivers
v0x557d1ff4fc30_0 .net "hl_reg_enable", 0 0, L_0x557d1ff6c7d0;  1 drivers
v0x557d1ff4fcd0_0 .net "instr_address", 31 0, L_0x557d1ff6cac0;  alias, 1 drivers
v0x557d1ff4fd90_0 .net "instr_opcode", 5 0, L_0x557d1ff64070;  1 drivers
v0x557d1ff4fe70_0 .net "instr_readdata", 31 0, v0x557d1ff52a10_0;  1 drivers
v0x557d1ff4ff30_0 .net "j_imm", 0 0, L_0x557d1ff67440;  1 drivers
v0x557d1ff4ffd0_0 .net "j_reg", 0 0, L_0x557d1ff67b90;  1 drivers
v0x557d1ff50090_0 .net "l_type", 0 0, L_0x557d1ff651a0;  1 drivers
v0x557d1ff50150_0 .net "link_const", 0 0, L_0x557d1ff66500;  1 drivers
v0x557d1ff50210_0 .net "link_reg", 0 0, L_0x557d1ff66c90;  1 drivers
v0x557d1ff502d0_0 .net "lo_out", 31 0, v0x557d1ff47620_0;  1 drivers
v0x557d1ff503c0_0 .net "lw", 0 0, L_0x557d1ff64480;  1 drivers
v0x557d1ff50460_0 .net "mem_read", 0 0, L_0x557d1ff280c0;  1 drivers
v0x557d1ff50520_0 .net "mem_to_reg", 0 0, L_0x557d1ff2a390;  1 drivers
v0x557d1ff50df0_0 .net "mem_write", 0 0, L_0x557d1ff65800;  1 drivers
v0x557d1ff50eb0_0 .net "memaddroffset", 31 0, v0x557d1ff45650_0;  1 drivers
v0x557d1ff50fa0_0 .net "mfhi", 0 0, L_0x557d1ff68b10;  1 drivers
v0x557d1ff51040_0 .net "mflo", 0 0, L_0x557d1ff69040;  1 drivers
v0x557d1ff51100_0 .net "movefrom", 0 0, L_0x557d1ff22240;  1 drivers
v0x557d1ff511c0_0 .net "muldiv", 0 0, L_0x557d1ff68960;  1 drivers
v0x557d1ff51280_0 .var "next_instr_addr", 31 0;
v0x557d1ff51370_0 .net "pc_enable", 0 0, L_0x557d1ff6dd10;  1 drivers
v0x557d1ff51440_0 .net "r_format", 0 0, L_0x557d1ff642e0;  1 drivers
v0x557d1ff514e0_0 .net "reg_a_read_data", 31 0, L_0x557d1ff6a260;  1 drivers
v0x557d1ff515b0_0 .net "reg_a_read_index", 4 0, L_0x557d1ff694b0;  1 drivers
v0x557d1ff51680_0 .net "reg_b_read_data", 31 0, L_0x557d1ff6b2d0;  1 drivers
v0x557d1ff51750_0 .net "reg_b_read_index", 4 0, L_0x557d1ff69710;  1 drivers
v0x557d1ff51820_0 .net "reg_dst", 0 0, L_0x557d1ff26bf0;  1 drivers
v0x557d1ff518c0_0 .net "reg_write", 0 0, L_0x557d1ff65740;  1 drivers
v0x557d1ff51980_0 .net "reg_write_data", 31 0, L_0x557d1ff6aad0;  1 drivers
v0x557d1ff51a70_0 .net "reg_write_enable", 0 0, L_0x557d1ff69f70;  1 drivers
v0x557d1ff51b40_0 .net "reg_write_index", 4 0, L_0x557d1ff69de0;  1 drivers
v0x557d1ff51c10_0 .net "register_v0", 31 0, L_0x557d1ff6b3e0;  alias, 1 drivers
v0x557d1ff51ce0_0 .net "reset", 0 0, v0x557d1ff52ba0_0;  1 drivers
v0x557d1ff51e10_0 .net "result", 31 0, v0x557d1ff45ab0_0;  1 drivers
v0x557d1ff51ee0_0 .net "result_hi", 31 0, v0x557d1ff453b0_0;  1 drivers
v0x557d1ff51f80_0 .net "result_lo", 31 0, v0x557d1ff45570_0;  1 drivers
v0x557d1ff52020_0 .net "sw", 0 0, L_0x557d1ff645c0;  1 drivers
E_0x557d1fe7aef0/0 .event anyedge, v0x557d1ff45180_0, v0x557d1ff4f580_0, v0x557d1ff4f1d0_0, v0x557d1ff4ff30_0;
E_0x557d1fe7aef0/1 .event anyedge, v0x557d1ff45490_0, v0x557d1ff4ffd0_0, v0x557d1ff48520_0;
E_0x557d1fe7aef0 .event/or E_0x557d1fe7aef0/0, E_0x557d1fe7aef0/1;
L_0x557d1ff64070 .part v0x557d1ff52a10_0, 26, 6;
L_0x557d1ff64110 .part v0x557d1ff52a10_0, 0, 6;
L_0x557d1ff641b0 .concat [ 6 26 0 0], L_0x557d1ff64070, L_0x7f696b31d060;
L_0x557d1ff642e0 .cmp/eq 32, L_0x557d1ff641b0, L_0x7f696b31d0a8;
L_0x557d1ff64480 .cmp/eq 6, L_0x557d1ff64070, L_0x7f696b31d0f0;
L_0x557d1ff645c0 .cmp/eq 6, L_0x557d1ff64070, L_0x7f696b31d138;
L_0x557d1ff646a0 .concat [ 6 26 0 0], L_0x557d1ff64070, L_0x7f696b31d180;
L_0x557d1ff64790 .cmp/eq 32, L_0x557d1ff646a0, L_0x7f696b31d1c8;
L_0x557d1ff64950 .concat [ 6 26 0 0], L_0x557d1ff64070, L_0x7f696b31d210;
L_0x557d1ff64ad0 .cmp/eq 32, L_0x557d1ff64950, L_0x7f696b31d258;
L_0x557d1ff64d70 .part L_0x557d1ff64070, 3, 3;
L_0x557d1ff64e10 .cmp/eq 3, L_0x557d1ff64d70, L_0x7f696b31d2a0;
L_0x557d1ff64ff0 .part L_0x557d1ff64070, 3, 3;
L_0x557d1ff651a0 .cmp/eq 3, L_0x557d1ff64ff0, L_0x7f696b31d2e8;
L_0x557d1ff65390 .reduce/nor L_0x557d1ff68960;
L_0x557d1ff65920 .concat [ 6 26 0 0], L_0x557d1ff64070, L_0x7f696b31d330;
L_0x557d1ff65a50 .cmp/eq 32, L_0x557d1ff65920, L_0x7f696b31d378;
L_0x557d1ff65bc0 .concat [ 6 26 0 0], L_0x557d1ff64070, L_0x7f696b31d3c0;
L_0x557d1ff65d50 .cmp/eq 32, L_0x557d1ff65bc0, L_0x7f696b31d408;
L_0x557d1ff65ec0 .part v0x557d1ff52a10_0, 20, 1;
L_0x557d1ff65c60 .concat [ 1 31 0 0], L_0x557d1ff65ec0, L_0x7f696b31d450;
L_0x557d1ff661c0 .cmp/eq 32, L_0x557d1ff65c60, L_0x7f696b31d498;
L_0x557d1ff666d0 .concat [ 6 26 0 0], L_0x557d1ff64070, L_0x7f696b31d4e0;
L_0x557d1ff667c0 .cmp/eq 32, L_0x557d1ff666d0, L_0x7f696b31d528;
L_0x557d1ff669d0 .part v0x557d1ff52a10_0, 0, 6;
L_0x557d1ff66a70 .cmp/eq 6, L_0x557d1ff669d0, L_0x7f696b31d570;
L_0x557d1ff66df0 .concat [ 6 26 0 0], L_0x557d1ff64070, L_0x7f696b31d5b8;
L_0x557d1ff66ee0 .cmp/eq 32, L_0x557d1ff66df0, L_0x7f696b31d600;
L_0x557d1ff67110 .concat [ 6 26 0 0], L_0x557d1ff64070, L_0x7f696b31d648;
L_0x557d1ff67200 .cmp/eq 32, L_0x557d1ff67110, L_0x7f696b31d690;
L_0x557d1ff675d0 .concat [ 6 26 0 0], L_0x557d1ff64070, L_0x7f696b31d6d8;
L_0x557d1ff676c0 .cmp/eq 32, L_0x557d1ff675d0, L_0x7f696b31d720;
L_0x557d1ff67910 .part v0x557d1ff52a10_0, 0, 6;
L_0x557d1ff679b0 .cmp/eq 6, L_0x557d1ff67910, L_0x7f696b31d768;
L_0x557d1ff67c10 .part v0x557d1ff52a10_0, 0, 6;
L_0x557d1ff67cb0 .cmp/eq 6, L_0x557d1ff67c10, L_0x7f696b31d7b0;
L_0x557d1ff68050 .part L_0x557d1ff64110, 3, 2;
L_0x557d1ff68140 .cmp/eq 2, L_0x557d1ff68050, L_0x7f696b31d7f8;
L_0x557d1ff683c0 .cmp/eq 6, L_0x557d1ff64110, L_0x7f696b31d840;
L_0x557d1ff685c0 .cmp/eq 6, L_0x557d1ff64110, L_0x7f696b31d888;
L_0x557d1ff68a20 .cmp/eq 6, L_0x557d1ff64110, L_0x7f696b31d8d0;
L_0x557d1ff688c0 .cmp/eq 6, L_0x557d1ff64110, L_0x7f696b31d918;
L_0x557d1ff69100 .functor MUXZ 1, L_0x7f696b31d960, L_0x557d1ff65800, L_0x557d1ff6db90, C4<>;
L_0x557d1ff694b0 .part v0x557d1ff52a10_0, 21, 5;
L_0x557d1ff69710 .part v0x557d1ff52a10_0, 16, 5;
L_0x557d1ff69800 .part v0x557d1ff52a10_0, 11, 5;
L_0x557d1ff69a20 .part v0x557d1ff52a10_0, 16, 5;
L_0x557d1ff69ac0 .functor MUXZ 5, L_0x557d1ff69a20, L_0x557d1ff69800, L_0x557d1ff26bf0, C4<>;
L_0x557d1ff69de0 .functor MUXZ 5, L_0x557d1ff69ac0, L_0x7f696b31d9a8, L_0x557d1ff66500, C4<>;
L_0x557d1ff6a1c0 .arith/sum 32, L_0x557d1ff6ca20, L_0x7f696b31d9f0;
L_0x557d1ff6a470 .functor MUXZ 32, v0x557d1ff45ab0_0, v0x557d1ff52640_0, L_0x557d1ff2a390, C4<>;
L_0x557d1ff6a600 .functor MUXZ 32, L_0x557d1ff6a470, v0x557d1ff47620_0, L_0x557d1ff69040, C4<>;
L_0x557d1ff6a940 .functor MUXZ 32, L_0x557d1ff6a600, v0x557d1ff46dd0_0, L_0x557d1ff68b10, C4<>;
L_0x557d1ff6aad0 .functor MUXZ 32, L_0x557d1ff6a940, L_0x557d1ff6a1c0, L_0x557d1ff6a080, C4<>;
L_0x557d1ff6ca20 .arith/sum 32, v0x557d1ff466e0_0, L_0x7f696b31db10;
L_0x557d1ff6cc20 .part v0x557d1ff52a10_0, 0, 16;
L_0x557d1ff6ce90 .concat [ 16 2 0 0], L_0x557d1ff6cc20, L_0x7f696b31db58;
L_0x557d1ff6cfd0 .part L_0x557d1ff6ce90, 0, 16;
L_0x557d1ff6d2a0 .concat [ 2 16 0 0], L_0x7f696b31dba0, L_0x557d1ff6cfd0;
L_0x557d1ff6d3e0 .part L_0x557d1ff6d2a0, 17, 1;
L_0x557d1ff6d6c0 .functor MUXZ 14, L_0x7f696b31dc30, L_0x7f696b31dbe8, L_0x557d1ff6d3e0, C4<>;
L_0x557d1ff6d850 .concat [ 18 14 0 0], L_0x557d1ff6d2a0, L_0x557d1ff6d6c0;
S_0x557d1ff44840 .scope module, "cpu_alu" "alu" 6 158, 4 1 0, S_0x557d1fedf490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x557d1ff44b10_0 .net *"_ivl_10", 15 0, L_0x557d1ff6c120;  1 drivers
L_0x7f696b31dac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d1ff44c10_0 .net/2u *"_ivl_14", 15 0, L_0x7f696b31dac8;  1 drivers
v0x557d1ff44cf0_0 .net *"_ivl_17", 15 0, L_0x557d1ff6c390;  1 drivers
v0x557d1ff44db0_0 .net *"_ivl_5", 0 0, L_0x557d1ff6ba00;  1 drivers
v0x557d1ff44e90_0 .net *"_ivl_6", 15 0, L_0x557d1ff6baa0;  1 drivers
v0x557d1ff44fc0_0 .net *"_ivl_9", 15 0, L_0x557d1ff6be70;  1 drivers
v0x557d1ff450a0_0 .net "addr_rt", 4 0, L_0x557d1ff6c6c0;  1 drivers
v0x557d1ff45180_0 .var "b_flag", 0 0;
v0x557d1ff45240_0 .net "funct", 5 0, L_0x557d1ff6b960;  1 drivers
v0x557d1ff453b0_0 .var "hi", 31 0;
v0x557d1ff45490_0 .net "instructionword", 31 0, v0x557d1ff52a10_0;  alias, 1 drivers
v0x557d1ff45570_0 .var "lo", 31 0;
v0x557d1ff45650_0 .var "memaddroffset", 31 0;
v0x557d1ff45730_0 .var "multresult", 63 0;
v0x557d1ff45810_0 .net "op1", 31 0, L_0x557d1ff6b510;  alias, 1 drivers
v0x557d1ff458f0_0 .net "op2", 31 0, L_0x557d1ff6b660;  alias, 1 drivers
v0x557d1ff459d0_0 .net "opcode", 5 0, L_0x557d1ff6b8c0;  1 drivers
v0x557d1ff45ab0_0 .var "result", 31 0;
v0x557d1ff45b90_0 .net "shamt", 4 0, L_0x557d1ff6c5c0;  1 drivers
v0x557d1ff45c70_0 .net/s "sign_op1", 31 0, L_0x557d1ff6b510;  alias, 1 drivers
v0x557d1ff45d30_0 .net/s "sign_op2", 31 0, L_0x557d1ff6b660;  alias, 1 drivers
v0x557d1ff45e00_0 .net "simmediatedata", 31 0, L_0x557d1ff6c200;  1 drivers
v0x557d1ff45ec0_0 .net "simmediatedatas", 31 0, L_0x557d1ff6c200;  alias, 1 drivers
v0x557d1ff45fb0_0 .net "uimmediatedata", 31 0, L_0x557d1ff6c480;  1 drivers
v0x557d1ff46070_0 .net "unsign_op1", 31 0, L_0x557d1ff6b510;  alias, 1 drivers
v0x557d1ff46130_0 .net "unsign_op2", 31 0, L_0x557d1ff6b660;  alias, 1 drivers
v0x557d1ff46240_0 .var "unsigned_result", 31 0;
E_0x557d1fe44830/0 .event anyedge, v0x557d1ff459d0_0, v0x557d1ff45240_0, v0x557d1ff458f0_0, v0x557d1ff45b90_0;
E_0x557d1fe44830/1 .event anyedge, v0x557d1ff45810_0, v0x557d1ff45730_0, v0x557d1ff450a0_0, v0x557d1ff45e00_0;
E_0x557d1fe44830/2 .event anyedge, v0x557d1ff45fb0_0, v0x557d1ff46240_0;
E_0x557d1fe44830 .event/or E_0x557d1fe44830/0, E_0x557d1fe44830/1, E_0x557d1fe44830/2;
L_0x557d1ff6b8c0 .part v0x557d1ff52a10_0, 26, 6;
L_0x557d1ff6b960 .part v0x557d1ff52a10_0, 0, 6;
L_0x557d1ff6ba00 .part v0x557d1ff52a10_0, 15, 1;
LS_0x557d1ff6baa0_0_0 .concat [ 1 1 1 1], L_0x557d1ff6ba00, L_0x557d1ff6ba00, L_0x557d1ff6ba00, L_0x557d1ff6ba00;
LS_0x557d1ff6baa0_0_4 .concat [ 1 1 1 1], L_0x557d1ff6ba00, L_0x557d1ff6ba00, L_0x557d1ff6ba00, L_0x557d1ff6ba00;
LS_0x557d1ff6baa0_0_8 .concat [ 1 1 1 1], L_0x557d1ff6ba00, L_0x557d1ff6ba00, L_0x557d1ff6ba00, L_0x557d1ff6ba00;
LS_0x557d1ff6baa0_0_12 .concat [ 1 1 1 1], L_0x557d1ff6ba00, L_0x557d1ff6ba00, L_0x557d1ff6ba00, L_0x557d1ff6ba00;
L_0x557d1ff6baa0 .concat [ 4 4 4 4], LS_0x557d1ff6baa0_0_0, LS_0x557d1ff6baa0_0_4, LS_0x557d1ff6baa0_0_8, LS_0x557d1ff6baa0_0_12;
L_0x557d1ff6be70 .part v0x557d1ff52a10_0, 0, 16;
L_0x557d1ff6c120 .concat [ 16 0 0 0], L_0x557d1ff6be70;
L_0x557d1ff6c200 .concat [ 16 16 0 0], L_0x557d1ff6c120, L_0x557d1ff6baa0;
L_0x557d1ff6c390 .part v0x557d1ff52a10_0, 0, 16;
L_0x557d1ff6c480 .concat [ 16 16 0 0], L_0x557d1ff6c390, L_0x7f696b31dac8;
L_0x557d1ff6c5c0 .part v0x557d1ff52a10_0, 6, 5;
L_0x557d1ff6c6c0 .part v0x557d1ff52a10_0, 16, 5;
S_0x557d1ff46470 .scope module, "cpu_pc" "pc" 6 235, 7 1 0, S_0x557d1fedf490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x557d1ff46620_0 .net "clk", 0 0, v0x557d1ff52320_0;  alias, 1 drivers
v0x557d1ff466e0_0 .var "curr_addr", 31 0;
v0x557d1ff467c0_0 .net "enable", 0 0, L_0x557d1ff6dd10;  alias, 1 drivers
v0x557d1ff46860_0 .net "next_addr", 31 0, v0x557d1ff51280_0;  1 drivers
v0x557d1ff46940_0 .net "reset", 0 0, v0x557d1ff52ba0_0;  alias, 1 drivers
S_0x557d1ff46af0 .scope module, "hi" "hl_reg" 6 185, 8 1 0, S_0x557d1fedf490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x557d1ff46d00_0 .net "clk", 0 0, v0x557d1ff52320_0;  alias, 1 drivers
v0x557d1ff46dd0_0 .var "data", 31 0;
v0x557d1ff46e90_0 .net "data_in", 31 0, v0x557d1ff453b0_0;  alias, 1 drivers
v0x557d1ff46f90_0 .net "data_out", 31 0, v0x557d1ff46dd0_0;  alias, 1 drivers
v0x557d1ff47050_0 .net "enable", 0 0, L_0x557d1ff6c7d0;  alias, 1 drivers
v0x557d1ff47160_0 .net "reset", 0 0, v0x557d1ff52ba0_0;  alias, 1 drivers
S_0x557d1ff472b0 .scope module, "lo" "hl_reg" 6 177, 8 1 0, S_0x557d1fedf490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x557d1ff47510_0 .net "clk", 0 0, v0x557d1ff52320_0;  alias, 1 drivers
v0x557d1ff47620_0 .var "data", 31 0;
v0x557d1ff47700_0 .net "data_in", 31 0, v0x557d1ff45570_0;  alias, 1 drivers
v0x557d1ff477d0_0 .net "data_out", 31 0, v0x557d1ff47620_0;  alias, 1 drivers
v0x557d1ff47890_0 .net "enable", 0 0, L_0x557d1ff6c7d0;  alias, 1 drivers
v0x557d1ff47980_0 .net "reset", 0 0, v0x557d1ff52ba0_0;  alias, 1 drivers
S_0x557d1ff47af0 .scope module, "register" "regfile" 6 124, 9 1 0, S_0x557d1fedf490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x557d1ff6a260 .functor BUFZ 32, L_0x557d1ff6ae70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557d1ff6b2d0 .functor BUFZ 32, L_0x557d1ff6b0f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557d1ff48980_2 .array/port v0x557d1ff48980, 2;
L_0x557d1ff6b3e0 .functor BUFZ 32, v0x557d1ff48980_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557d1ff47e30_0 .net *"_ivl_0", 31 0, L_0x557d1ff6ae70;  1 drivers
v0x557d1ff47f30_0 .net *"_ivl_10", 6 0, L_0x557d1ff6b190;  1 drivers
L_0x7f696b31da80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557d1ff48010_0 .net *"_ivl_13", 1 0, L_0x7f696b31da80;  1 drivers
v0x557d1ff480d0_0 .net *"_ivl_2", 6 0, L_0x557d1ff6af10;  1 drivers
L_0x7f696b31da38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557d1ff481b0_0 .net *"_ivl_5", 1 0, L_0x7f696b31da38;  1 drivers
v0x557d1ff482e0_0 .net *"_ivl_8", 31 0, L_0x557d1ff6b0f0;  1 drivers
v0x557d1ff483c0_0 .net "r_clk", 0 0, v0x557d1ff52320_0;  alias, 1 drivers
v0x557d1ff48460_0 .net "r_clk_enable", 0 0, v0x557d1ff523c0_0;  alias, 1 drivers
v0x557d1ff48520_0 .net "read_data1", 31 0, L_0x557d1ff6a260;  alias, 1 drivers
v0x557d1ff48600_0 .net "read_data2", 31 0, L_0x557d1ff6b2d0;  alias, 1 drivers
v0x557d1ff486e0_0 .net "read_reg1", 4 0, L_0x557d1ff694b0;  alias, 1 drivers
v0x557d1ff487c0_0 .net "read_reg2", 4 0, L_0x557d1ff69710;  alias, 1 drivers
v0x557d1ff488a0_0 .net "register_v0", 31 0, L_0x557d1ff6b3e0;  alias, 1 drivers
v0x557d1ff48980 .array "registers", 0 31, 31 0;
v0x557d1ff48f50_0 .net "reset", 0 0, v0x557d1ff52ba0_0;  alias, 1 drivers
v0x557d1ff48ff0_0 .net "write_control", 0 0, L_0x557d1ff69f70;  alias, 1 drivers
v0x557d1ff490b0_0 .net "write_data", 31 0, L_0x557d1ff6aad0;  alias, 1 drivers
v0x557d1ff492a0_0 .net "write_reg", 4 0, L_0x557d1ff69de0;  alias, 1 drivers
L_0x557d1ff6ae70 .array/port v0x557d1ff48980, L_0x557d1ff6af10;
L_0x557d1ff6af10 .concat [ 5 2 0 0], L_0x557d1ff694b0, L_0x7f696b31da38;
L_0x557d1ff6b0f0 .array/port v0x557d1ff48980, L_0x557d1ff6b190;
L_0x557d1ff6b190 .concat [ 5 2 0 0], L_0x557d1ff69710, L_0x7f696b31da80;
S_0x557d1ff04c00 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f696b369828 .functor BUFZ 1, C4<z>; HiZ drive
v0x557d1ff52c40_0 .net "clk", 0 0, o0x7f696b369828;  0 drivers
o0x7f696b369858 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557d1ff52ce0_0 .net "data_address", 31 0, o0x7f696b369858;  0 drivers
o0x7f696b369888 .functor BUFZ 1, C4<z>; HiZ drive
v0x557d1ff52dc0_0 .net "data_read", 0 0, o0x7f696b369888;  0 drivers
v0x557d1ff52e60_0 .var "data_readdata", 31 0;
o0x7f696b3698e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557d1ff52f40_0 .net "data_write", 0 0, o0x7f696b3698e8;  0 drivers
o0x7f696b369918 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557d1ff53050_0 .net "data_writedata", 31 0, o0x7f696b369918;  0 drivers
S_0x557d1ff04fd0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f696b369a68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557d1ff53230_0 .net "instr_address", 31 0, o0x7f696b369a68;  0 drivers
v0x557d1ff53330_0 .var "instr_readdata", 31 0;
    .scope S_0x557d1ff05400;
T_0 ;
    %wait E_0x557d1fe7bfa0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
    %load/vec4 v0x557d1ff42820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x557d1ff42120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x557d1ff42b80_0;
    %ix/getv 4, v0x557d1ff429e0_0;
    %shiftl 4;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x557d1ff42b80_0;
    %ix/getv 4, v0x557d1ff429e0_0;
    %shiftr 4;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x557d1ff42b80_0;
    %ix/getv 4, v0x557d1ff429e0_0;
    %shiftr/s 4;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x557d1ff42b80_0;
    %load/vec4 v0x557d1ff42e60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x557d1ff42b80_0;
    %load/vec4 v0x557d1ff42e60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x557d1ff42b80_0;
    %load/vec4 v0x557d1ff42e60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %pad/s 64;
    %load/vec4 v0x557d1ff42b80_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x557d1ff42580_0, 0, 64;
    %load/vec4 v0x557d1ff42580_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x557d1ff42200_0, 0, 32;
    %load/vec4 v0x557d1ff42580_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x557d1ff423c0_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x557d1ff42e60_0;
    %pad/u 64;
    %load/vec4 v0x557d1ff42f20_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x557d1ff42580_0, 0, 64;
    %load/vec4 v0x557d1ff42580_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x557d1ff42200_0, 0, 32;
    %load/vec4 v0x557d1ff42580_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x557d1ff423c0_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %load/vec4 v0x557d1ff42b80_0;
    %mod/s;
    %store/vec4 v0x557d1ff42200_0, 0, 32;
    %load/vec4 v0x557d1ff42ac0_0;
    %load/vec4 v0x557d1ff42b80_0;
    %div/s;
    %store/vec4 v0x557d1ff423c0_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x557d1ff42e60_0;
    %load/vec4 v0x557d1ff42f20_0;
    %mod;
    %store/vec4 v0x557d1ff42200_0, 0, 32;
    %load/vec4 v0x557d1ff42e60_0;
    %load/vec4 v0x557d1ff42f20_0;
    %div;
    %store/vec4 v0x557d1ff423c0_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x557d1ff42660_0;
    %store/vec4 v0x557d1ff42200_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x557d1ff42660_0;
    %store/vec4 v0x557d1ff423c0_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %load/vec4 v0x557d1ff42b80_0;
    %add;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x557d1ff42e60_0;
    %load/vec4 v0x557d1ff42f20_0;
    %add;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x557d1ff42e60_0;
    %load/vec4 v0x557d1ff42f20_0;
    %sub;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x557d1ff42e60_0;
    %load/vec4 v0x557d1ff42f20_0;
    %and;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x557d1ff42e60_0;
    %load/vec4 v0x557d1ff42f20_0;
    %or;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x557d1ff42e60_0;
    %load/vec4 v0x557d1ff42f20_0;
    %xor;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x557d1ff42e60_0;
    %load/vec4 v0x557d1ff42f20_0;
    %or;
    %inv;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %load/vec4 v0x557d1ff42b80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x557d1ff42e60_0;
    %load/vec4 v0x557d1ff42f20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x557d1ff41f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %load/vec4 v0x557d1ff42b80_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %load/vec4 v0x557d1ff42740_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff42060_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %load/vec4 v0x557d1ff42c20_0;
    %add;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x557d1ff42e60_0;
    %load/vec4 v0x557d1ff42c20_0;
    %add;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %load/vec4 v0x557d1ff42c20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x557d1ff42e60_0;
    %load/vec4 v0x557d1ff42ce0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x557d1ff42e60_0;
    %load/vec4 v0x557d1ff42da0_0;
    %and;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x557d1ff42e60_0;
    %load/vec4 v0x557d1ff42da0_0;
    %or;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x557d1ff42e60_0;
    %load/vec4 v0x557d1ff42da0_0;
    %xor;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x557d1ff42da0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x557d1ff43030_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %load/vec4 v0x557d1ff42c20_0;
    %add;
    %store/vec4 v0x557d1ff424a0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %load/vec4 v0x557d1ff42c20_0;
    %add;
    %store/vec4 v0x557d1ff424a0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %load/vec4 v0x557d1ff42c20_0;
    %add;
    %store/vec4 v0x557d1ff424a0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %load/vec4 v0x557d1ff42c20_0;
    %add;
    %store/vec4 v0x557d1ff424a0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %load/vec4 v0x557d1ff42c20_0;
    %add;
    %store/vec4 v0x557d1ff424a0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %load/vec4 v0x557d1ff42c20_0;
    %add;
    %store/vec4 v0x557d1ff424a0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %load/vec4 v0x557d1ff42c20_0;
    %add;
    %store/vec4 v0x557d1ff424a0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x557d1ff42ac0_0;
    %load/vec4 v0x557d1ff42c20_0;
    %add;
    %store/vec4 v0x557d1ff424a0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x557d1ff43030_0;
    %store/vec4 v0x557d1ff42900_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x557d1fedf0c0;
T_1 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x557d1ff43830_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557d1ff43a00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x557d1ff43ac0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557d1ff433c0_0, 0, 16;
    %load/vec4 v0x557d1ff43830_0;
    %load/vec4 v0x557d1ff43a00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff43ac0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff433c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557d1ff43460_0, 0, 32;
    %load/vec4 v0x557d1ff43460_0;
    %store/vec4 v0x557d1ff43540_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x557d1ff436d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557d1ff43770_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "bflag is %h", v0x557d1ff43260_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x557d1ff47af0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557d1ff48980, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x557d1ff47af0;
T_3 ;
    %wait E_0x557d1fe7c650;
    %load/vec4 v0x557d1ff48f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x557d1ff48460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x557d1ff48ff0_0;
    %load/vec4 v0x557d1ff492a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x557d1ff490b0_0;
    %load/vec4 v0x557d1ff492a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d1ff48980, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557d1ff44840;
T_4 ;
    %wait E_0x557d1fe44830;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
    %load/vec4 v0x557d1ff459d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x557d1ff45240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x557d1ff45d30_0;
    %ix/getv 4, v0x557d1ff45b90_0;
    %shiftl 4;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x557d1ff45d30_0;
    %ix/getv 4, v0x557d1ff45b90_0;
    %shiftr 4;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x557d1ff45d30_0;
    %ix/getv 4, v0x557d1ff45b90_0;
    %shiftr/s 4;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x557d1ff45d30_0;
    %load/vec4 v0x557d1ff46070_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x557d1ff45d30_0;
    %load/vec4 v0x557d1ff46070_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x557d1ff45d30_0;
    %load/vec4 v0x557d1ff46070_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x557d1ff45c70_0;
    %pad/s 64;
    %load/vec4 v0x557d1ff45d30_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x557d1ff45730_0, 0, 64;
    %load/vec4 v0x557d1ff45730_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x557d1ff453b0_0, 0, 32;
    %load/vec4 v0x557d1ff45730_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x557d1ff45570_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x557d1ff46070_0;
    %pad/u 64;
    %load/vec4 v0x557d1ff46130_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x557d1ff45730_0, 0, 64;
    %load/vec4 v0x557d1ff45730_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x557d1ff453b0_0, 0, 32;
    %load/vec4 v0x557d1ff45730_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x557d1ff45570_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x557d1ff45c70_0;
    %load/vec4 v0x557d1ff45d30_0;
    %mod/s;
    %store/vec4 v0x557d1ff453b0_0, 0, 32;
    %load/vec4 v0x557d1ff45c70_0;
    %load/vec4 v0x557d1ff45d30_0;
    %div/s;
    %store/vec4 v0x557d1ff45570_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x557d1ff46070_0;
    %load/vec4 v0x557d1ff46130_0;
    %mod;
    %store/vec4 v0x557d1ff453b0_0, 0, 32;
    %load/vec4 v0x557d1ff46070_0;
    %load/vec4 v0x557d1ff46130_0;
    %div;
    %store/vec4 v0x557d1ff45570_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x557d1ff45810_0;
    %store/vec4 v0x557d1ff453b0_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x557d1ff45810_0;
    %store/vec4 v0x557d1ff45570_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x557d1ff45c70_0;
    %load/vec4 v0x557d1ff45d30_0;
    %add;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x557d1ff46070_0;
    %load/vec4 v0x557d1ff46130_0;
    %add;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x557d1ff46070_0;
    %load/vec4 v0x557d1ff46130_0;
    %sub;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x557d1ff46070_0;
    %load/vec4 v0x557d1ff46130_0;
    %and;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x557d1ff46070_0;
    %load/vec4 v0x557d1ff46130_0;
    %or;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x557d1ff46070_0;
    %load/vec4 v0x557d1ff46130_0;
    %xor;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x557d1ff46070_0;
    %load/vec4 v0x557d1ff46130_0;
    %or;
    %inv;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x557d1ff45c70_0;
    %load/vec4 v0x557d1ff45d30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x557d1ff46070_0;
    %load/vec4 v0x557d1ff46130_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x557d1ff450a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x557d1ff45c70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x557d1ff45c70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x557d1ff45c70_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x557d1ff45c70_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x557d1ff45c70_0;
    %load/vec4 v0x557d1ff45d30_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x557d1ff45c70_0;
    %load/vec4 v0x557d1ff458f0_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x557d1ff45c70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x557d1ff45c70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff45180_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x557d1ff45c70_0;
    %load/vec4 v0x557d1ff45e00_0;
    %add;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x557d1ff46070_0;
    %load/vec4 v0x557d1ff45e00_0;
    %add;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x557d1ff45c70_0;
    %load/vec4 v0x557d1ff45e00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x557d1ff46070_0;
    %load/vec4 v0x557d1ff45ec0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x557d1ff46070_0;
    %load/vec4 v0x557d1ff45fb0_0;
    %and;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x557d1ff46070_0;
    %load/vec4 v0x557d1ff45fb0_0;
    %or;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x557d1ff46070_0;
    %load/vec4 v0x557d1ff45fb0_0;
    %xor;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x557d1ff45fb0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x557d1ff46240_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x557d1ff45c70_0;
    %load/vec4 v0x557d1ff45e00_0;
    %add;
    %store/vec4 v0x557d1ff45650_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x557d1ff45c70_0;
    %load/vec4 v0x557d1ff45e00_0;
    %add;
    %store/vec4 v0x557d1ff45650_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x557d1ff45c70_0;
    %load/vec4 v0x557d1ff45e00_0;
    %add;
    %store/vec4 v0x557d1ff45650_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x557d1ff45c70_0;
    %load/vec4 v0x557d1ff45e00_0;
    %add;
    %store/vec4 v0x557d1ff45650_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x557d1ff45c70_0;
    %load/vec4 v0x557d1ff45e00_0;
    %add;
    %store/vec4 v0x557d1ff45650_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x557d1ff45c70_0;
    %load/vec4 v0x557d1ff45e00_0;
    %add;
    %store/vec4 v0x557d1ff45650_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x557d1ff45c70_0;
    %load/vec4 v0x557d1ff45e00_0;
    %add;
    %store/vec4 v0x557d1ff45650_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x557d1ff45c70_0;
    %load/vec4 v0x557d1ff45e00_0;
    %add;
    %store/vec4 v0x557d1ff45650_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x557d1ff46240_0;
    %store/vec4 v0x557d1ff45ab0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x557d1ff472b0;
T_5 ;
    %wait E_0x557d1fe7c650;
    %load/vec4 v0x557d1ff47980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557d1ff47620_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x557d1ff47890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x557d1ff47700_0;
    %assign/vec4 v0x557d1ff47620_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557d1ff46af0;
T_6 ;
    %wait E_0x557d1fe7c650;
    %load/vec4 v0x557d1ff47160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557d1ff46dd0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x557d1ff47050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x557d1ff46e90_0;
    %assign/vec4 v0x557d1ff46dd0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557d1ff46470;
T_7 ;
    %wait E_0x557d1fe7c650;
    %load/vec4 v0x557d1ff46940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x557d1ff466e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x557d1ff467c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x557d1ff46860_0;
    %assign/vec4 v0x557d1ff466e0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x557d1fedf490;
T_8 ;
    %wait E_0x557d1fe7c650;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x557d1ff51ce0_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x557d1ff4fe70_0, v0x557d1ff4ed70_0, v0x557d1ff518c0_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x557d1ff515b0_0, v0x557d1ff51750_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x557d1ff514e0_0, v0x557d1ff51680_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x557d1ff51980_0, v0x557d1ff51e10_0, v0x557d1ff51b40_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x557d1ff511c0_0, v0x557d1ff51f80_0, v0x557d1ff51ee0_0, v0x557d1ff502d0_0, v0x557d1ff4fb40_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h, bflag=%h", v0x557d1ff4f490_0, v0x557d1ff4f070_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x557d1fedf490;
T_9 ;
    %wait E_0x557d1fe7aef0;
    %load/vec4 v0x557d1ff4f070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x557d1ff4f580_0;
    %load/vec4 v0x557d1ff4f1d0_0;
    %add;
    %store/vec4 v0x557d1ff51280_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x557d1ff4ff30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x557d1ff4f580_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x557d1ff4fe70_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x557d1ff51280_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x557d1ff4ffd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x557d1ff514e0_0;
    %store/vec4 v0x557d1ff51280_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x557d1ff4f580_0;
    %store/vec4 v0x557d1ff51280_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x557d1fedf490;
T_10 ;
    %wait E_0x557d1fe7c650;
    %load/vec4 v0x557d1ff51ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff4f3f0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x557d1ff4f490_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x557d1ff4f3f0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x557d1fef22b0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff52320_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 2000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x557d1ff52320_0;
    %inv;
    %store/vec4 v0x557d1ff52320_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x557d1fef22b0;
T_12 ;
    %fork t_1, S_0x557d1fee2bd0;
    %jmp t_0;
    .scope S_0x557d1fee2bd0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff52ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d1ff523c0_0, 0, 1;
    %wait E_0x557d1fe7c650;
    %delay 2, 0;
    %wait E_0x557d1fe7c650;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d1ff52ba0_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x557d1ff442a0_0, 0, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x557d1ff44380_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x557d1ff444f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557d1ff43fb0_0, 0, 16;
    %load/vec4 v0x557d1ff442a0_0;
    %load/vec4 v0x557d1ff44380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff444f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff43fb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557d1ff440e0_0, 0, 32;
    %load/vec4 v0x557d1ff440e0_0;
    %store/vec4 v0x557d1ff52a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557d1ff52640_0, 0, 32;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x557d1ff43de0_0, 0, 32;
    %load/vec4 v0x557d1ff528b0_0;
    %load/vec4 v0x557d1ff43de0_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 5 86 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x557d1ff43de0_0, v0x557d1ff528b0_0 {0 0 0};
T_12.1 ;
    %wait E_0x557d1fe7c650;
    %delay 2, 0;
    %load/vec4 v0x557d1ff43de0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x557d1ff43de0_0, 0, 32;
    %load/vec4 v0x557d1ff528b0_0;
    %load/vec4 v0x557d1ff43de0_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 5 91 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x557d1ff43de0_0, v0x557d1ff528b0_0 {0 0 0};
T_12.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557d1ff43ed0_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x557d1ff442a0_0, 0, 6;
    %load/vec4 v0x557d1ff43ed0_0;
    %store/vec4 v0x557d1ff44380_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x557d1ff444f0_0, 0, 5;
    %load/vec4 v0x557d1ff43ed0_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x557d1ff43fb0_0, 0, 16;
    %load/vec4 v0x557d1ff442a0_0;
    %load/vec4 v0x557d1ff44380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff444f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff43fb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557d1ff440e0_0, 0, 32;
    %load/vec4 v0x557d1ff440e0_0;
    %store/vec4 v0x557d1ff52a10_0, 0, 32;
    %wait E_0x557d1fe7c650;
    %delay 2, 0;
    %load/vec4 v0x557d1ff43de0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x557d1ff441c0_0, 0, 32;
    %load/vec4 v0x557d1ff43de0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x557d1ff43de0_0, 0, 32;
    %load/vec4 v0x557d1ff528b0_0;
    %load/vec4 v0x557d1ff43de0_0;
    %cmp/e;
    %jmp/0xz  T_12.6, 4;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 5 111 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x557d1ff43de0_0, v0x557d1ff528b0_0 {0 0 0};
T_12.7 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x557d1ff442a0_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x557d1ff44380_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557d1ff444f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557d1ff43fb0_0, 0, 16;
    %load/vec4 v0x557d1ff442a0_0;
    %load/vec4 v0x557d1ff44380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff444f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff43fb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557d1ff440e0_0, 0, 32;
    %load/vec4 v0x557d1ff440e0_0;
    %store/vec4 v0x557d1ff52a10_0, 0, 32;
    %wait E_0x557d1fe7c650;
    %delay 2, 0;
    %load/vec4 v0x557d1ff52ab0_0;
    %load/vec4 v0x557d1ff441c0_0;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 5 123 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual v0=%h", v0x557d1ff441c0_0, v0x557d1ff52ab0_0 {0 0 0};
T_12.9 ;
    %load/vec4 v0x557d1ff43de0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x557d1ff43de0_0, 0, 32;
    %load/vec4 v0x557d1ff528b0_0;
    %load/vec4 v0x557d1ff43de0_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 5 125 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x557d1ff43de0_0, v0x557d1ff528b0_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x557d1ff43ed0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x557d1ff43ed0_0, 0, 5;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557d1ff43ed0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x557d1ff445d0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_12.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.13, 5;
    %jmp/1 T_12.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x557d1ff442a0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557d1ff44380_0, 0, 5;
    %load/vec4 v0x557d1ff43ed0_0;
    %store/vec4 v0x557d1ff444f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557d1ff43fb0_0, 0, 16;
    %load/vec4 v0x557d1ff442a0_0;
    %load/vec4 v0x557d1ff44380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff444f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff43fb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557d1ff440e0_0, 0, 32;
    %load/vec4 v0x557d1ff440e0_0;
    %store/vec4 v0x557d1ff52a10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x557d1ff445d0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557d1ff52640_0, 0, 32;
    %wait E_0x557d1fe7c650;
    %delay 2, 0;
    %load/vec4 v0x557d1ff52710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 5 147 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.15 ;
    %load/vec4 v0x557d1ff52550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 5 148 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.17 ;
    %load/vec4 v0x557d1ff43de0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x557d1ff43de0_0, 0, 32;
    %load/vec4 v0x557d1ff528b0_0;
    %load/vec4 v0x557d1ff43de0_0;
    %cmp/e;
    %jmp/0xz  T_12.18, 4;
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 5 150 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x557d1ff43de0_0, v0x557d1ff528b0_0 {0 0 0};
T_12.19 ;
    %load/vec4 v0x557d1ff445d0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x557d1ff445d0_0, 0, 32;
    %load/vec4 v0x557d1ff43ed0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x557d1ff43ed0_0, 0, 5;
    %jmp T_12.12;
T_12.13 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557d1ff43ed0_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.21, 5;
    %jmp/1 T_12.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x557d1ff442a0_0, 0, 6;
    %load/vec4 v0x557d1ff43ed0_0;
    %store/vec4 v0x557d1ff44380_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x557d1ff444f0_0, 0, 5;
    %load/vec4 v0x557d1ff43ed0_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x557d1ff43fb0_0, 0, 16;
    %load/vec4 v0x557d1ff442a0_0;
    %load/vec4 v0x557d1ff44380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff444f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff43fb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557d1ff440e0_0, 0, 32;
    %load/vec4 v0x557d1ff440e0_0;
    %store/vec4 v0x557d1ff52a10_0, 0, 32;
    %wait E_0x557d1fe7c650;
    %delay 2, 0;
    %load/vec4 v0x557d1ff43de0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x557d1ff441c0_0, 0, 32;
    %load/vec4 v0x557d1ff43de0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x557d1ff43de0_0, 0, 32;
    %load/vec4 v0x557d1ff528b0_0;
    %load/vec4 v0x557d1ff43de0_0;
    %cmp/e;
    %jmp/0xz  T_12.22, 4;
    %jmp T_12.23;
T_12.22 ;
    %vpi_call/w 5 171 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x557d1ff43de0_0, v0x557d1ff528b0_0 {0 0 0};
T_12.23 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x557d1ff442a0_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x557d1ff44380_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557d1ff444f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557d1ff43fb0_0, 0, 16;
    %load/vec4 v0x557d1ff442a0_0;
    %load/vec4 v0x557d1ff44380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff444f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff43fb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557d1ff440e0_0, 0, 32;
    %load/vec4 v0x557d1ff440e0_0;
    %store/vec4 v0x557d1ff52a10_0, 0, 32;
    %wait E_0x557d1fe7c650;
    %delay 2, 0;
    %load/vec4 v0x557d1ff52ab0_0;
    %load/vec4 v0x557d1ff441c0_0;
    %cmp/e;
    %jmp/0xz  T_12.24, 4;
    %jmp T_12.25;
T_12.24 ;
    %vpi_call/w 5 183 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual v0=%h", v0x557d1ff441c0_0, v0x557d1ff52ab0_0 {0 0 0};
T_12.25 ;
    %load/vec4 v0x557d1ff43de0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x557d1ff43de0_0, 0, 32;
    %load/vec4 v0x557d1ff528b0_0;
    %load/vec4 v0x557d1ff43de0_0;
    %cmp/e;
    %jmp/0xz  T_12.26, 4;
    %jmp T_12.27;
T_12.26 ;
    %vpi_call/w 5 185 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x557d1ff43de0_0, v0x557d1ff528b0_0 {0 0 0};
T_12.27 ;
    %load/vec4 v0x557d1ff43ed0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x557d1ff43ed0_0, 0, 5;
    %jmp T_12.20;
T_12.21 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557d1ff43ed0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x557d1ff445d0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_12.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.29, 5;
    %jmp/1 T_12.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x557d1ff442a0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557d1ff44380_0, 0, 5;
    %load/vec4 v0x557d1ff43ed0_0;
    %store/vec4 v0x557d1ff444f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557d1ff43fb0_0, 0, 16;
    %load/vec4 v0x557d1ff442a0_0;
    %load/vec4 v0x557d1ff44380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff444f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff43fb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557d1ff440e0_0, 0, 32;
    %load/vec4 v0x557d1ff440e0_0;
    %store/vec4 v0x557d1ff52a10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x557d1ff445d0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557d1ff52640_0, 0, 32;
    %wait E_0x557d1fe7c650;
    %delay 2, 0;
    %load/vec4 v0x557d1ff52710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.30, 8;
    %jmp T_12.31;
T_12.30 ;
    %vpi_call/w 5 207 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.31 ;
    %load/vec4 v0x557d1ff52550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.32, 8;
    %jmp T_12.33;
T_12.32 ;
    %vpi_call/w 5 208 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.33 ;
    %load/vec4 v0x557d1ff43de0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x557d1ff43de0_0, 0, 32;
    %load/vec4 v0x557d1ff528b0_0;
    %load/vec4 v0x557d1ff43de0_0;
    %cmp/e;
    %jmp/0xz  T_12.34, 4;
    %jmp T_12.35;
T_12.34 ;
    %vpi_call/w 5 210 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x557d1ff43de0_0, v0x557d1ff528b0_0 {0 0 0};
T_12.35 ;
    %load/vec4 v0x557d1ff445d0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x557d1ff445d0_0, 0, 32;
    %load/vec4 v0x557d1ff43ed0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x557d1ff43ed0_0, 0, 5;
    %jmp T_12.28;
T_12.29 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557d1ff43ed0_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.36 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.37, 5;
    %jmp/1 T_12.37, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x557d1ff442a0_0, 0, 6;
    %load/vec4 v0x557d1ff43ed0_0;
    %store/vec4 v0x557d1ff44380_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x557d1ff444f0_0, 0, 5;
    %load/vec4 v0x557d1ff43ed0_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x557d1ff43fb0_0, 0, 16;
    %load/vec4 v0x557d1ff442a0_0;
    %load/vec4 v0x557d1ff44380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff444f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff43fb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557d1ff440e0_0, 0, 32;
    %load/vec4 v0x557d1ff440e0_0;
    %store/vec4 v0x557d1ff52a10_0, 0, 32;
    %wait E_0x557d1fe7c650;
    %delay 2, 0;
    %load/vec4 v0x557d1ff43de0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x557d1ff441c0_0, 0, 32;
    %load/vec4 v0x557d1ff43de0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x557d1ff43de0_0, 0, 32;
    %load/vec4 v0x557d1ff528b0_0;
    %load/vec4 v0x557d1ff43de0_0;
    %cmp/e;
    %jmp/0xz  T_12.38, 4;
    %jmp T_12.39;
T_12.38 ;
    %vpi_call/w 5 231 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x557d1ff43de0_0, v0x557d1ff528b0_0 {0 0 0};
T_12.39 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x557d1ff442a0_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x557d1ff44380_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557d1ff444f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557d1ff43fb0_0, 0, 16;
    %load/vec4 v0x557d1ff442a0_0;
    %load/vec4 v0x557d1ff44380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff444f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557d1ff43fb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557d1ff440e0_0, 0, 32;
    %load/vec4 v0x557d1ff440e0_0;
    %store/vec4 v0x557d1ff52a10_0, 0, 32;
    %wait E_0x557d1fe7c650;
    %delay 2, 0;
    %load/vec4 v0x557d1ff52ab0_0;
    %load/vec4 v0x557d1ff441c0_0;
    %cmp/e;
    %jmp/0xz  T_12.40, 4;
    %jmp T_12.41;
T_12.40 ;
    %vpi_call/w 5 243 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual v0=%h", v0x557d1ff441c0_0, v0x557d1ff52ab0_0 {0 0 0};
T_12.41 ;
    %load/vec4 v0x557d1ff43fb0_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x557d1ff43c00_0, 0, 18;
    %load/vec4 v0x557d1ff43c00_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.42, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.43, 8;
T_12.42 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.43, 8;
 ; End of false expr.
    %blend;
T_12.43;
    %load/vec4 v0x557d1ff43c00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557d1ff43d00_0, 0, 32;
    %load/vec4 v0x557d1ff43de0_0;
    %addi 4, 0, 32;
    %load/vec4 v0x557d1ff43d00_0;
    %add;
    %store/vec4 v0x557d1ff43de0_0, 0, 32;
    %load/vec4 v0x557d1ff528b0_0;
    %load/vec4 v0x557d1ff43de0_0;
    %cmp/e;
    %jmp/0xz  T_12.44, 4;
    %jmp T_12.45;
T_12.44 ;
    %vpi_call/w 5 247 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x557d1ff43de0_0, v0x557d1ff528b0_0 {0 0 0};
T_12.45 ;
    %load/vec4 v0x557d1ff43ed0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x557d1ff43ed0_0, 0, 5;
    %jmp T_12.36;
T_12.37 ;
    %pop/vec4 1;
    %end;
    .scope S_0x557d1fef22b0;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "test/tb/bltzal_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
