

================================================================
== Vitis HLS Report for 'B_PE_dummy_in_2_x1'
================================================================
* Date:           Sun Sep 18 14:04:57 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.518 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |       49|  25165897|  0.163 us|  83.878 ms|   49|  25165897|     none|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+---------+----------+
        |                                                                                                            |  Latency (cycles)  |  Iteration  |  Initiation Interval  |   Trip  |          |
        |                                                  Loop Name                                                 |   min   |    max   |   Latency   |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+---------+----------+
        |- B_PE_dummy_in_2_x1_loop_1_B_PE_dummy_in_2_x1_loop_2                                                       |       48|  25165896|  2 ~ 1048579|          -|          -|       24|        no|
        | + B_PE_dummy_in_2_x1_loop_3_B_PE_dummy_in_2_x1_loop_5_B_PE_dummy_in_2_x1_loop_6_B_PE_dummy_in_2_x1_loop_7  |  1048576|   1048576|            2|          1|          1|  1048576|       yes|
        +------------------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      111|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       85|     -|
|Register             |        -|      -|       45|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       45|      196|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln22587_fu_155_p2             |         +|   0|  0|  28|          21|           1|
    |add_ln691_fu_167_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln890_fu_109_p2               |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln22587_fu_161_p2            |      icmp|   0|  0|  15|          21|          22|
    |icmp_ln89074_fu_121_p2            |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_1309_fu_149_p2         |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_fu_115_p2              |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ret_fu_143_p2                     |        or|   0|  0|   6|           6|           2|
    |select_ln22582_fu_127_p3          |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 111|          77|          48|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  26|          5|    1|          5|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  14|          3|    1|          3|
    |c1_V_reg_87               |   9|          2|    3|          6|
    |fifo_B_PE_4_2_x175_blk_n  |   9|          2|    1|          2|
    |indvar_flatten59_reg_98   |   9|          2|   21|         42|
    |indvar_flatten67_reg_76   |   9|          2|    5|         10|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  85|         18|   33|         70|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln890_reg_172        |   5|   0|    5|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c1_V_reg_87              |   3|   0|    3|          0|
    |icmp_ln22587_reg_195     |   1|   0|    1|          0|
    |indvar_flatten59_reg_98  |  21|   0|   21|          0|
    |indvar_flatten67_reg_76  |   5|   0|    5|          0|
    |select_ln22582_reg_181   |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  45|   0|   45|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  B_PE_dummy_in_2_x1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  B_PE_dummy_in_2_x1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  B_PE_dummy_in_2_x1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  B_PE_dummy_in_2_x1|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  B_PE_dummy_in_2_x1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  B_PE_dummy_in_2_x1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  B_PE_dummy_in_2_x1|  return value|
|fifo_B_PE_4_2_x175_dout     |   in|   32|     ap_fifo|  fifo_B_PE_4_2_x175|       pointer|
|fifo_B_PE_4_2_x175_empty_n  |   in|    1|     ap_fifo|  fifo_B_PE_4_2_x175|       pointer|
|fifo_B_PE_4_2_x175_read     |  out|    1|     ap_fifo|  fifo_B_PE_4_2_x175|       pointer|
+----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_4_2_x175, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_4_2_x175, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%br_ln22582 = br void" [./dut.cpp:22582]   --->   Operation 8 'br' 'br_ln22582' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten67 = phi i5 0, void, i5 %add_ln890, void %.loopexit"   --->   Operation 9 'phi' 'indvar_flatten67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691, void %.loopexit"   --->   Operation 10 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.70ns)   --->   "%add_ln890 = add i5 %indvar_flatten67, i5 1"   --->   Operation 11 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten67, i5 24"   --->   Operation 12 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split13, void"   --->   Operation 13 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_PE_dummy_in_2_x1_loop_1_B_PE_dummy_in_2_x1_loop_2_str"   --->   Operation 14 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.49ns)   --->   "%icmp_ln89074 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 16 'icmp' 'icmp_ln89074' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.27ns)   --->   "%select_ln22582 = select i1 %icmp_ln89074, i3 0, i3 %c1_V" [./dut.cpp:22582]   --->   Operation 17 'select' 'select_ln22582' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_301"   --->   Operation 18 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_1309)   --->   "%ret_238 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln22582, i3 0"   --->   Operation 19 'bitconcatenate' 'ret_238' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_1309)   --->   "%ret = or i6 %ret_238, i6 2"   --->   Operation 20 'or' 'ret' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_1309 = icmp_ult  i6 %ret, i6 42"   --->   Operation 21 'icmp' 'icmp_ln890_1309' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln22586 = br i1 %icmp_ln890_1309, void %.loopexit, void %.preheader.preheader.preheader" [./dut.cpp:22586]   --->   Operation 22 'br' 'br_ln22586' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln22587 = br void %.preheader.preheader" [./dut.cpp:22587]   --->   Operation 23 'br' 'br_ln22587' <Predicate = (!icmp_ln890 & icmp_ln890_1309)> <Delay = 0.38>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln22604 = ret" [./dut.cpp:22604]   --->   Operation 24 'ret' 'ret_ln22604' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.81>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i21 %add_ln22587, void %.preheader, i21 0, void %.preheader.preheader.preheader" [./dut.cpp:22587]   --->   Operation 25 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.81ns)   --->   "%add_ln22587 = add i21 %indvar_flatten59, i21 1" [./dut.cpp:22587]   --->   Operation 26 'add' 'add_ln22587' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.73ns)   --->   "%icmp_ln22587 = icmp_eq  i21 %indvar_flatten59, i21 1048576" [./dut.cpp:22587]   --->   Operation 27 'icmp' 'icmp_ln22587' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln22587 = br i1 %icmp_ln22587, void %.preheader, void %.loopexit.loopexit" [./dut.cpp:22587]   --->   Operation 28 'br' 'br_ln22587' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_PE_dummy_in_2_x1_loop_3_B_PE_dummy_in_2_x1_loop_5_B_PE_dummy_in_2_x1_loop_6_B_PE_dummy_in_2_x1_loop_7_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln22587)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln22587)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_PE_dummy_in_2_x1_loop_4_B_PE_dummy_in_2_x1_loop_6_B_PE_dummy_in_2_x1_loop_7_str"   --->   Operation 31 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln22587)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_PE_dummy_in_2_x1_loop_5_B_PE_dummy_in_2_x1_loop_6_B_PE_dummy_in_2_x1_loop_7_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln22587)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_PE_dummy_in_2_x1_loop_6_B_PE_dummy_in_2_x1_loop_7_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln22587)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln22595 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:22595]   --->   Operation 34 'specpipeline' 'specpipeline_ln22595' <Predicate = (!icmp_ln22587)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln22595 = specloopname void @_ssdm_op_SpecLoopName, void @empty_834" [./dut.cpp:22595]   --->   Operation 35 'specloopname' 'specloopname_ln22595' <Predicate = (!icmp_ln22587)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.21ns)   --->   "%p_0 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_4_2_x175" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 'p_0' <Predicate = (!icmp_ln22587)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln22587)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.57>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 38 'br' 'br_ln0' <Predicate = (icmp_ln890_1309)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %select_ln22582, i3 1"   --->   Operation 39 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_B_PE_4_2_x175]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
br_ln22582            (br               ) [ 011111]
indvar_flatten67      (phi              ) [ 001000]
c1_V                  (phi              ) [ 001000]
add_ln890             (add              ) [ 011111]
icmp_ln890            (icmp             ) [ 001111]
br_ln890              (br               ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
icmp_ln89074          (icmp             ) [ 000000]
select_ln22582        (select           ) [ 000111]
specloopname_ln1461   (specloopname     ) [ 000000]
ret_238               (bitconcatenate   ) [ 000000]
ret                   (or               ) [ 000000]
icmp_ln890_1309       (icmp             ) [ 001111]
br_ln22586            (br               ) [ 000000]
br_ln22587            (br               ) [ 001111]
ret_ln22604           (ret              ) [ 000000]
indvar_flatten59      (phi              ) [ 000100]
add_ln22587           (add              ) [ 001111]
icmp_ln22587          (icmp             ) [ 001111]
br_ln22587            (br               ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
specpipeline_ln22595  (specpipeline     ) [ 000000]
specloopname_ln22595  (specloopname     ) [ 000000]
p_0                   (read             ) [ 000000]
br_ln0                (br               ) [ 001111]
br_ln0                (br               ) [ 000000]
add_ln691             (add              ) [ 011111]
br_ln0                (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_B_PE_4_2_x175">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_4_2_x175"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1279"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1431"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_PE_dummy_in_2_x1_loop_1_B_PE_dummy_in_2_x1_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_301"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_PE_dummy_in_2_x1_loop_3_B_PE_dummy_in_2_x1_loop_5_B_PE_dummy_in_2_x1_loop_6_B_PE_dummy_in_2_x1_loop_7_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_PE_dummy_in_2_x1_loop_4_B_PE_dummy_in_2_x1_loop_6_B_PE_dummy_in_2_x1_loop_7_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_PE_dummy_in_2_x1_loop_5_B_PE_dummy_in_2_x1_loop_6_B_PE_dummy_in_2_x1_loop_7_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_PE_dummy_in_2_x1_loop_6_B_PE_dummy_in_2_x1_loop_7_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_834"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="p_0_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="76" class="1005" name="indvar_flatten67_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="1"/>
<pin id="78" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten67 (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten67_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="5" slack="0"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten67/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="c1_V_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="1"/>
<pin id="89" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="c1_V_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="3" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="indvar_flatten59_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="21" slack="1"/>
<pin id="100" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten59 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten59_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="21" slack="0"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten59/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln890_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln890_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="5" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln89074_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="0" index="1" bw="3" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89074/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="select_ln22582_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="3" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22582/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="ret_238_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="3" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_238/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="ret_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="6" slack="0"/>
<pin id="146" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln890_1309_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="0" index="1" bw="6" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1309/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln22587_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="21" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22587/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln22587_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="21" slack="0"/>
<pin id="163" dir="0" index="1" bw="21" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22587/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln691_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="2"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/5 "/>
</bind>
</comp>

<comp id="172" class="1005" name="add_ln890_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="177" class="1005" name="icmp_ln890_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="181" class="1005" name="select_ln22582_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="2"/>
<pin id="183" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln22582 "/>
</bind>
</comp>

<comp id="186" class="1005" name="icmp_ln890_1309_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_1309 "/>
</bind>
</comp>

<comp id="190" class="1005" name="add_ln22587_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="21" slack="0"/>
<pin id="192" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22587 "/>
</bind>
</comp>

<comp id="195" class="1005" name="icmp_ln22587_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22587 "/>
</bind>
</comp>

<comp id="199" class="1005" name="add_ln691_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="1"/>
<pin id="201" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="66" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="80" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="80" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="91" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="91" pin="4"/><net_sink comp="127" pin=2"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="127" pin="3"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="102" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="102" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="68" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="109" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="180"><net_src comp="115" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="127" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="189"><net_src comp="149" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="155" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="198"><net_src comp="161" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="167" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="91" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: B_PE_dummy_in_2_x1 : fifo_B_PE_4_2_x175 | {4 }
  - Chain level:
	State 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln89074 : 1
		select_ln22582 : 2
		ret_238 : 3
		ret : 4
		icmp_ln890_1309 : 4
		br_ln22586 : 5
	State 3
		add_ln22587 : 1
		icmp_ln22587 : 1
		br_ln22587 : 2
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln890_fu_109    |    0    |    12   |
|    add   |   add_ln22587_fu_155   |    0    |    28   |
|          |    add_ln691_fu_167    |    0    |    10   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_115   |    0    |    9    |
|   icmp   |   icmp_ln89074_fu_121  |    0    |    8    |
|          | icmp_ln890_1309_fu_149 |    0    |    10   |
|          |   icmp_ln22587_fu_161  |    0    |    15   |
|----------|------------------------|---------|---------|
|  select  |  select_ln22582_fu_127 |    0    |    3    |
|----------|------------------------|---------|---------|
|   read   |     p_0_read_fu_70     |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|     ret_238_fu_135     |    0    |    0    |
|----------|------------------------|---------|---------|
|    or    |       ret_fu_143       |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    95   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln22587_reg_190  |   21   |
|   add_ln691_reg_199   |    3   |
|   add_ln890_reg_172   |    5   |
|      c1_V_reg_87      |    3   |
|  icmp_ln22587_reg_195 |    1   |
|icmp_ln890_1309_reg_186|    1   |
|   icmp_ln890_reg_177  |    1   |
|indvar_flatten59_reg_98|   21   |
|indvar_flatten67_reg_76|    5   |
| select_ln22582_reg_181|    3   |
+-----------------------+--------+
|         Total         |   64   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   95   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   64   |    -   |
+-----------+--------+--------+
|   Total   |   64   |   95   |
+-----------+--------+--------+
