#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 27 16:24:39 2023
# Process ID: 17660
# Current directory: C:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.runs/impl_1
# Command line: vivado.exe -log Uart8.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Uart8.tcl -notrace
# Log file: C:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.runs/impl_1/Uart8.vdi
# Journal file: C:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Uart8.tcl -notrace
Command: link_design -top Uart8 -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clkgen_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'rx2txFifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1108.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clkgen_inst/inst'
Finished Parsing XDC File [c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clkgen_inst/inst'
Parsing XDC File [c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clkgen_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1672.695 ; gain = 564.109
Finished Parsing XDC File [c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clkgen_inst/inst'
Parsing XDC File [c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'rx2txFifo/U0'
Finished Parsing XDC File [c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'rx2txFifo/U0'
Parsing XDC File [C:/Users/admin/Desktop/uart_bridge_test/Uart_Verilog/Genesys2_Master.xdc]
Finished Parsing XDC File [C:/Users/admin/Desktop/uart_bridge_test/Uart_Verilog/Genesys2_Master.xdc]
Parsing XDC File [c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'rx2txFifo/U0'
Finished Parsing XDC File [c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'rx2txFifo/U0'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1672.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1672.695 ; gain = 564.109
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.757 . Memory (MB): peak = 1672.695 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15d973807

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1672.695 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23bc4df70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1844.938 ; gain = 0.004
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23bc4df70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1844.938 ; gain = 0.004
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19814745a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1844.938 ; gain = 0.004
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG generatorInst/CLK_BUFG_inst to drive 113 load(s) on clock net generatorInst/CLK_BUFG
INFO: [Opt 31-194] Inserted BUFG generatorInst/txClk_BUFG_inst to drive 91 load(s) on clock net generatorInst/txClk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1e073c204

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1844.938 ; gain = 0.004
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e073c204

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1844.938 ; gain = 0.004
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e073c204

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1844.938 ; gain = 0.004
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               3  |               1  |                                              8  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.938 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16d136e29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1844.938 ; gain = 0.004

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 16d136e29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1981.281 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16d136e29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.398 . Memory (MB): peak = 1981.281 ; gain = 136.344

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16d136e29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.281 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.281 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 16d136e29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.281 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1981.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.runs/impl_1/Uart8_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Uart8_drc_opted.rpt -pb Uart8_drc_opted.pb -rpx Uart8_drc_opted.rpx
Command: report_drc -file Uart8_drc_opted.rpt -pb Uart8_drc_opted.pb -rpx Uart8_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.runs/impl_1/Uart8_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1981.281 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c16b973e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1981.281 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 145da1674

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16ff6dccf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.284 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16ff6dccf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1981.281 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16ff6dccf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.294 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1aeafd310

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.347 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 242ea7616

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 12 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.281 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1a9c80167

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.281 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1f54bbe16

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.281 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f54bbe16

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2580788d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 209929d4e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 219d6f2df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fdcae21b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e5d30d30

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1adc3da2f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 151afea6b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 151afea6b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 116d477c4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.809 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16c739096

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1981.281 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 110f95cda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1981.281 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 116d477c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.809. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: d7b78403

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d7b78403

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d7b78403

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: d7b78403

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.281 ; gain = 0.000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11b32ebd4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000
Ending Placer Task | Checksum: a8ccedc0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.281 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1981.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.runs/impl_1/Uart8_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Uart8_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1981.281 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Uart8_utilization_placed.rpt -pb Uart8_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Uart8_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1981.281 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1985.715 ; gain = 4.434
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.runs/impl_1/Uart8_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5608be19 ConstDB: 0 ShapeSum: 52c42fa7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b584e1ad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2225.344 ; gain = 239.512
Post Restoration Checksum: NetGraph: cc06dbd9 NumContArr: e97e05d4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b584e1ad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2225.344 ; gain = 239.512

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b584e1ad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2229.965 ; gain = 244.133

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b584e1ad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2229.965 ; gain = 244.133
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 113b33e8a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2280.617 ; gain = 294.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.606  | TNS=0.000  | WHS=-0.093 | THS=-1.010 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: f2d8c131

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2280.617 ; gain = 294.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.606  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: f2d8c131

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2289.805 ; gain = 303.973
Phase 2 Router Initialization | Checksum: f8904dc0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2289.805 ; gain = 303.973

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.09371e-05 %
  Global Horizontal Routing Utilization  = 6.94766e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 352
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 352
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f8904dc0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.629 ; gain = 314.797
Phase 3 Initial Routing | Checksum: 26760a0e6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.629 ; gain = 314.797

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.446  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 173057f9b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.629 ; gain = 314.797
Phase 4 Rip-up And Reroute | Checksum: 173057f9b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.629 ; gain = 314.797

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 173057f9b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.629 ; gain = 314.797

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 173057f9b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.629 ; gain = 314.797
Phase 5 Delay and Skew Optimization | Checksum: 173057f9b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.629 ; gain = 314.797

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 198a18984

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.629 ; gain = 314.797
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.552  | TNS=0.000  | WHS=0.136  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11a358397

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.629 ; gain = 314.797
Phase 6 Post Hold Fix | Checksum: 11a358397

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.629 ; gain = 314.797

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0232957 %
  Global Horizontal Routing Utilization  = 0.0144511 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1613655e5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.629 ; gain = 314.797

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1613655e5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.629 ; gain = 314.797

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a57e4b12

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.629 ; gain = 314.797

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.552  | TNS=0.000  | WHS=0.136  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a57e4b12

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.629 ; gain = 314.797
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.629 ; gain = 314.797

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2300.629 ; gain = 314.914
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2308.219 ; gain = 7.590
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.runs/impl_1/Uart8_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Uart8_drc_routed.rpt -pb Uart8_drc_routed.pb -rpx Uart8_drc_routed.rpx
Command: report_drc -file Uart8_drc_routed.rpt -pb Uart8_drc_routed.pb -rpx Uart8_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.runs/impl_1/Uart8_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Uart8_methodology_drc_routed.rpt -pb Uart8_methodology_drc_routed.pb -rpx Uart8_methodology_drc_routed.rpx
Command: report_methodology -file Uart8_methodology_drc_routed.rpt -pb Uart8_methodology_drc_routed.pb -rpx Uart8_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.runs/impl_1/Uart8_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Uart8_power_routed.rpt -pb Uart8_power_summary_routed.pb -rpx Uart8_power_routed.rpx
Command: report_power -file Uart8_power_routed.rpt -pb Uart8_power_summary_routed.pb -rpx Uart8_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Uart8_route_status.rpt -pb Uart8_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Uart8_timing_summary_routed.rpt -pb Uart8_timing_summary_routed.pb -rpx Uart8_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Uart8_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Uart8_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Uart8_bus_skew_routed.rpt -pb Uart8_bus_skew_routed.pb -rpx Uart8_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat May 27 16:25:22 2023...
