// Seed: 2001737669
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire [-1 : 1] id_7;
  always @(posedge "" or posedge id_4);
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3, id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2
  );
  wire id_6;
  ;
endmodule
module module_2 (
    output supply0 id_0,
    output wand id_1,
    input tri id_2,
    output tri id_3,
    output supply1 id_4,
    input supply0 id_5
    , id_9,
    input supply1 id_6,
    input tri1 id_7
);
  uwire id_10;
  reg   id_11;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_10,
      id_9,
      id_9,
      id_9
  );
  assign id_4  = -1;
  assign id_10 = 1;
  assign id_9  = (id_6);
  always @(*) begin : LABEL_0
    id_11 <= id_6;
    release id_11;
    $clog2(63);
    ;
    id_11 <= id_5;
    id_11 <= -1;
  end
endmodule
