From f39bf190fb1630632587987f19b7a7feb25828f2 Mon Sep 17 00:00:00 2001
From: Michael Brown <producer@holotronic.dk>
Date: Sat, 12 Jan 2019 19:36:51 +0100
Subject: [PATCH 32/34] DE0_Nano_soc: Added devicetree entry for SPI Qsys core

Signed-off-by: Michael Brown <producer@holotronic.dk>
---
 .../boot/dts/socfpga_cyclone5_de0_sockit.dts  | 27 +++++++++++++++++++
 1 file changed, 27 insertions(+)

diff --git a/arch/arm/boot/dts/socfpga_cyclone5_de0_sockit.dts b/arch/arm/boot/dts/socfpga_cyclone5_de0_sockit.dts
index b280e6494193..b245fa4ad585 100644
--- a/arch/arm/boot/dts/socfpga_cyclone5_de0_sockit.dts
+++ b/arch/arm/boot/dts/socfpga_cyclone5_de0_sockit.dts
@@ -50,6 +50,33 @@
 			linux,default-trigger = "heartbeat";
 		};
 	};
+
+	bridge@0xc0000000 {
+		compatible = "altr,bridge-15.1", "simple-bus";
+		reg = <0xc0000000 0x20000000 0xff200000 0x200000>;
+		#address-cells = <0x2>;
+		#size-cells = <0x1>;
+		ranges = <0x00000001 0x00000000 0xff200000 0x00000020>;
+
+		spi_3: spi@0x100000000 {
+			compatible = "altr,spi-17.1", "altr,spi-1.0";
+			reg = <0x00000001 0x00000000 0x00000020>;
+			interrupt-parent = <&intc>;
+			interrupts = <0 44 4>;
+			clocks = <&osc1>;
+		    #address-cells = <1>;
+			#size-cells = <0>;
+			bus-num = <0>;
+			num-chipselect = <1>;
+			status = "okay";
+		}; //end spi@0x100000000 (spi_3)
+
+		spidev3_fpga: spidev@0 {
+			compatible =  "rohm,dh2228fv";   /* appended from boardinfo */
+			reg = <0>;  /* appended from boardinfo */
+			spi-max-frequency = <2500000>;  /* appended from boardinfo */
+		};//end spidev@0
+	};
 };
 
 &gmac1 {
-- 
2.17.1

