Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Jan 15 19:27:04 2024
| Host         : afonso-Modern-14-B10MW running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-16  Warning   Large setup violation           231         
TIMING-18  Warning   Missing input or output delay   8           
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.086     -615.366                    277                  404        0.228        0.000                      0                  404        2.000        0.000                       0                   166  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -4.086     -615.366                    277                  404        0.228        0.000                      0                  404        2.000        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          277  Failing Endpoints,  Worst Slack       -4.086ns,  Total Violation     -615.366ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.086ns  (required time - arrival time)
  Source:                 cpu/data_path/Instruction_Register/IR_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        5.803ns  (logic 2.388ns (41.153%)  route 3.415ns (58.847%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 7.846 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     3.992 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     6.068    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.169 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.677     7.846    cpu/data_path/Instruction_Register/CLK
    SLICE_X9Y34          FDRE                                         r  cpu/data_path/Instruction_Register/IR_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.459     8.305 r  cpu/data_path/Instruction_Register/IR_reg[1]/Q
                         net (fo=23, routed)          0.511     8.816    cpu/data_path/Instruction_Register/IR_reg[31]_0[1]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124     8.940 r  cpu/data_path/Instruction_Register/Z_reg_i_41/O
                         net (fo=1, routed)           0.000     8.940    cpu/data_path/register_bank/regfile/Z_reg_i_15_0[1]
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.490 r  cpu/data_path/register_bank/regfile/Z_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.490    cpu/data_path/register_bank/regfile/Z_reg_i_23_n_1
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.604 r  cpu/data_path/register_bank/regfile/RegFile_i_i_281/CO[3]
                         net (fo=1, routed)           0.000     9.604    cpu/data_path/register_bank/regfile/RegFile_i_i_281_n_1
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.718 r  cpu/data_path/register_bank/regfile/RegFile_i_i_269/CO[3]
                         net (fo=1, routed)           0.000     9.718    cpu/data_path/register_bank/regfile/RegFile_i_i_269_n_1
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  cpu/data_path/register_bank/regfile/RegFile_i_i_253/CO[3]
                         net (fo=1, routed)           0.000     9.832    cpu/data_path/register_bank/regfile/RegFile_i_i_253_n_1
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.071 r  cpu/data_path/register_bank/regfile/RegFile_i_i_242/O[2]
                         net (fo=1, routed)           1.055    11.126    cpu/data_path/register_bank/regfile/arith_logic_unit/data1[18]
    SLICE_X12Y41         LUT6 (Prop_lut6_I5_O)        0.302    11.428 r  cpu/data_path/register_bank/regfile/RegFile_i_i_130/O
                         net (fo=1, routed)           0.282    11.710    cpu/data_path/register_bank/regfile/RegFile_i_i_130_n_1
    SLICE_X12Y41         LUT4 (Prop_lut4_I0_O)        0.124    11.834 r  cpu/data_path/register_bank/regfile/RegFile_i_i_55/O
                         net (fo=2, routed)           0.493    12.327    cpu/data_path/Instruction_Register/result[7]
    SLICE_X8Y42          LUT6 (Prop_lut6_I2_O)        0.124    12.451 r  cpu/data_path/Instruction_Register/RegFile_i_i_14/O
                         net (fo=3, routed)           0.328    12.779    cpu/data_path/Instruction_Register/dina_0[18]
    SLICE_X8Y41          LUT4 (Prop_lut4_I2_O)        0.124    12.903 r  cpu/data_path/Instruction_Register/memoryAf_i_i_27/O
                         net (fo=1, routed)           0.745    13.649    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[2]
    RAMB18_X0Y18         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     9.944    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.391    10.335    
                         clock uncertainty           -0.035    10.300    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.737     9.563    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.563    
                         arrival time                         -13.649    
  -------------------------------------------------------------------
                         slack                                 -4.086    

Slack (VIOLATED) :        -4.067ns  (required time - arrival time)
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 4.348ns (52.561%)  route 3.924ns (47.439%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.723     5.392    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.846 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=15, routed)          0.797     8.643    cpu/data_path/register_bank/regfile/doutb_0[1]
    SLICE_X6Y36          LUT2 (Prop_lut2_I1_O)        0.124     8.767 r  cpu/data_path/register_bank/regfile/Z_reg_i_37/O
                         net (fo=1, routed)           0.000     8.767    cpu/data_path/register_bank/regfile/Z_reg_i_37_n_1
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.300 r  cpu/data_path/register_bank/regfile/Z_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.300    cpu/data_path/register_bank/regfile/Z_reg_i_22_n_1
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.417 r  cpu/data_path/register_bank/regfile/RegFile_i_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.417    cpu/data_path/register_bank/regfile/RegFile_i_i_279_n_1
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.534 r  cpu/data_path/register_bank/regfile/RegFile_i_i_264/CO[3]
                         net (fo=1, routed)           0.000     9.534    cpu/data_path/register_bank/regfile/RegFile_i_i_264_n_1
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.651 r  cpu/data_path/register_bank/regfile/RegFile_i_i_255/CO[3]
                         net (fo=1, routed)           0.000     9.651    cpu/data_path/register_bank/regfile/RegFile_i_i_255_n_1
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.870 r  cpu/data_path/register_bank/regfile/RegFile_i_i_244/O[0]
                         net (fo=2, routed)           0.907    10.776    cpu/ctrl_unit/data2[10]
    SLICE_X14Y40         LUT6 (Prop_lut6_I1_O)        0.295    11.071 r  cpu/ctrl_unit/RegFile_i_i_139/O
                         net (fo=1, routed)           0.780    11.851    cpu/ctrl_unit/RegFile_i_i_139_n_1
    SLICE_X14Y42         LUT6 (Prop_lut6_I1_O)        0.124    11.975 r  cpu/ctrl_unit/RegFile_i_i_57/O
                         net (fo=2, routed)           0.309    12.284    cpu/data_path/Instruction_Register/blk_mem_gen_0[8]
    SLICE_X15Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.408 r  cpu/data_path/Instruction_Register/RegFile_i_i_16/O
                         net (fo=3, routed)           0.612    13.020    cpu/data_path/Instruction_Register/dina_0[16]
    SLICE_X8Y41          LUT4 (Prop_lut4_I2_O)        0.124    13.144 r  cpu/data_path/Instruction_Register/memoryAf_i_i_29/O
                         net (fo=1, routed)           0.520    13.665    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[0]
    RAMB18_X0Y18         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     9.944    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.426    10.370    
                         clock uncertainty           -0.035    10.335    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.737     9.598    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                         -13.665    
  -------------------------------------------------------------------
                         slack                                 -4.067    

Slack (VIOLATED) :        -4.049ns  (required time - arrival time)
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/Program_Counter/PClow_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk fall@2.500ns - clk rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 4.630ns (71.816%)  route 1.817ns (28.184%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 7.400 - 2.500 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.723     5.392    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.846 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=15, routed)          0.870     8.717    cpu/data_path/Instruction_Register/doutb_0[1]
    SLICE_X8Y35          LUT2 (Prop_lut2_I1_O)        0.124     8.841 r  cpu/data_path/Instruction_Register/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.841    cpu/data_path/Program_Counter/PChigh_reg[3]_0[1]
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.374 r  cpu/data_path/Program_Counter/PC0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.374    cpu/data_path/Program_Counter/PC0_inferred__1/i__carry_n_1
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.593 r  cpu/data_path/Program_Counter/PC0_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.521    10.113    cpu/data_path/Program_Counter/data4[4]
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671    10.784 r  cpu/data_path/Program_Counter/PClow_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.784    cpu/data_path/Instruction_Register/CO[0]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.107 r  cpu/data_path/Instruction_Register/PClow_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.426    11.533    cpu/ctrl_unit/PClow_reg[7][1]
    SLICE_X11Y38         LUT5 (Prop_lut5_I1_O)        0.306    11.839 r  cpu/ctrl_unit/PClow[6]_i_1/O
                         net (fo=1, routed)           0.000    11.839    cpu/data_path/Program_Counter/PClow_reg[7]_3[5]
    SLICE_X11Y38         FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507     7.399    cpu/data_path/Program_Counter/CLK
    SLICE_X11Y38         FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.391     7.791    
                         clock uncertainty           -0.035     7.755    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)        0.035     7.790    cpu/data_path/Program_Counter/PClow_reg[6]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                 -4.049    

Slack (VIOLATED) :        -4.047ns  (required time - arrival time)
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 4.582ns (55.516%)  route 3.672ns (44.484%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.723     5.392    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.846 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=15, routed)          0.797     8.643    cpu/data_path/register_bank/regfile/doutb_0[1]
    SLICE_X6Y36          LUT2 (Prop_lut2_I1_O)        0.124     8.767 r  cpu/data_path/register_bank/regfile/Z_reg_i_37/O
                         net (fo=1, routed)           0.000     8.767    cpu/data_path/register_bank/regfile/Z_reg_i_37_n_1
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.300 r  cpu/data_path/register_bank/regfile/Z_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.300    cpu/data_path/register_bank/regfile/Z_reg_i_22_n_1
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.417 r  cpu/data_path/register_bank/regfile/RegFile_i_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.417    cpu/data_path/register_bank/regfile/RegFile_i_i_279_n_1
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.534 r  cpu/data_path/register_bank/regfile/RegFile_i_i_264/CO[3]
                         net (fo=1, routed)           0.000     9.534    cpu/data_path/register_bank/regfile/RegFile_i_i_264_n_1
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.651 r  cpu/data_path/register_bank/regfile/RegFile_i_i_255/CO[3]
                         net (fo=1, routed)           0.000     9.651    cpu/data_path/register_bank/regfile/RegFile_i_i_255_n_1
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.768 r  cpu/data_path/register_bank/regfile/RegFile_i_i_244/CO[3]
                         net (fo=1, routed)           0.000     9.768    cpu/data_path/register_bank/regfile/RegFile_i_i_244_n_1
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  cpu/data_path/register_bank/regfile/RegFile_i_i_224/CO[3]
                         net (fo=1, routed)           0.000     9.885    cpu/data_path/register_bank/regfile/RegFile_i_i_224_n_1
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.104 r  cpu/data_path/register_bank/regfile/RegFile_i_i_215/O[0]
                         net (fo=2, routed)           0.608    10.711    cpu/ctrl_unit/data2[17]
    SLICE_X9Y46          LUT6 (Prop_lut6_I1_O)        0.295    11.006 r  cpu/ctrl_unit/RegFile_i_i_107/O
                         net (fo=1, routed)           0.803    11.809    cpu/ctrl_unit/RegFile_i_i_107_n_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124    11.933 r  cpu/ctrl_unit/RegFile_i_i_49/O
                         net (fo=2, routed)           0.460    12.394    cpu/data_path/Instruction_Register/blk_mem_gen_0[13]
    SLICE_X6Y46          LUT6 (Prop_lut6_I2_O)        0.124    12.518 r  cpu/data_path/Instruction_Register/RegFile_i_i_8/O
                         net (fo=3, routed)           0.494    13.012    cpu/data_path/Instruction_Register/dina_0[24]
    SLICE_X7Y46          LUT4 (Prop_lut4_I2_O)        0.124    13.136 r  cpu/data_path/Instruction_Register/memoryAf_i_i_21/O
                         net (fo=1, routed)           0.510    13.646    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y18         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     9.945    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.426    10.371    
                         clock uncertainty           -0.035    10.336    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737     9.599    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                         -13.646    
  -------------------------------------------------------------------
                         slack                                 -4.047    

Slack (VIOLATED) :        -4.041ns  (required time - arrival time)
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/Program_Counter/PClow_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk fall@2.500ns - clk rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 4.530ns (70.364%)  route 1.908ns (29.636%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 7.400 - 2.500 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.723     5.392    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.846 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=15, routed)          0.870     8.717    cpu/data_path/Instruction_Register/doutb_0[1]
    SLICE_X8Y35          LUT2 (Prop_lut2_I1_O)        0.124     8.841 r  cpu/data_path/Instruction_Register/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.841    cpu/data_path/Program_Counter/PChigh_reg[3]_0[1]
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.374 r  cpu/data_path/Program_Counter/PC0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.374    cpu/data_path/Program_Counter/PC0_inferred__1/i__carry_n_1
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.613 r  cpu/data_path/Program_Counter/PC0_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.604    10.217    cpu/data_path/Instruction_Register/data4[1]
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    11.096 r  cpu/data_path/Instruction_Register/PClow_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.434    11.529    cpu/ctrl_unit/PClow_reg[7][2]
    SLICE_X11Y38         LUT5 (Prop_lut5_I1_O)        0.301    11.830 r  cpu/ctrl_unit/PClow[7]_i_1/O
                         net (fo=1, routed)           0.000    11.830    cpu/data_path/Program_Counter/PClow_reg[7]_3[6]
    SLICE_X11Y38         FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507     7.399    cpu/data_path/Program_Counter/CLK
    SLICE_X11Y38         FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.391     7.791    
                         clock uncertainty           -0.035     7.755    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)        0.034     7.789    cpu/data_path/Program_Counter/PClow_reg[7]
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                         -11.830    
  -------------------------------------------------------------------
                         slack                                 -4.041    

Slack (VIOLATED) :        -4.018ns  (required time - arrival time)
  Source:                 cpu/data_path/Instruction_Register/IR_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        5.736ns  (logic 2.943ns (51.309%)  route 2.793ns (48.691%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 7.846 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     3.992 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     6.068    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.169 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.677     7.846    cpu/data_path/Instruction_Register/CLK
    SLICE_X9Y34          FDRE                                         r  cpu/data_path/Instruction_Register/IR_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.459     8.305 r  cpu/data_path/Instruction_Register/IR_reg[1]/Q
                         net (fo=23, routed)          0.622     8.927    cpu/data_path/register_bank/regfile/Z_reg_i_24[1]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.051 r  cpu/data_path/register_bank/regfile/RegFile_i_i_293/O
                         net (fo=1, routed)           0.000     9.051    cpu/data_path/register_bank/regfile/RegFile_i_i_293_n_1
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.584 r  cpu/data_path/register_bank/regfile/RegFile_i_i_196/CO[3]
                         net (fo=1, routed)           0.000     9.584    cpu/data_path/register_bank/regfile/RegFile_i_i_196_n_1
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  cpu/data_path/register_bank/regfile/RegFile_i_i_183/CO[3]
                         net (fo=1, routed)           0.000     9.701    cpu/data_path/register_bank/regfile/RegFile_i_i_183_n_1
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  cpu/data_path/register_bank/regfile/RegFile_i_i_267/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/data_path/register_bank/regfile/RegFile_i_i_267_n_1
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.935 r  cpu/data_path/register_bank/regfile/RegFile_i_i_256/CO[3]
                         net (fo=1, routed)           0.000     9.935    cpu/data_path/register_bank/regfile/RegFile_i_i_256_n_1
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  cpu/data_path/register_bank/regfile/RegFile_i_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.052    cpu/data_path/register_bank/regfile/RegFile_i_i_227_n_1
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  cpu/data_path/register_bank/regfile/RegFile_i_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.169    cpu/data_path/register_bank/regfile/RegFile_i_i_109_n_1
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.286 r  cpu/data_path/register_bank/regfile/C_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.286    cpu/data_path/register_bank/regfile/C_reg_i_16_n_1
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.609 r  cpu/data_path/register_bank/regfile/C_reg_i_10/O[1]
                         net (fo=1, routed)           0.458    11.067    cpu/data_path/register_bank/regfile/arith_logic_unit/data3[29]
    SLICE_X8Y43          LUT4 (Prop_lut4_I3_O)        0.306    11.373 f  cpu/data_path/register_bank/regfile/RegFile_i_i_208/O
                         net (fo=1, routed)           0.161    11.533    cpu/data_path/register_bank/regfile/RegFile_i_i_208_n_1
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.124    11.657 r  cpu/data_path/register_bank/regfile/RegFile_i_i_80/O
                         net (fo=1, routed)           0.555    12.212    cpu/ctrl_unit/RegFile_i_i_3
    SLICE_X7Y45          LUT5 (Prop_lut5_I0_O)        0.124    12.336 r  cpu/ctrl_unit/RegFile_i_i_44/O
                         net (fo=2, routed)           0.375    12.711    cpu/data_path/Instruction_Register/blk_mem_gen_0[15]
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.124    12.835 r  cpu/data_path/Instruction_Register/RegFile_i_i_3/O
                         net (fo=3, routed)           0.317    13.153    cpu/data_path/Instruction_Register/dina_0[29]
    SLICE_X6Y46          LUT4 (Prop_lut4_I2_O)        0.124    13.277 r  cpu/data_path/Instruction_Register/memoryAf_i_i_16/O
                         net (fo=1, routed)           0.305    13.582    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y18         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     9.945    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.391    10.336    
                         clock uncertainty           -0.035    10.301    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[9])
                                                     -0.737     9.564    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                         -13.582    
  -------------------------------------------------------------------
                         slack                                 -4.018    

Slack (VIOLATED) :        -4.000ns  (required time - arrival time)
  Source:                 cpu/data_path/Instruction_Register/IR_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        5.717ns  (logic 2.585ns (45.215%)  route 3.132ns (54.785%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 7.846 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     3.992 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     6.068    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.169 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.677     7.846    cpu/data_path/Instruction_Register/CLK
    SLICE_X9Y34          FDRE                                         r  cpu/data_path/Instruction_Register/IR_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.459     8.305 r  cpu/data_path/Instruction_Register/IR_reg[1]/Q
                         net (fo=23, routed)          0.622     8.927    cpu/data_path/register_bank/regfile/Z_reg_i_24[1]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.051 r  cpu/data_path/register_bank/regfile/RegFile_i_i_293/O
                         net (fo=1, routed)           0.000     9.051    cpu/data_path/register_bank/regfile/RegFile_i_i_293_n_1
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.584 r  cpu/data_path/register_bank/regfile/RegFile_i_i_196/CO[3]
                         net (fo=1, routed)           0.000     9.584    cpu/data_path/register_bank/regfile/RegFile_i_i_196_n_1
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  cpu/data_path/register_bank/regfile/RegFile_i_i_183/CO[3]
                         net (fo=1, routed)           0.000     9.701    cpu/data_path/register_bank/regfile/RegFile_i_i_183_n_1
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  cpu/data_path/register_bank/regfile/RegFile_i_i_267/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/data_path/register_bank/regfile/RegFile_i_i_267_n_1
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.935 r  cpu/data_path/register_bank/regfile/RegFile_i_i_256/CO[3]
                         net (fo=1, routed)           0.000     9.935    cpu/data_path/register_bank/regfile/RegFile_i_i_256_n_1
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  cpu/data_path/register_bank/regfile/RegFile_i_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.052    cpu/data_path/register_bank/regfile/RegFile_i_i_227_n_1
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.375 r  cpu/data_path/register_bank/regfile/RegFile_i_i_109/O[1]
                         net (fo=1, routed)           0.655    11.030    cpu/ctrl_unit/data3_0[10]
    SLICE_X8Y44          LUT5 (Prop_lut5_I4_O)        0.306    11.336 r  cpu/ctrl_unit/RegFile_i_i_116/O
                         net (fo=1, routed)           0.416    11.752    cpu/ctrl_unit/RegFile_i_i_116_n_1
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.876 r  cpu/ctrl_unit/RegFile_i_i_52/O
                         net (fo=2, routed)           0.316    12.192    cpu/data_path/Instruction_Register/blk_mem_gen_0[12]
    SLICE_X8Y42          LUT6 (Prop_lut6_I2_O)        0.124    12.316 r  cpu/data_path/Instruction_Register/RegFile_i_i_11/O
                         net (fo=3, routed)           0.637    12.953    cpu/data_path/Instruction_Register/dina_0[21]
    SLICE_X7Y45          LUT4 (Prop_lut4_I2_O)        0.124    13.077 r  cpu/data_path/Instruction_Register/memoryAf_i_i_24/O
                         net (fo=1, routed)           0.486    13.563    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[5]
    RAMB18_X0Y18         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     9.944    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.391    10.335    
                         clock uncertainty           -0.035    10.300    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.737     9.563    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.563    
                         arrival time                         -13.563    
  -------------------------------------------------------------------
                         slack                                 -4.000    

Slack (VIOLATED) :        -3.918ns  (required time - arrival time)
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/Program_Counter/PClow_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk fall@2.500ns - clk rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 4.407ns (69.261%)  route 1.956ns (30.739%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 7.396 - 2.500 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.723     5.392    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.846 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=15, routed)          0.870     8.717    cpu/data_path/Instruction_Register/doutb_0[1]
    SLICE_X8Y35          LUT2 (Prop_lut2_I1_O)        0.124     8.841 r  cpu/data_path/Instruction_Register/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.841    cpu/data_path/Program_Counter/PChigh_reg[3]_0[1]
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.419 r  cpu/data_path/Program_Counter/PC0_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.447     9.866    cpu/data_path/Program_Counter/data4[2]
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.944    10.810 r  cpu/data_path/Program_Counter/PClow_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.638    11.448    cpu/ctrl_unit/O[3]
    SLICE_X12Y33         LUT5 (Prop_lut5_I1_O)        0.307    11.755 r  cpu/ctrl_unit/PClow[4]_i_1/O
                         net (fo=1, routed)           0.000    11.755    cpu/data_path/Program_Counter/PClow_reg[7]_3[3]
    SLICE_X12Y33         FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.503     7.395    cpu/data_path/Program_Counter/CLK
    SLICE_X12Y33         FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.391     7.787    
                         clock uncertainty           -0.035     7.751    
    SLICE_X12Y33         FDRE (Setup_fdre_C_D)        0.086     7.837    cpu/data_path/Program_Counter/PClow_reg[4]
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                         -11.755    
  -------------------------------------------------------------------
                         slack                                 -3.918    

Slack (VIOLATED) :        -3.828ns  (required time - arrival time)
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/Program_Counter/PClow_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk fall@2.500ns - clk rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 4.515ns (72.548%)  route 1.708ns (27.452%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 7.400 - 2.500 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.723     5.392    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.846 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=15, routed)          0.870     8.717    cpu/data_path/Instruction_Register/doutb_0[1]
    SLICE_X8Y35          LUT2 (Prop_lut2_I1_O)        0.124     8.841 r  cpu/data_path/Instruction_Register/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.841    cpu/data_path/Program_Counter/PChigh_reg[3]_0[1]
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.374 r  cpu/data_path/Program_Counter/PC0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.374    cpu/data_path/Program_Counter/PC0_inferred__1/i__carry_n_1
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.593 r  cpu/data_path/Program_Counter/PC0_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.521    10.113    cpu/data_path/Program_Counter/data4[4]
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671    10.784 r  cpu/data_path/Program_Counter/PClow_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.784    cpu/data_path/Instruction_Register/CO[0]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.003 r  cpu/data_path/Instruction_Register/PClow_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.318    11.321    cpu/ctrl_unit/PClow_reg[7][0]
    SLICE_X11Y38         LUT5 (Prop_lut5_I1_O)        0.295    11.616 r  cpu/ctrl_unit/PClow[5]_i_1/O
                         net (fo=1, routed)           0.000    11.616    cpu/data_path/Program_Counter/PClow_reg[7]_3[4]
    SLICE_X11Y38         FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507     7.399    cpu/data_path/Program_Counter/CLK
    SLICE_X11Y38         FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.391     7.791    
                         clock uncertainty           -0.035     7.755    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)        0.032     7.787    cpu/data_path/Program_Counter/PClow_reg[5]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                 -3.828    

Slack (VIOLATED) :        -3.797ns  (required time - arrival time)
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 3.198ns (37.653%)  route 5.295ns (62.347%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 9.939 - 5.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.723     5.392    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     7.846 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=13, routed)          1.242     9.088    cpu/data_path/register_bank/regfile/doutb_0[19]
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.124     9.212 r  cpu/data_path/register_bank/regfile/Z_reg_i_43/O
                         net (fo=1, routed)           0.670     9.883    cpu/data_path/register_bank/regfile/Z_reg_i_43_n_1
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124    10.007 r  cpu/data_path/register_bank/regfile/Z_reg_i_30/O
                         net (fo=1, routed)           1.213    11.220    cpu/data_path/register_bank/regfile/Z_reg_i_30_n_1
    SLICE_X16Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.344 r  cpu/data_path/register_bank/regfile/Z_reg_i_19/O
                         net (fo=1, routed)           0.495    11.839    cpu/data_path/register_bank/regfile/Z_reg_i_19_n_1
    SLICE_X17Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.963 r  cpu/data_path/register_bank/regfile/Z_reg_i_13/O
                         net (fo=1, routed)           0.407    12.370    cpu/ctrl_unit/gr_result_reg[0]_0
    SLICE_X17Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.494 r  cpu/ctrl_unit/Z_reg_i_6/O
                         net (fo=3, routed)           0.161    12.655    cpu/data_path/Instruction_Register/blk_mem_gen_0[0]
    SLICE_X17Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.779 r  cpu/data_path/Instruction_Register/RegFile_i_i_32/O
                         net (fo=3, routed)           1.107    13.886    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y15         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.547     9.939    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y15         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.426    10.365    
                         clock uncertainty           -0.035    10.330    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.241    10.089    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.089    
                         arrival time                         -13.886    
  -------------------------------------------------------------------
                         slack                                 -3.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Button_debounce/debounce_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Button_debounce/debounce_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.183%)  route 0.134ns (41.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.556     1.468    Button_debounce/CLK
    SLICE_X25Y55         FDRE                                         r  Button_debounce/debounce_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Button_debounce/debounce_counter_reg[28]/Q
                         net (fo=4, routed)           0.134     1.743    Button_debounce/debounce_counter_reg_n_1_[28]
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.788 r  Button_debounce/debounce_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     1.788    Button_debounce/p_0_in[28]
    SLICE_X25Y55         FDRE                                         r  Button_debounce/debounce_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.984    Button_debounce/CLK
    SLICE_X25Y55         FDRE                                         r  Button_debounce/debounce_counter_reg[28]/C
                         clock pessimism             -0.516     1.468    
    SLICE_X25Y55         FDRE (Hold_fdre_C_D)         0.092     1.560    Button_debounce/debounce_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Button_debounce/debounce_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Button_debounce/debounce_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.345%)  route 0.138ns (42.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.557     1.469    Button_debounce/CLK
    SLICE_X25Y51         FDRE                                         r  Button_debounce/debounce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Button_debounce/debounce_counter_reg[11]/Q
                         net (fo=4, routed)           0.138     1.749    Button_debounce/debounce_counter_reg_n_1_[11]
    SLICE_X25Y51         LUT5 (Prop_lut5_I3_O)        0.045     1.794 r  Button_debounce/debounce_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.794    Button_debounce/p_0_in[11]
    SLICE_X25Y51         FDRE                                         r  Button_debounce/debounce_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.985    Button_debounce/CLK
    SLICE_X25Y51         FDRE                                         r  Button_debounce/debounce_counter_reg[11]/C
                         clock pessimism             -0.516     1.469    
    SLICE_X25Y51         FDRE (Hold_fdre_C_D)         0.091     1.560    Button_debounce/debounce_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 cpu/data_path/Program_Counter/PC_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/Program_Counter/PC_isr_ret_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.312ns  (logic 0.167ns (53.568%)  route 0.145ns (46.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 4.486 - 2.500 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 3.974 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     2.760 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     3.387    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.413 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.562     3.974    cpu/data_path/Program_Counter/CLK
    SLICE_X10Y32         FDRE                                         r  cpu/data_path/Program_Counter/PC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.167     4.141 r  cpu/data_path/Program_Counter/PC_reg[0]/Q
                         net (fo=8, routed)           0.145     4.286    cpu/data_path/Program_Counter/Q[0]
    SLICE_X12Y31         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     4.486    cpu/data_path/Program_Counter/CLK
    SLICE_X12Y31         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.499     3.987    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.063     4.050    cpu/data_path/Program_Counter/PC_isr_ret_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.050    
                         arrival time                           4.286    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Button_debounce/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Button_debounce/debounce_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.489%)  route 0.143ns (43.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.557     1.469    Button_debounce/CLK
    SLICE_X22Y51         FDRE                                         r  Button_debounce/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Button_debounce/debounce_counter_reg[0]/Q
                         net (fo=3, routed)           0.143     1.754    Button_debounce/debounce_counter_reg_n_1_[0]
    SLICE_X22Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  Button_debounce/debounce_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    Button_debounce/p_0_in[0]
    SLICE_X22Y51         FDRE                                         r  Button_debounce/debounce_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.985    Button_debounce/CLK
    SLICE_X22Y51         FDRE                                         r  Button_debounce/debounce_counter_reg[0]/C
                         clock pessimism             -0.516     1.469    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.092     1.561    Button_debounce/debounce_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 spi_slave/data_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spi_slave/data_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.632%)  route 0.104ns (31.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.556     1.468    spi_slave/CLK
    SLICE_X22Y32         FDRE                                         r  spi_slave/data_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  spi_slave/data_counter_reg[4]/Q
                         net (fo=4, routed)           0.104     1.700    spi_slave/data_counter_reg[4]
    SLICE_X22Y32         LUT6 (Prop_lut6_I5_O)        0.099     1.799 r  spi_slave/data_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.799    spi_slave/p_0_in[5]
    SLICE_X22Y32         FDRE                                         r  spi_slave/data_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.822     1.981    spi_slave/CLK
    SLICE_X22Y32         FDRE                                         r  spi_slave/data_counter_reg[5]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.092     1.560    spi_slave/data_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 spi_slave/CDC/cdc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spi_slave/CDC/cdc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.472    spi_slave/CDC/CLK
    SLICE_X23Y39         FDCE                                         r  spi_slave/CDC/cdc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  spi_slave/CDC/cdc_reg[0]/Q
                         net (fo=1, routed)           0.170     1.783    spi_slave/CDC/cdc_reg_n_1_[0]
    SLICE_X23Y39         FDCE                                         r  spi_slave/CDC/cdc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.987    spi_slave/CDC/CLK
    SLICE_X23Y39         FDCE                                         r  spi_slave/CDC/cdc_reg[1]/C
                         clock pessimism             -0.515     1.472    
    SLICE_X23Y39         FDCE (Hold_fdce_C_D)         0.066     1.538    spi_slave/CDC/cdc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 spi_slave/data_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spi_slave/data_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.135%)  route 0.196ns (50.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.555     1.467    spi_slave/CLK
    SLICE_X22Y31         FDRE                                         r  spi_slave/data_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  spi_slave/data_counter_reg[1]/Q
                         net (fo=7, routed)           0.196     1.804    spi_slave/data_counter_reg[1]
    SLICE_X22Y32         LUT5 (Prop_lut5_I2_O)        0.048     1.852 r  spi_slave/data_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.852    spi_slave/p_0_in[4]
    SLICE_X22Y32         FDRE                                         r  spi_slave/data_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.822     1.981    spi_slave/CLK
    SLICE_X22Y32         FDRE                                         r  spi_slave/data_counter_reg[4]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.107     1.589    spi_slave/data_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Button_debounce/debounce_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Button_debounce/debounce_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.557     1.469    Button_debounce/CLK
    SLICE_X23Y52         FDRE                                         r  Button_debounce/debounce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Button_debounce/debounce_counter_reg[16]/Q
                         net (fo=4, routed)           0.168     1.779    Button_debounce/debounce_counter_reg_n_1_[16]
    SLICE_X23Y52         LUT5 (Prop_lut5_I3_O)        0.045     1.824 r  Button_debounce/debounce_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.824    Button_debounce/p_0_in[16]
    SLICE_X23Y52         FDRE                                         r  Button_debounce/debounce_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.985    Button_debounce/CLK
    SLICE_X23Y52         FDRE                                         r  Button_debounce/debounce_counter_reg[16]/C
                         clock pessimism             -0.516     1.469    
    SLICE_X23Y52         FDRE (Hold_fdre_C_D)         0.091     1.560    Button_debounce/debounce_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cpu/data_path/Program_Counter/PC_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/Program_Counter/PC_isr_ret_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.338ns  (logic 0.146ns (43.177%)  route 0.192ns (56.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 4.486 - 2.500 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 3.972 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     2.760 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     3.387    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.413 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     3.972    cpu/data_path/Program_Counter/CLK
    SLICE_X11Y30         FDRE                                         r  cpu/data_path/Program_Counter/PC_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.146     4.118 r  cpu/data_path/Program_Counter/PC_reg[3]/Q
                         net (fo=11, routed)          0.192     4.310    cpu/data_path/Program_Counter/Q[3]
    SLICE_X12Y31         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     4.486    cpu/data_path/Program_Counter/CLK
    SLICE_X12Y31         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.499     3.987    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.056     4.043    cpu/data_path/Program_Counter/PC_isr_ret_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.043    
                         arrival time                           4.310    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Button_debounce/debounce_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Button_debounce/debounce_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.557     1.469    Button_debounce/CLK
    SLICE_X25Y50         FDRE                                         r  Button_debounce/debounce_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Button_debounce/debounce_counter_reg[5]/Q
                         net (fo=3, routed)           0.179     1.790    Button_debounce/debounce_counter_reg_n_1_[5]
    SLICE_X25Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.835 r  Button_debounce/debounce_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.835    Button_debounce/p_0_in[5]
    SLICE_X25Y50         FDRE                                         r  Button_debounce/debounce_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.985    Button_debounce/CLK
    SLICE_X25Y50         FDRE                                         r  Button_debounce/debounce_counter_reg[5]/C
                         clock pessimism             -0.516     1.469    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.091     1.560    Button_debounce/debounce_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y14    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y14    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y15    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y15    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y18    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y18    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y17    memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y17    memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X19Y33    Button_debounce/button_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y33    Button_debounce/button_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y33    Button_debounce/button_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X22Y51    Button_debounce/button_pressed_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X22Y51    Button_debounce/button_pressed_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X22Y51    Button_debounce/counter_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X22Y51    Button_debounce/counter_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X22Y51    Button_debounce/debounce_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X22Y51    Button_debounce/debounce_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X23Y51    Button_debounce/debounce_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X23Y51    Button_debounce/debounce_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y33    Button_debounce/button_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y33    Button_debounce/button_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X22Y51    Button_debounce/button_pressed_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X22Y51    Button_debounce/button_pressed_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X22Y51    Button_debounce/counter_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X22Y51    Button_debounce/counter_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X22Y51    Button_debounce/debounce_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X22Y51    Button_debounce/debounce_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X23Y51    Button_debounce/debounce_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X23Y51    Button_debounce/debounce_counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/arith_logic_unit/Z_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.820ns  (logic 4.357ns (40.266%)  route 6.463ns (59.734%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.723     5.392    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y15         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.846 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=5, routed)           0.805     8.651    cpu/data_path/register_bank/regfile/doutb_1[0]
    SLICE_X7Y36          LUT2 (Prop_lut2_I1_O)        0.124     8.775 r  cpu/data_path/register_bank/regfile/Z_reg_i_29/O
                         net (fo=1, routed)           0.000     8.775    cpu/data_path/register_bank/regfile/Z_reg_i_29_n_1
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.307 r  cpu/data_path/register_bank/regfile/Z_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.307    cpu/data_path/register_bank/regfile/Z_reg_i_18_n_1
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  cpu/data_path/register_bank/regfile/RegFile_i_i_282/CO[3]
                         net (fo=1, routed)           0.000     9.421    cpu/data_path/register_bank/regfile/RegFile_i_i_282_n_1
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.755 f  cpu/data_path/register_bank/regfile/RegFile_i_i_268/O[1]
                         net (fo=1, routed)           1.121    10.876    cpu/data_path/register_bank/regfile/arith_logic_unit/data0[9]
    SLICE_X19Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.179 f  cpu/data_path/register_bank/regfile/RegFile_i_i_172/O
                         net (fo=1, routed)           0.616    11.796    cpu/ctrl_unit/RegFile_i_i_23_0
    SLICE_X18Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.920 f  cpu/ctrl_unit/RegFile_i_i_64/O
                         net (fo=2, routed)           1.394    13.313    cpu/data_path/register_bank/regfile/Z_reg_i_4_0[1]
    SLICE_X13Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.437 f  cpu/data_path/register_bank/regfile/Z_reg_i_7/O
                         net (fo=1, routed)           1.107    14.545    cpu/ctrl_unit/Z_reg_i_1_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.669 f  cpu/ctrl_unit/Z_reg_i_3/O
                         net (fo=1, routed)           0.908    15.576    cpu/ctrl_unit/Z_reg_i_3_n_1
    SLICE_X18Y38         LUT4 (Prop_lut4_I0_O)        0.124    15.700 r  cpu/ctrl_unit/Z_reg_i_1/O
                         net (fo=1, routed)           0.512    16.213    cpu/data_path/arith_logic_unit/PClow[0]_i_7
    SLICE_X17Y38         LDCE                                         r  cpu/data_path/arith_logic_unit/Z_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/arith_logic_unit/V_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.086ns  (logic 4.661ns (51.301%)  route 4.425ns (48.699%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.723     5.392    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y15         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.846 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=5, routed)           0.805     8.651    cpu/data_path/register_bank/regfile/doutb_1[0]
    SLICE_X7Y36          LUT2 (Prop_lut2_I1_O)        0.124     8.775 r  cpu/data_path/register_bank/regfile/Z_reg_i_29/O
                         net (fo=1, routed)           0.000     8.775    cpu/data_path/register_bank/regfile/Z_reg_i_29_n_1
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.307 r  cpu/data_path/register_bank/regfile/Z_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.307    cpu/data_path/register_bank/regfile/Z_reg_i_18_n_1
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  cpu/data_path/register_bank/regfile/RegFile_i_i_282/CO[3]
                         net (fo=1, routed)           0.000     9.421    cpu/data_path/register_bank/regfile/RegFile_i_i_282_n_1
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.535 r  cpu/data_path/register_bank/regfile/RegFile_i_i_268/CO[3]
                         net (fo=1, routed)           0.000     9.535    cpu/data_path/register_bank/regfile/RegFile_i_i_268_n_1
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  cpu/data_path/register_bank/regfile/RegFile_i_i_254/CO[3]
                         net (fo=1, routed)           0.000     9.649    cpu/data_path/register_bank/regfile/RegFile_i_i_254_n_1
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  cpu/data_path/register_bank/regfile/RegFile_i_i_243/CO[3]
                         net (fo=1, routed)           0.000     9.763    cpu/data_path/register_bank/regfile/RegFile_i_i_243_n_1
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  cpu/data_path/register_bank/regfile/RegFile_i_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.877    cpu/data_path/register_bank/regfile/RegFile_i_i_226_n_1
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.991 r  cpu/data_path/register_bank/regfile/RegFile_i_i_218/CO[3]
                         net (fo=1, routed)           0.000     9.991    cpu/data_path/register_bank/regfile/RegFile_i_i_218_n_1
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.304 r  cpu/data_path/register_bank/regfile/C_reg_i_15/O[3]
                         net (fo=1, routed)           0.740    11.045    cpu/data_path/register_bank/regfile/arith_logic_unit/data0[31]
    SLICE_X8Y44          LUT6 (Prop_lut6_I2_O)        0.306    11.351 r  cpu/data_path/register_bank/regfile/V_reg_i_4/O
                         net (fo=1, routed)           0.748    12.099    cpu/data_path/register_bank/regfile/V_reg_i_4_n_1
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124    12.223 r  cpu/data_path/register_bank/regfile/V_reg_i_2/O
                         net (fo=3, routed)           1.458    13.681    cpu/data_path/register_bank/regfile/result[12]
    SLICE_X17Y41         LUT3 (Prop_lut3_I0_O)        0.124    13.805 r  cpu/data_path/register_bank/regfile/V_reg_i_1/O
                         net (fo=1, routed)           0.673    14.478    cpu/data_path/arith_logic_unit/V0
    SLICE_X17Y38         LDCE                                         r  cpu/data_path/arith_logic_unit/V_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gr_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gr_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.870ns  (logic 3.941ns (44.437%)  route 4.928ns (55.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.680     5.349    cpu/CLK
    SLICE_X9Y37          FDRE                                         r  cpu/gr_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  cpu/gr_result_reg[2]/Q
                         net (fo=1, routed)           4.928    10.733    gr_result_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    14.219 r  gr_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.219    gr_result[2]
    G14                                                               r  gr_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/arith_logic_unit/C_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.205ns  (logic 4.676ns (56.992%)  route 3.529ns (43.008%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.723     5.392    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y15         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.846 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=5, routed)           0.805     8.651    cpu/data_path/register_bank/regfile/doutb_1[0]
    SLICE_X7Y36          LUT2 (Prop_lut2_I1_O)        0.124     8.775 r  cpu/data_path/register_bank/regfile/Z_reg_i_29/O
                         net (fo=1, routed)           0.000     8.775    cpu/data_path/register_bank/regfile/Z_reg_i_29_n_1
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.307 r  cpu/data_path/register_bank/regfile/Z_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.307    cpu/data_path/register_bank/regfile/Z_reg_i_18_n_1
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  cpu/data_path/register_bank/regfile/RegFile_i_i_282/CO[3]
                         net (fo=1, routed)           0.000     9.421    cpu/data_path/register_bank/regfile/RegFile_i_i_282_n_1
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.535 r  cpu/data_path/register_bank/regfile/RegFile_i_i_268/CO[3]
                         net (fo=1, routed)           0.000     9.535    cpu/data_path/register_bank/regfile/RegFile_i_i_268_n_1
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  cpu/data_path/register_bank/regfile/RegFile_i_i_254/CO[3]
                         net (fo=1, routed)           0.000     9.649    cpu/data_path/register_bank/regfile/RegFile_i_i_254_n_1
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  cpu/data_path/register_bank/regfile/RegFile_i_i_243/CO[3]
                         net (fo=1, routed)           0.000     9.763    cpu/data_path/register_bank/regfile/RegFile_i_i_243_n_1
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  cpu/data_path/register_bank/regfile/RegFile_i_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.877    cpu/data_path/register_bank/regfile/RegFile_i_i_226_n_1
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.991 r  cpu/data_path/register_bank/regfile/RegFile_i_i_218/CO[3]
                         net (fo=1, routed)           0.000     9.991    cpu/data_path/register_bank/regfile/RegFile_i_i_218_n_1
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.105 r  cpu/data_path/register_bank/regfile/C_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.105    cpu/data_path/register_bank/regfile/C_reg_i_15_n_1
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.376 r  cpu/data_path/register_bank/regfile/C_reg_i_9/CO[0]
                         net (fo=1, routed)           0.974    11.350    cpu/data_path/register_bank/regfile/arith_logic_unit/data0[32]
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.373    11.723 r  cpu/data_path/register_bank/regfile/C_reg_i_2/O
                         net (fo=1, routed)           0.853    12.576    cpu/ctrl_unit/C_reg
    SLICE_X14Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.700 r  cpu/ctrl_unit/C_reg_i_1/O
                         net (fo=2, routed)           0.897    13.597    cpu/data_path/arith_logic_unit/PClow[0]_i_8
    SLICE_X14Y34         LDCE                                         r  cpu/data_path/arith_logic_unit/C_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/arith_logic_unit/N_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.199ns  (logic 4.676ns (57.033%)  route 3.523ns (42.967%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.723     5.392    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y15         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.846 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=5, routed)           0.805     8.651    cpu/data_path/register_bank/regfile/doutb_1[0]
    SLICE_X7Y36          LUT2 (Prop_lut2_I1_O)        0.124     8.775 r  cpu/data_path/register_bank/regfile/Z_reg_i_29/O
                         net (fo=1, routed)           0.000     8.775    cpu/data_path/register_bank/regfile/Z_reg_i_29_n_1
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.307 r  cpu/data_path/register_bank/regfile/Z_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.307    cpu/data_path/register_bank/regfile/Z_reg_i_18_n_1
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  cpu/data_path/register_bank/regfile/RegFile_i_i_282/CO[3]
                         net (fo=1, routed)           0.000     9.421    cpu/data_path/register_bank/regfile/RegFile_i_i_282_n_1
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.535 r  cpu/data_path/register_bank/regfile/RegFile_i_i_268/CO[3]
                         net (fo=1, routed)           0.000     9.535    cpu/data_path/register_bank/regfile/RegFile_i_i_268_n_1
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  cpu/data_path/register_bank/regfile/RegFile_i_i_254/CO[3]
                         net (fo=1, routed)           0.000     9.649    cpu/data_path/register_bank/regfile/RegFile_i_i_254_n_1
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  cpu/data_path/register_bank/regfile/RegFile_i_i_243/CO[3]
                         net (fo=1, routed)           0.000     9.763    cpu/data_path/register_bank/regfile/RegFile_i_i_243_n_1
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  cpu/data_path/register_bank/regfile/RegFile_i_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.877    cpu/data_path/register_bank/regfile/RegFile_i_i_226_n_1
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.991 r  cpu/data_path/register_bank/regfile/RegFile_i_i_218/CO[3]
                         net (fo=1, routed)           0.000     9.991    cpu/data_path/register_bank/regfile/RegFile_i_i_218_n_1
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.105 r  cpu/data_path/register_bank/regfile/C_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.105    cpu/data_path/register_bank/regfile/C_reg_i_15_n_1
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.376 r  cpu/data_path/register_bank/regfile/C_reg_i_9/CO[0]
                         net (fo=1, routed)           0.974    11.350    cpu/data_path/register_bank/regfile/arith_logic_unit/data0[32]
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.373    11.723 r  cpu/data_path/register_bank/regfile/C_reg_i_2/O
                         net (fo=1, routed)           0.853    12.576    cpu/ctrl_unit/C_reg
    SLICE_X14Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.700 r  cpu/ctrl_unit/C_reg_i_1/O
                         net (fo=2, routed)           0.891    13.591    cpu/data_path/arith_logic_unit/PClow[0]_i_8
    SLICE_X15Y34         LDCE                                         r  cpu/data_path/arith_logic_unit/N_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gr_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gr_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.055ns  (logic 3.966ns (49.234%)  route 4.089ns (50.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.675     5.344    cpu/CLK
    SLICE_X19Y39         FDRE                                         r  cpu/gr_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  cpu/gr_result_reg[3]/Q
                         net (fo=1, routed)           4.089     9.889    gr_result_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    13.399 r  gr_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.399    gr_result[3]
    D18                                                               r  gr_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gr_result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gr_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.981ns  (logic 3.987ns (57.117%)  route 2.994ns (42.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.674     5.343    cpu/CLK
    SLICE_X19Y38         FDRE                                         r  cpu/gr_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456     5.799 r  cpu/gr_result_reg[0]/Q
                         net (fo=1, routed)           2.994     8.792    gr_result_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    12.323 r  gr_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.323    gr_result[0]
    M14                                                               r  gr_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gr_result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gr_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.954ns  (logic 3.995ns (57.454%)  route 2.958ns (42.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.675     5.344    cpu/CLK
    SLICE_X19Y39         FDRE                                         r  cpu/gr_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  cpu/gr_result_reg[1]/Q
                         net (fo=1, routed)           2.958     8.758    gr_result_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    12.297 r  gr_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.297    gr_result[1]
    M15                                                               r  gr_result[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/arith_logic_unit/N_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.101ns  (logic 0.231ns (20.990%)  route 0.870ns (79.010%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.476    cpu/ctrl_unit/CLK
    SLICE_X18Y41         FDRE                                         r  cpu/ctrl_unit/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  cpu/ctrl_unit/state_reg[1]/Q
                         net (fo=59, routed)          0.463     2.081    cpu/ctrl_unit/state[1]
    SLICE_X14Y44         LUT5 (Prop_lut5_I4_O)        0.045     2.126 f  cpu/ctrl_unit/C_reg_i_6/O
                         net (fo=1, routed)           0.059     2.184    cpu/ctrl_unit/C_reg_i_6_n_1
    SLICE_X14Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.229 r  cpu/ctrl_unit/C_reg_i_1/O
                         net (fo=2, routed)           0.347     2.577    cpu/data_path/arith_logic_unit/PClow[0]_i_8
    SLICE_X15Y34         LDCE                                         r  cpu/data_path/arith_logic_unit/N_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/arith_logic_unit/C_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.106ns  (logic 0.231ns (20.879%)  route 0.875ns (79.121%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.476    cpu/ctrl_unit/CLK
    SLICE_X18Y41         FDRE                                         r  cpu/ctrl_unit/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  cpu/ctrl_unit/state_reg[1]/Q
                         net (fo=59, routed)          0.463     2.081    cpu/ctrl_unit/state[1]
    SLICE_X14Y44         LUT5 (Prop_lut5_I4_O)        0.045     2.126 f  cpu/ctrl_unit/C_reg_i_6/O
                         net (fo=1, routed)           0.059     2.184    cpu/ctrl_unit/C_reg_i_6_n_1
    SLICE_X14Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.229 r  cpu/ctrl_unit/C_reg_i_1/O
                         net (fo=2, routed)           0.353     2.583    cpu/data_path/arith_logic_unit/PClow[0]_i_8
    SLICE_X14Y34         LDCE                                         r  cpu/data_path/arith_logic_unit/C_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/arith_logic_unit/Z_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.489ns  (logic 0.299ns (20.084%)  route 1.190ns (79.916%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.476    cpu/ctrl_unit/CLK
    SLICE_X16Y42         FDSE                                         r  cpu/ctrl_unit/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDSE (Prop_fdse_C_Q)         0.164     1.640 f  cpu/ctrl_unit/state_reg[0]/Q
                         net (fo=75, routed)          0.207     1.848    cpu/ctrl_unit/state[0]
    SLICE_X17Y42         LUT5 (Prop_lut5_I1_O)        0.045     1.893 f  cpu/ctrl_unit/n_0_470_BUFG_inst_i_1/O
                         net (fo=48, routed)          0.472     2.364    cpu/ctrl_unit/state_reg[3]_2
    SLICE_X17Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.409 f  cpu/ctrl_unit/Z_reg_i_6/O
                         net (fo=3, routed)           0.349     2.758    cpu/ctrl_unit/result[0]
    SLICE_X18Y38         LUT4 (Prop_lut4_I3_O)        0.045     2.803 r  cpu/ctrl_unit/Z_reg_i_1/O
                         net (fo=1, routed)           0.161     2.965    cpu/data_path/arith_logic_unit/PClow[0]_i_7
    SLICE_X17Y38         LDCE                                         r  cpu/data_path/arith_logic_unit/Z_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/arith_logic_unit/V_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 0.630ns (38.243%)  route 1.017ns (61.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.608     1.521    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[15])
                                                      0.585     2.106 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[15]
                         net (fo=14, routed)          0.773     2.878    cpu/data_path/register_bank/regfile/doutb_0[31]
    SLICE_X17Y41         LUT3 (Prop_lut3_I1_O)        0.045     2.923 r  cpu/data_path/register_bank/regfile/V_reg_i_1/O
                         net (fo=1, routed)           0.245     3.168    cpu/data_path/arith_logic_unit/V0
    SLICE_X17Y38         LDCE                                         r  cpu/data_path/arith_logic_unit/V_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gr_result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gr_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.381ns (58.978%)  route 0.960ns (41.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.475    cpu/CLK
    SLICE_X19Y39         FDRE                                         r  cpu/gr_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  cpu/gr_result_reg[1]/Q
                         net (fo=1, routed)           0.960     2.577    gr_result_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.817 r  gr_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.817    gr_result[1]
    M15                                                               r  gr_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gr_result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gr_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.373ns (58.141%)  route 0.989ns (41.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.475    cpu/CLK
    SLICE_X19Y38         FDRE                                         r  cpu/gr_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  cpu/gr_result_reg[0]/Q
                         net (fo=1, routed)           0.989     2.605    gr_result_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.837 r  gr_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.837    gr_result[0]
    M14                                                               r  gr_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gr_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gr_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.839ns  (logic 1.352ns (47.617%)  route 1.487ns (52.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.475    cpu/CLK
    SLICE_X19Y39         FDRE                                         r  cpu/gr_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  cpu/gr_result_reg[3]/Q
                         net (fo=1, routed)           1.487     3.103    gr_result_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     4.314 r  gr_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.314    gr_result[3]
    D18                                                               r  gr_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gr_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gr_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.248ns  (logic 1.328ns (40.879%)  route 1.920ns (59.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.565     1.477    cpu/CLK
    SLICE_X9Y37          FDRE                                         r  cpu/gr_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cpu/gr_result_reg[2]/Q
                         net (fo=1, routed)           1.920     3.539    gr_result_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     4.725 r  gr_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.725    gr_result[2]
    G14                                                               r  gr_result[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/data_path/Program_Counter/PC_isr_ret_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.057ns  (logic 1.691ns (20.988%)  route 6.366ns (79.012%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 7.392 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=131, routed)         5.727     7.294    cpu/ctrl_unit/rst_IBUF
    SLICE_X17Y31         LUT2 (Prop_lut2_I0_O)        0.124     7.418 r  cpu/ctrl_unit/PC_isr_ret[7]_i_1/O
                         net (fo=8, routed)           0.639     8.057    cpu/data_path/Program_Counter/PC_isr_ret_reg[7]_1[0]
    SLICE_X12Y31         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.500     7.392    cpu/data_path/Program_Counter/CLK
    SLICE_X12Y31         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/data_path/Program_Counter/PC_isr_ret_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.057ns  (logic 1.691ns (20.988%)  route 6.366ns (79.012%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 7.392 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=131, routed)         5.727     7.294    cpu/ctrl_unit/rst_IBUF
    SLICE_X17Y31         LUT2 (Prop_lut2_I0_O)        0.124     7.418 r  cpu/ctrl_unit/PC_isr_ret[7]_i_1/O
                         net (fo=8, routed)           0.639     8.057    cpu/data_path/Program_Counter/PC_isr_ret_reg[7]_1[0]
    SLICE_X12Y31         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.500     7.392    cpu/data_path/Program_Counter/CLK
    SLICE_X12Y31         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/data_path/Program_Counter/PC_isr_ret_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.920ns  (logic 1.691ns (21.351%)  route 6.229ns (78.649%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 7.385 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=131, routed)         5.727     7.294    cpu/ctrl_unit/rst_IBUF
    SLICE_X17Y31         LUT2 (Prop_lut2_I0_O)        0.124     7.418 r  cpu/ctrl_unit/PC_isr_ret[7]_i_1/O
                         net (fo=8, routed)           0.502     7.920    cpu/data_path/Program_Counter/PC_isr_ret_reg[7]_1[0]
    SLICE_X14Y30         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.493     7.385    cpu/data_path/Program_Counter/CLK
    SLICE_X14Y30         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/data_path/Program_Counter/PC_isr_ret_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.920ns  (logic 1.691ns (21.351%)  route 6.229ns (78.649%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 7.385 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=131, routed)         5.727     7.294    cpu/ctrl_unit/rst_IBUF
    SLICE_X17Y31         LUT2 (Prop_lut2_I0_O)        0.124     7.418 r  cpu/ctrl_unit/PC_isr_ret[7]_i_1/O
                         net (fo=8, routed)           0.502     7.920    cpu/data_path/Program_Counter/PC_isr_ret_reg[7]_1[0]
    SLICE_X14Y30         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.493     7.385    cpu/data_path/Program_Counter/CLK
    SLICE_X14Y30         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/data_path/Program_Counter/PC_isr_ret_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.916ns  (logic 1.691ns (21.361%)  route 6.225ns (78.639%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 7.386 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=131, routed)         5.727     7.294    cpu/ctrl_unit/rst_IBUF
    SLICE_X17Y31         LUT2 (Prop_lut2_I0_O)        0.124     7.418 r  cpu/ctrl_unit/PC_isr_ret[7]_i_1/O
                         net (fo=8, routed)           0.498     7.916    cpu/data_path/Program_Counter/PC_isr_ret_reg[7]_1[0]
    SLICE_X14Y31         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.494     7.386    cpu/data_path/Program_Counter/CLK
    SLICE_X14Y31         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Button_debounce/debounce_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.900ns  (logic 3.502ns (44.330%)  route 4.398ns (55.670%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=131, routed)         2.845     4.412    Button_debounce/rst_IBUF
    SLICE_X23Y51         LUT2 (Prop_lut2_I1_O)        0.124     4.536 r  Button_debounce/debounce_counter0_carry_i_1/O
                         net (fo=1, routed)           0.608     5.144    Button_debounce/debounce_counter0_carry_i_1_n_1
    SLICE_X24Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.739 r  Button_debounce/debounce_counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.740    Button_debounce/debounce_counter0_carry_n_1
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.857 r  Button_debounce/debounce_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.857    Button_debounce/debounce_counter0_carry__0_n_1
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.974 r  Button_debounce/debounce_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.974    Button_debounce/debounce_counter0_carry__1_n_1
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.091 r  Button_debounce/debounce_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.091    Button_debounce/debounce_counter0_carry__2_n_1
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.208 r  Button_debounce/debounce_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.208    Button_debounce/debounce_counter0_carry__3_n_1
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.325 r  Button_debounce/debounce_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.325    Button_debounce/debounce_counter0_carry__4_n_1
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.442 r  Button_debounce/debounce_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.442    Button_debounce/debounce_counter0_carry__5_n_1
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.661 r  Button_debounce/debounce_counter0_carry__6/O[0]
                         net (fo=1, routed)           0.944     7.605    Button_debounce/data0[29]
    SLICE_X25Y53         LUT5 (Prop_lut5_I1_O)        0.295     7.900 r  Button_debounce/debounce_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     7.900    Button_debounce/p_0_in[29]
    SLICE_X25Y53         FDRE                                         r  Button_debounce/debounce_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.482     4.874    Button_debounce/CLK
    SLICE_X25Y53         FDRE                                         r  Button_debounce/debounce_counter_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Button_debounce/debounce_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.786ns  (logic 3.528ns (45.313%)  route 4.258ns (54.687%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=131, routed)         2.845     4.412    Button_debounce/rst_IBUF
    SLICE_X23Y51         LUT2 (Prop_lut2_I1_O)        0.124     4.536 r  Button_debounce/debounce_counter0_carry_i_1/O
                         net (fo=1, routed)           0.608     5.144    Button_debounce/debounce_counter0_carry_i_1_n_1
    SLICE_X24Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.739 r  Button_debounce/debounce_counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.740    Button_debounce/debounce_counter0_carry_n_1
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.857 r  Button_debounce/debounce_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.857    Button_debounce/debounce_counter0_carry__0_n_1
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.974 r  Button_debounce/debounce_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.974    Button_debounce/debounce_counter0_carry__1_n_1
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.091 r  Button_debounce/debounce_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.091    Button_debounce/debounce_counter0_carry__2_n_1
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.208 r  Button_debounce/debounce_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.208    Button_debounce/debounce_counter0_carry__3_n_1
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.325 r  Button_debounce/debounce_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.325    Button_debounce/debounce_counter0_carry__4_n_1
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.442 r  Button_debounce/debounce_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.442    Button_debounce/debounce_counter0_carry__5_n_1
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.681 r  Button_debounce/debounce_counter0_carry__6/O[2]
                         net (fo=1, routed)           0.804     7.485    Button_debounce/data0[31]
    SLICE_X25Y55         LUT4 (Prop_lut4_I1_O)        0.301     7.786 r  Button_debounce/debounce_counter[31]_i_1/O
                         net (fo=1, routed)           0.000     7.786    Button_debounce/p_0_in[31]
    SLICE_X25Y55         FDRE                                         r  Button_debounce/debounce_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.482     4.874    Button_debounce/CLK
    SLICE_X25Y55         FDRE                                         r  Button_debounce/debounce_counter_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/data_path/Program_Counter/PC_isr_ret_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.779ns  (logic 1.691ns (21.737%)  route 6.088ns (78.263%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 7.386 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=131, routed)         5.727     7.294    cpu/ctrl_unit/rst_IBUF
    SLICE_X17Y31         LUT2 (Prop_lut2_I0_O)        0.124     7.418 r  cpu/ctrl_unit/PC_isr_ret[7]_i_1/O
                         net (fo=8, routed)           0.361     7.779    cpu/data_path/Program_Counter/PC_isr_ret_reg[7]_1[0]
    SLICE_X15Y31         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.494     7.386    cpu/data_path/Program_Counter/CLK
    SLICE_X15Y31         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/data_path/Program_Counter/PC_isr_ret_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.779ns  (logic 1.691ns (21.737%)  route 6.088ns (78.263%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 7.386 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=131, routed)         5.727     7.294    cpu/ctrl_unit/rst_IBUF
    SLICE_X17Y31         LUT2 (Prop_lut2_I0_O)        0.124     7.418 r  cpu/ctrl_unit/PC_isr_ret[7]_i_1/O
                         net (fo=8, routed)           0.361     7.779    cpu/data_path/Program_Counter/PC_isr_ret_reg[7]_1[0]
    SLICE_X15Y31         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.494     7.386    cpu/data_path/Program_Counter/CLK
    SLICE_X15Y31         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/data_path/Program_Counter/PC_isr_ret_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.779ns  (logic 1.691ns (21.737%)  route 6.088ns (78.263%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 7.386 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=131, routed)         5.727     7.294    cpu/ctrl_unit/rst_IBUF
    SLICE_X17Y31         LUT2 (Prop_lut2_I0_O)        0.124     7.418 r  cpu/ctrl_unit/PC_isr_ret[7]_i_1/O
                         net (fo=8, routed)           0.361     7.779    cpu/data_path/Program_Counter/PC_isr_ret_reg[7]_1[0]
    SLICE_X15Y31         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.494     7.386    cpu/data_path/Program_Counter/CLK
    SLICE_X15Y31         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[7]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/C_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PClow_reg[0]/D
                            (falling edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.293ns (30.168%)  route 0.678ns (69.832%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/C_reg/G
    SLICE_X14Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/data_path/arith_logic_unit/C_reg/Q
                         net (fo=2, routed)           0.098     0.256    cpu/data_path/arith_logic_unit/C
    SLICE_X15Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.301 r  cpu/data_path/arith_logic_unit/PClow[0]_i_10/O
                         net (fo=1, routed)           0.168     0.469    cpu/data_path/Instruction_Register/PClow_reg[0]_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.514 r  cpu/data_path/Instruction_Register/PClow[0]_i_4/O
                         net (fo=4, routed)           0.412     0.926    cpu/data_path/Program_Counter/PClow_reg[0]_1
    SLICE_X12Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.971 r  cpu/data_path/Program_Counter/PClow[0]_i_1/O
                         net (fo=1, routed)           0.000     0.971    cpu/data_path/Program_Counter/PClow[0]_i_1_n_1
    SLICE_X12Y33         FDSE                                         r  cpu/data_path/Program_Counter/PClow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     4.488    cpu/data_path/Program_Counter/CLK
    SLICE_X12Y33         FDSE                                         r  cpu/data_path/Program_Counter/PClow_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/C_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PClow_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.338ns (31.113%)  route 0.748ns (68.887%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/C_reg/G
    SLICE_X14Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/data_path/arith_logic_unit/C_reg/Q
                         net (fo=2, routed)           0.098     0.256    cpu/data_path/arith_logic_unit/C
    SLICE_X15Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.301 r  cpu/data_path/arith_logic_unit/PClow[0]_i_10/O
                         net (fo=1, routed)           0.168     0.469    cpu/data_path/Instruction_Register/PClow_reg[0]_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.514 r  cpu/data_path/Instruction_Register/PClow[0]_i_4/O
                         net (fo=4, routed)           0.345     0.859    cpu/ctrl_unit/PChigh_reg[7]_2
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.904 f  cpu/ctrl_unit/PC[7]_i_7/O
                         net (fo=14, routed)          0.137     1.041    cpu/ctrl_unit/PC[7]_i_7_n_1
    SLICE_X12Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.086 r  cpu/ctrl_unit/PClow[4]_i_1/O
                         net (fo=1, routed)           0.000     1.086    cpu/data_path/Program_Counter/PClow_reg[7]_3[3]
    SLICE_X12Y33         FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     4.488    cpu/data_path/Program_Counter/CLK
    SLICE_X12Y33         FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            spi_slave/CDC/cdc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.309ns (26.731%)  route 0.847ns (73.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    T12                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  CS_IBUF_inst/O
                         net (fo=1, routed)           0.847     1.156    spi_slave/CDC/D[0]
    SLICE_X23Y39         FDCE                                         r  spi_slave/CDC/cdc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.987    spi_slave/CDC/CLK
    SLICE_X23Y39         FDCE                                         r  spi_slave/CDC/cdc_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave/CDC/cdc_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.334ns (28.548%)  route 0.836ns (71.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  rst_IBUF_inst/O
                         net (fo=131, routed)         0.836     1.170    spi_slave/CDC/AR[0]
    SLICE_X23Y39         FDCE                                         f  spi_slave/CDC/cdc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.987    spi_slave/CDC/CLK
    SLICE_X23Y39         FDCE                                         r  spi_slave/CDC/cdc_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave/CDC/cdc_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.334ns (28.548%)  route 0.836ns (71.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  rst_IBUF_inst/O
                         net (fo=131, routed)         0.836     1.170    spi_slave/CDC/AR[0]
    SLICE_X23Y39         FDCE                                         f  spi_slave/CDC/cdc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.987    spi_slave/CDC/CLK
    SLICE_X23Y39         FDCE                                         r  spi_slave/CDC/cdc_reg[1]/C

Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/C_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PC_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.338ns (28.867%)  route 0.833ns (71.133%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/C_reg/G
    SLICE_X14Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/data_path/arith_logic_unit/C_reg/Q
                         net (fo=2, routed)           0.098     0.256    cpu/data_path/arith_logic_unit/C
    SLICE_X15Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.301 r  cpu/data_path/arith_logic_unit/PClow[0]_i_10/O
                         net (fo=1, routed)           0.168     0.469    cpu/data_path/Instruction_Register/PClow_reg[0]_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.514 r  cpu/data_path/Instruction_Register/PClow[0]_i_4/O
                         net (fo=4, routed)           0.345     0.859    cpu/ctrl_unit/PChigh_reg[7]_2
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.904 f  cpu/ctrl_unit/PC[7]_i_7/O
                         net (fo=14, routed)          0.222     1.126    cpu/ctrl_unit/PC[7]_i_7_n_1
    SLICE_X9Y32          LUT5 (Prop_lut5_I4_O)        0.045     1.171 r  cpu/ctrl_unit/PC[7]_i_2/O
                         net (fo=2, routed)           0.000     1.171    cpu/data_path/Program_Counter/PChigh_reg[7]_4[7]
    SLICE_X9Y32          FDRE                                         r  cpu/data_path/Program_Counter/PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     4.487    cpu/data_path/Program_Counter/CLK
    SLICE_X9Y32          FDRE                                         r  cpu/data_path/Program_Counter/PC_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/C_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PC_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.338ns (28.304%)  route 0.856ns (71.696%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/C_reg/G
    SLICE_X14Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/data_path/arith_logic_unit/C_reg/Q
                         net (fo=2, routed)           0.098     0.256    cpu/data_path/arith_logic_unit/C
    SLICE_X15Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.301 r  cpu/data_path/arith_logic_unit/PClow[0]_i_10/O
                         net (fo=1, routed)           0.168     0.469    cpu/data_path/Instruction_Register/PClow_reg[0]_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.514 r  cpu/data_path/Instruction_Register/PClow[0]_i_4/O
                         net (fo=4, routed)           0.345     0.859    cpu/ctrl_unit/PChigh_reg[7]_2
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.904 f  cpu/ctrl_unit/PC[7]_i_7/O
                         net (fo=14, routed)          0.245     1.149    cpu/ctrl_unit/PC[7]_i_7_n_1
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.194 r  cpu/ctrl_unit/PC[0]_i_1/O
                         net (fo=2, routed)           0.000     1.194    cpu/data_path/Program_Counter/PChigh_reg[7]_4[0]
    SLICE_X10Y32         FDRE                                         r  cpu/data_path/Program_Counter/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     4.487    cpu/data_path/Program_Counter/CLK
    SLICE_X10Y32         FDRE                                         r  cpu/data_path/Program_Counter/PC_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/C_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PClow_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.338ns (27.921%)  route 0.873ns (72.079%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/C_reg/G
    SLICE_X14Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/data_path/arith_logic_unit/C_reg/Q
                         net (fo=2, routed)           0.098     0.256    cpu/data_path/arith_logic_unit/C
    SLICE_X15Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.301 r  cpu/data_path/arith_logic_unit/PClow[0]_i_10/O
                         net (fo=1, routed)           0.168     0.469    cpu/data_path/Instruction_Register/PClow_reg[0]_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.514 r  cpu/data_path/Instruction_Register/PClow[0]_i_4/O
                         net (fo=4, routed)           0.345     0.859    cpu/ctrl_unit/PChigh_reg[7]_2
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.904 f  cpu/ctrl_unit/PC[7]_i_7/O
                         net (fo=14, routed)          0.262     1.166    cpu/ctrl_unit/PC[7]_i_7_n_1
    SLICE_X8Y33          LUT5 (Prop_lut5_I4_O)        0.045     1.211 r  cpu/ctrl_unit/PClow[1]_i_1/O
                         net (fo=1, routed)           0.000     1.211    cpu/data_path/Program_Counter/PClow_reg[7]_3[0]
    SLICE_X8Y33          FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     4.488    cpu/data_path/Program_Counter/CLK
    SLICE_X8Y33          FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/C_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PC_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.338ns (27.768%)  route 0.879ns (72.232%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/C_reg/G
    SLICE_X14Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  cpu/data_path/arith_logic_unit/C_reg/Q
                         net (fo=2, routed)           0.098     0.256    cpu/data_path/arith_logic_unit/C
    SLICE_X15Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.301 f  cpu/data_path/arith_logic_unit/PClow[0]_i_10/O
                         net (fo=1, routed)           0.168     0.469    cpu/data_path/Instruction_Register/PClow_reg[0]_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.514 f  cpu/data_path/Instruction_Register/PClow[0]_i_4/O
                         net (fo=4, routed)           0.501     1.015    cpu/ctrl_unit/PChigh_reg[7]_2
    SLICE_X9Y33          LUT4 (Prop_lut4_I3_O)        0.045     1.060 f  cpu/ctrl_unit/PC[7]_i_5/O
                         net (fo=16, routed)          0.112     1.172    cpu/ctrl_unit/PC[7]_i_5_n_1
    SLICE_X9Y33          LUT5 (Prop_lut5_I0_O)        0.045     1.217 r  cpu/ctrl_unit/PC[4]_i_1/O
                         net (fo=2, routed)           0.000     1.217    cpu/data_path/Program_Counter/PChigh_reg[7]_4[4]
    SLICE_X9Y33          FDRE                                         r  cpu/data_path/Program_Counter/PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     4.488    cpu/data_path/Program_Counter/CLK
    SLICE_X9Y33          FDRE                                         r  cpu/data_path/Program_Counter/PC_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/C_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PClow_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.338ns (27.347%)  route 0.898ns (72.653%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/C_reg/G
    SLICE_X14Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/data_path/arith_logic_unit/C_reg/Q
                         net (fo=2, routed)           0.098     0.256    cpu/data_path/arith_logic_unit/C
    SLICE_X15Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.301 r  cpu/data_path/arith_logic_unit/PClow[0]_i_10/O
                         net (fo=1, routed)           0.168     0.469    cpu/data_path/Instruction_Register/PClow_reg[0]_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.514 r  cpu/data_path/Instruction_Register/PClow[0]_i_4/O
                         net (fo=4, routed)           0.345     0.859    cpu/ctrl_unit/PChigh_reg[7]_2
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.904 f  cpu/ctrl_unit/PC[7]_i_7/O
                         net (fo=14, routed)          0.287     1.191    cpu/ctrl_unit/PC[7]_i_7_n_1
    SLICE_X8Y33          LUT5 (Prop_lut5_I4_O)        0.045     1.236 r  cpu/ctrl_unit/PClow[2]_i_1/O
                         net (fo=1, routed)           0.000     1.236    cpu/data_path/Program_Counter/PClow_reg[7]_3[1]
    SLICE_X8Y33          FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     4.488    cpu/data_path/Program_Counter/CLK
    SLICE_X8Y33          FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[2]/C  (IS_INVERTED)





