{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703553218028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703553218029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 26 10:13:37 2023 " "Processing started: Tue Dec 26 10:13:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703553218029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553218029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_calculator -c top_calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_calculator -c top_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553218029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703553218791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703553218792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file top_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_calculator " "Found entity 1: top_calculator" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553239228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553239228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fnd_d fnd_D segment_driver.v(6) " "Verilog HDL Declaration information at segment_driver.v(6): object \"fnd_d\" differs only in case from object \"fnd_D\" in the same scope" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703553239238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fnd_n fnd_N segment_driver.v(32) " "Verilog HDL Declaration information at segment_driver.v(32): object \"fnd_n\" differs only in case from object \"fnd_N\" in the same scope" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703553239239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fnd_h fnd_H segment_driver.v(31) " "Verilog HDL Declaration information at segment_driver.v(31): object \"fnd_h\" differs only in case from object \"fnd_H\" in the same scope" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703553239239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_driver " "Found entity 1: segment_driver" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553239240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553239240 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keypad_driver.v(27) " "Verilog HDL information at keypad_driver.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703553239247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_driver " "Found entity 1: keypad_driver" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553239248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553239248 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface interface.v(1) " "Verilog HDL Declaration warning at interface.v(1): \"interface\" is SystemVerilog-2005 keyword" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1703553239252 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interface.v(57) " "Verilog HDL information at interface.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703553239253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 1 1 " "Found 1 design units, including 1 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553239254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553239254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Verilog/FPGA_project/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553239259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553239259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculate.v 1 1 " "Found 1 design units, including 1 entities, in source file calculate.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculate " "Found entity 1: calculate" {  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553239264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553239264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mode top_calculator.v(36) " "Verilog HDL Implicit Net warning at top_calculator.v(36): created implicit net for \"mode\"" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703553239265 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_calculator " "Elaborating entity \"top_calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703553239525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:CLK " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:CLK\"" {  } { { "top_calculator.v" "CLK" { Text "C:/Verilog/FPGA_project/top_calculator.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703553239530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_driver segment_driver:SDI " "Elaborating entity \"segment_driver\" for hierarchy \"segment_driver:SDI\"" {  } { { "top_calculator.v" "SDI" { Text "C:/Verilog/FPGA_project/top_calculator.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703553239577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segment_driver.v(276) " "Verilog HDL assignment warning at segment_driver.v(276): truncated value with size 32 to match size of target (3)" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703553239585 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "segment_driver.v(56) " "Verilog HDL Case Statement warning at segment_driver.v(56): can't check case statement for completeness because the case expression has too many possible states" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 56 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1703553239585 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "signBit set_segment segment_driver.v(51) " "Verilog HDL warning at segment_driver.v(51): variable signBit in static task or function set_segment may have unintended latch behavior" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 51 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1703553239585 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "data set_segment segment_driver.v(49) " "Verilog HDL warning at segment_driver.v(49): variable data in static task or function set_segment may have unintended latch behavior" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 49 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1703553239585 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segment_driver.v(288) " "Verilog HDL assignment warning at segment_driver.v(288): truncated value with size 32 to match size of target (3)" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703553239585 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "set_segment.segment 0 segment_driver.v(50) " "Net \"set_segment.segment\" at segment_driver.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703553239585 "|top_calculator|segment_driver:SDI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_segment.segment\[0\]\[0\] segment_driver.v(243) " "Inferred latch for \"set_segment.segment\[0\]\[0\]\" at segment_driver.v(243)" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553239585 "|top_calculator|segment_driver:SDI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_driver keypad_driver:KDI " "Elaborating entity \"keypad_driver\" for hierarchy \"keypad_driver:KDI\"" {  } { { "top_calculator.v" "KDI" { Text "C:/Verilog/FPGA_project/top_calculator.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703553239587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_driver.v(38) " "Verilog HDL assignment warning at keypad_driver.v(38): truncated value with size 32 to match size of target (3)" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703553239592 "|top_calculator|keypad_driver:KDI"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "keypad_driver.v(63) " "Verilog HDL Case Statement information at keypad_driver.v(63): all case item expressions in this case statement are onehot" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1703553239592 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_driver.v(84) " "Verilog HDL assignment warning at keypad_driver.v(84): truncated value with size 32 to match size of target (3)" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703553239592 "|top_calculator|keypad_driver:KDI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculate calculate:CAL " "Elaborating entity \"calculate\" for hierarchy \"calculate:CAL\"" {  } { { "top_calculator.v" "CAL" { Text "C:/Verilog/FPGA_project/top_calculator.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703553239593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 calculate.v(41) " "Verilog HDL assignment warning at calculate.v(41): truncated value with size 64 to match size of target (32)" {  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703553239597 "|top_calculator|calculate:CAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface interface:UI " "Elaborating entity \"interface\" for hierarchy \"interface:UI\"" {  } { { "top_calculator.v" "UI" { Text "C:/Verilog/FPGA_project/top_calculator.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703553239599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(121) " "Verilog HDL assignment warning at interface.v(121): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703553239606 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(137) " "Verilog HDL assignment warning at interface.v(137): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703553239607 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(216) " "Verilog HDL assignment warning at interface.v(216): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703553239607 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(230) " "Verilog HDL assignment warning at interface.v(230): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703553239607 "|top_calculator|interface:UI"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Div1\"" {  } { { "segment_driver.v" "Div1" { Text "C:/Verilog/FPGA_project/segment_driver.v" 195 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553242343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Mod2\"" {  } { { "segment_driver.v" "Mod2" { Text "C:/Verilog/FPGA_project/segment_driver.v" 195 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553242343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Div0\"" {  } { { "segment_driver.v" "Div0" { Text "C:/Verilog/FPGA_project/segment_driver.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553242343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Mod1\"" {  } { { "segment_driver.v" "Mod1" { Text "C:/Verilog/FPGA_project/segment_driver.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553242343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Mod0\"" {  } { { "segment_driver.v" "Mod0" { Text "C:/Verilog/FPGA_project/segment_driver.v" 164 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553242343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Div2\"" {  } { { "segment_driver.v" "Div2" { Text "C:/Verilog/FPGA_project/segment_driver.v" 211 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553242343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Mod3\"" {  } { { "segment_driver.v" "Mod3" { Text "C:/Verilog/FPGA_project/segment_driver.v" 211 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553242343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Div3\"" {  } { { "segment_driver.v" "Div3" { Text "C:/Verilog/FPGA_project/segment_driver.v" 227 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553242343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Mod4\"" {  } { { "segment_driver.v" "Mod4" { Text "C:/Verilog/FPGA_project/segment_driver.v" 227 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553242343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Div4\"" {  } { { "segment_driver.v" "Div4" { Text "C:/Verilog/FPGA_project/segment_driver.v" 246 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553242343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment_driver:SDI\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment_driver:SDI\|Mod5\"" {  } { { "segment_driver.v" "Mod5" { Text "C:/Verilog/FPGA_project/segment_driver.v" 246 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553242343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "calculate:CAL\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculate:CAL\|Mult0\"" {  } { { "calculate.v" "Mult0" { Text "C:/Verilog/FPGA_project/calculate.v" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553242343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calculate:CAL\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calculate:CAL\|Div0\"" {  } { { "calculate.v" "Div0" { Text "C:/Verilog/FPGA_project/calculate.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553242343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calculate:CAL\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calculate:CAL\|Mod0\"" {  } { { "calculate.v" "Mod0" { Text "C:/Verilog/FPGA_project/calculate.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553242343 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1703553242343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_driver:SDI\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"segment_driver:SDI\|lpm_divide:Div1\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703553242464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_driver:SDI\|lpm_divide:Div1 " "Instantiated megafunction \"segment_driver:SDI\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553242464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553242464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553242464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553242464 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703553242464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553242633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553242633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Verilog/FPGA_project/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553242705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553242705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Verilog/FPGA_project/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553242788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553242788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Verilog/FPGA_project/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553242903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553242903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Verilog/FPGA_project/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553243017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553243017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_driver:SDI\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"segment_driver:SDI\|lpm_divide:Mod2\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703553243032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_driver:SDI\|lpm_divide:Mod2 " "Instantiated megafunction \"segment_driver:SDI\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553243032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553243032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553243032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553243032 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703553243032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553243156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553243156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Verilog/FPGA_project/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553243195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553243195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553243258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553243258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_driver:SDI\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"segment_driver:SDI\|lpm_divide:Div0\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 179 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703553243288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_driver:SDI\|lpm_divide:Div0 " "Instantiated megafunction \"segment_driver:SDI\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553243288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553243288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553243288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553243288 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 179 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703553243288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553243420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553243420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_driver:SDI\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"segment_driver:SDI\|lpm_divide:Div2\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 211 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703553243486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_driver:SDI\|lpm_divide:Div2 " "Instantiated megafunction \"segment_driver:SDI\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553243486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553243486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553243486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553243486 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 211 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703553243486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_divide_dkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553243636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553243636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Verilog/FPGA_project/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553243678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553243678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Verilog/FPGA_project/db/alt_u_div_u9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553243774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553243774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_driver:SDI\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"segment_driver:SDI\|lpm_divide:Div3\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 227 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703553243840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_driver:SDI\|lpm_divide:Div3 " "Instantiated megafunction \"segment_driver:SDI\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553243840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553243840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553243840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553243840 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 227 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703553243840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553243962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553243962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Verilog/FPGA_project/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553243995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553243995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Verilog/FPGA_project/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553244123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553244123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_driver:SDI\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"segment_driver:SDI\|lpm_divide:Div4\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 246 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703553244198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_driver:SDI\|lpm_divide:Div4 " "Instantiated megafunction \"segment_driver:SDI\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244198 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 246 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703553244198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kkm " "Found entity 1: lpm_divide_kkm" {  } { { "db/lpm_divide_kkm.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_divide_kkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553244312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553244312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Verilog/FPGA_project/db/sign_div_unsign_cnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553244358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553244358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_caf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_caf " "Found entity 1: alt_u_div_caf" {  } { { "db/alt_u_div_caf.tdf" "" { Text "C:/Verilog/FPGA_project/db/alt_u_div_caf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553244529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553244529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculate:CAL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calculate:CAL\|lpm_mult:Mult0\"" {  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703553244646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculate:CAL\|lpm_mult:Mult0 " "Instantiated megafunction \"calculate:CAL\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244647 ""}  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703553244647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Verilog/FPGA_project/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553244737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553244737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculate:CAL\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"calculate:CAL\|lpm_divide:Div0\"" {  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703553244749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculate:CAL\|lpm_divide:Div0 " "Instantiated megafunction \"calculate:CAL\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553244749 ""}  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703553244749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553244827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553244827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Verilog/FPGA_project/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553244858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553244858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_7af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_7af " "Found entity 1: alt_u_div_7af" {  } { { "db/alt_u_div_7af.tdf" "" { Text "C:/Verilog/FPGA_project/db/alt_u_div_7af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553245011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553245011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553245095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553245095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculate:CAL\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"calculate:CAL\|lpm_divide:Mod0\"" {  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703553245111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculate:CAL\|lpm_divide:Mod0 " "Instantiated megafunction \"calculate:CAL\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553245111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553245111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553245111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553245111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703553245111 ""}  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703553245111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "C:/Verilog/FPGA_project/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703553245193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553245193 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "372 " "Ignored 372 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1703553248182 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "248 " "Ignored 248 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1703553248182 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1703553248182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_driver:SDI\|set_segment.segment\[0\]\[0\]_1060 " "Latch segment_driver:SDI\|set_segment.segment\[0\]\[0\]_1060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 199 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703553248264 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR segment_driver:SDI\|lpm_divide:Div4\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_30_result_int\[18\]~synth " "Ports ENA and CLR on the latch are fed by the same signal segment_driver:SDI\|lpm_divide:Div4\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_30_result_int\[18\]~synth" {  } { { "db/alt_u_div_caf.tdf" "" { Text "C:/Verilog/FPGA_project/db/alt_u_div_caf.tdf" 147 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703553248264 ""}  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 243 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703553248264 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } } { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1703553248331 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1703553248332 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[0\] segment_driver:SDI\|fnd_s\[0\]~_emulated segment_driver:SDI\|fnd_s\[0\]~1 " "Register \"segment_driver:SDI\|fnd_s\[0\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[0\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[0\]~1\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|segment_driver:SDI|fnd_s[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[1\] segment_driver:SDI\|fnd_s\[1\]~_emulated segment_driver:SDI\|fnd_s\[1\]~5 " "Register \"segment_driver:SDI\|fnd_s\[1\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[1\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[1\]~5\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|segment_driver:SDI|fnd_s[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[2\] segment_driver:SDI\|fnd_s\[2\]~_emulated segment_driver:SDI\|fnd_s\[2\]~9 " "Register \"segment_driver:SDI\|fnd_s\[2\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[2\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[2\]~9\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|segment_driver:SDI|fnd_s[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[3\] segment_driver:SDI\|fnd_s\[3\]~_emulated segment_driver:SDI\|fnd_s\[3\]~13 " "Register \"segment_driver:SDI\|fnd_s\[3\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[3\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[3\]~13\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|segment_driver:SDI|fnd_s[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[4\] segment_driver:SDI\|fnd_s\[4\]~_emulated segment_driver:SDI\|fnd_s\[4\]~17 " "Register \"segment_driver:SDI\|fnd_s\[4\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[4\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[4\]~17\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|segment_driver:SDI|fnd_s[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[5\] segment_driver:SDI\|fnd_s\[5\]~_emulated segment_driver:SDI\|fnd_s\[5\]~21 " "Register \"segment_driver:SDI\|fnd_s\[5\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[5\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[5\]~21\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|segment_driver:SDI|fnd_s[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_d\[0\] segment_driver:SDI\|fnd_d\[0\]~_emulated segment_driver:SDI\|fnd_d\[0\]~1 " "Register \"segment_driver:SDI\|fnd_d\[0\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_d\[0\]~_emulated\" and latch \"segment_driver:SDI\|fnd_d\[0\]~1\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|segment_driver:SDI|fnd_d[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_d\[1\] segment_driver:SDI\|fnd_d\[1\]~_emulated segment_driver:SDI\|fnd_d\[1\]~5 " "Register \"segment_driver:SDI\|fnd_d\[1\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_d\[1\]~_emulated\" and latch \"segment_driver:SDI\|fnd_d\[1\]~5\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|segment_driver:SDI|fnd_d[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_d\[2\] segment_driver:SDI\|fnd_d\[2\]~_emulated segment_driver:SDI\|fnd_d\[2\]~9 " "Register \"segment_driver:SDI\|fnd_d\[2\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_d\[2\]~_emulated\" and latch \"segment_driver:SDI\|fnd_d\[2\]~9\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|segment_driver:SDI|fnd_d[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_d\[3\] segment_driver:SDI\|fnd_d\[3\]~_emulated segment_driver:SDI\|fnd_d\[3\]~13 " "Register \"segment_driver:SDI\|fnd_d\[3\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_d\[3\]~_emulated\" and latch \"segment_driver:SDI\|fnd_d\[3\]~13\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|segment_driver:SDI|fnd_d[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_d\[4\] segment_driver:SDI\|fnd_d\[4\]~_emulated segment_driver:SDI\|fnd_d\[4\]~17 " "Register \"segment_driver:SDI\|fnd_d\[4\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_d\[4\]~_emulated\" and latch \"segment_driver:SDI\|fnd_d\[4\]~17\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|segment_driver:SDI|fnd_d[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_d\[5\] segment_driver:SDI\|fnd_d\[5\]~_emulated segment_driver:SDI\|fnd_d\[5\]~21 " "Register \"segment_driver:SDI\|fnd_d\[5\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_d\[5\]~_emulated\" and latch \"segment_driver:SDI\|fnd_d\[5\]~21\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|segment_driver:SDI|fnd_d[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_d\[6\] segment_driver:SDI\|fnd_d\[6\]~_emulated segment_driver:SDI\|fnd_d\[6\]~25 " "Register \"segment_driver:SDI\|fnd_d\[6\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_d\[6\]~_emulated\" and latch \"segment_driver:SDI\|fnd_d\[6\]~25\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|segment_driver:SDI|fnd_d[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_cnt\[0\] segment_driver:SDI\|fnd_cnt\[0\]~_emulated segment_driver:SDI\|fnd_cnt\[0\]~1 " "Register \"segment_driver:SDI\|fnd_cnt\[0\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_cnt\[0\]~_emulated\" and latch \"segment_driver:SDI\|fnd_cnt\[0\]~1\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|segment_driver:SDI|fnd_cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_cnt\[2\] segment_driver:SDI\|fnd_cnt\[2\]~_emulated segment_driver:SDI\|fnd_cnt\[2\]~5 " "Register \"segment_driver:SDI\|fnd_cnt\[2\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_cnt\[2\]~_emulated\" and latch \"segment_driver:SDI\|fnd_cnt\[2\]~5\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|segment_driver:SDI|fnd_cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_cnt\[1\] segment_driver:SDI\|fnd_cnt\[1\]~_emulated segment_driver:SDI\|fnd_cnt\[1\]~9 " "Register \"segment_driver:SDI\|fnd_cnt\[1\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_cnt\[1\]~_emulated\" and latch \"segment_driver:SDI\|fnd_cnt\[1\]~9\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|segment_driver:SDI|fnd_cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|eBCD\[3\] keypad_driver:KDI\|eBCD\[3\]~_emulated keypad_driver:KDI\|eBCD\[3\]~1 " "Register \"keypad_driver:KDI\|eBCD\[3\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|eBCD\[3\]~_emulated\" and latch \"keypad_driver:KDI\|eBCD\[3\]~1\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|eBCD[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|eBCD\[2\] keypad_driver:KDI\|eBCD\[2\]~_emulated keypad_driver:KDI\|eBCD\[2\]~5 " "Register \"keypad_driver:KDI\|eBCD\[2\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|eBCD\[2\]~_emulated\" and latch \"keypad_driver:KDI\|eBCD\[2\]~5\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|eBCD[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|eBCD\[1\] keypad_driver:KDI\|eBCD\[1\]~_emulated keypad_driver:KDI\|eBCD\[1\]~9 " "Register \"keypad_driver:KDI\|eBCD\[1\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|eBCD\[1\]~_emulated\" and latch \"keypad_driver:KDI\|eBCD\[1\]~9\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|eBCD[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|eBCD\[0\] keypad_driver:KDI\|eBCD\[0\]~_emulated keypad_driver:KDI\|eBCD\[0\]~13 " "Register \"keypad_driver:KDI\|eBCD\[0\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|eBCD\[0\]~_emulated\" and latch \"keypad_driver:KDI\|eBCD\[0\]~13\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|eBCD[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|eBCD\[4\] keypad_driver:KDI\|eBCD\[4\]~_emulated keypad_driver:KDI\|eBCD\[4\]~17 " "Register \"keypad_driver:KDI\|eBCD\[4\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|eBCD\[4\]~_emulated\" and latch \"keypad_driver:KDI\|eBCD\[4\]~17\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|eBCD[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[3\] keypad_driver:KDI\|buffer\[3\]~_emulated keypad_driver:KDI\|buffer\[3\]~1 " "Register \"keypad_driver:KDI\|buffer\[3\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[3\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[3\]~1\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|cnt_buffer\[2\] keypad_driver:KDI\|cnt_buffer\[2\]~_emulated keypad_driver:KDI\|cnt_buffer\[2\]~1 " "Register \"keypad_driver:KDI\|cnt_buffer\[2\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|cnt_buffer\[2\]~_emulated\" and latch \"keypad_driver:KDI\|cnt_buffer\[2\]~1\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|cnt_buffer[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|cnt_buffer\[0\] keypad_driver:KDI\|cnt_buffer\[0\]~_emulated keypad_driver:KDI\|cnt_buffer\[0\]~6 " "Register \"keypad_driver:KDI\|cnt_buffer\[0\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|cnt_buffer\[0\]~_emulated\" and latch \"keypad_driver:KDI\|cnt_buffer\[0\]~6\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|cnt_buffer[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|cnt_buffer\[1\] keypad_driver:KDI\|cnt_buffer\[1\]~_emulated keypad_driver:KDI\|cnt_buffer\[1\]~11 " "Register \"keypad_driver:KDI\|cnt_buffer\[1\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|cnt_buffer\[1\]~_emulated\" and latch \"keypad_driver:KDI\|cnt_buffer\[1\]~11\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|cnt_buffer[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[2\] keypad_driver:KDI\|buffer\[2\]~_emulated keypad_driver:KDI\|buffer\[2\]~6 " "Register \"keypad_driver:KDI\|buffer\[2\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[2\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[2\]~6\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[1\] keypad_driver:KDI\|buffer\[1\]~_emulated keypad_driver:KDI\|buffer\[1\]~11 " "Register \"keypad_driver:KDI\|buffer\[1\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[1\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[1\]~11\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[0\] keypad_driver:KDI\|buffer\[0\]~_emulated keypad_driver:KDI\|buffer\[0\]~16 " "Register \"keypad_driver:KDI\|buffer\[0\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[0\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[0\]~16\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[8\] keypad_driver:KDI\|buffer\[8\]~_emulated keypad_driver:KDI\|buffer\[8\]~21 " "Register \"keypad_driver:KDI\|buffer\[8\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[8\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[8\]~21\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[7\] keypad_driver:KDI\|buffer\[7\]~_emulated keypad_driver:KDI\|buffer\[7\]~26 " "Register \"keypad_driver:KDI\|buffer\[7\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[7\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[7\]~26\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[6\] keypad_driver:KDI\|buffer\[6\]~_emulated keypad_driver:KDI\|buffer\[6\]~31 " "Register \"keypad_driver:KDI\|buffer\[6\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[6\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[6\]~31\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[5\] keypad_driver:KDI\|buffer\[5\]~_emulated keypad_driver:KDI\|buffer\[5\]~36 " "Register \"keypad_driver:KDI\|buffer\[5\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[5\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[5\]~36\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[4\] keypad_driver:KDI\|buffer\[4\]~_emulated keypad_driver:KDI\|buffer\[4\]~41 " "Register \"keypad_driver:KDI\|buffer\[4\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[4\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[4\]~41\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[9\] keypad_driver:KDI\|buffer\[9\]~_emulated keypad_driver:KDI\|buffer\[9\]~46 " "Register \"keypad_driver:KDI\|buffer\[9\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[9\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[9\]~46\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[13\] keypad_driver:KDI\|buffer\[13\]~_emulated keypad_driver:KDI\|buffer\[13\]~51 " "Register \"keypad_driver:KDI\|buffer\[13\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[13\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[13\]~51\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[12\] keypad_driver:KDI\|buffer\[12\]~_emulated keypad_driver:KDI\|buffer\[12\]~56 " "Register \"keypad_driver:KDI\|buffer\[12\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[12\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[12\]~56\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[11\] keypad_driver:KDI\|buffer\[11\]~_emulated keypad_driver:KDI\|buffer\[11\]~61 " "Register \"keypad_driver:KDI\|buffer\[11\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[11\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[11\]~61\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[10\] keypad_driver:KDI\|buffer\[10\]~_emulated keypad_driver:KDI\|buffer\[10\]~66 " "Register \"keypad_driver:KDI\|buffer\[10\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[10\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[10\]~66\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[14\] keypad_driver:KDI\|buffer\[14\]~_emulated keypad_driver:KDI\|buffer\[14\]~71 " "Register \"keypad_driver:KDI\|buffer\[14\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[14\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[14\]~71\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[18\] keypad_driver:KDI\|buffer\[18\]~_emulated keypad_driver:KDI\|buffer\[18\]~76 " "Register \"keypad_driver:KDI\|buffer\[18\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[18\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[18\]~76\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[17\] keypad_driver:KDI\|buffer\[17\]~_emulated keypad_driver:KDI\|buffer\[17\]~81 " "Register \"keypad_driver:KDI\|buffer\[17\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[17\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[17\]~81\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[16\] keypad_driver:KDI\|buffer\[16\]~_emulated keypad_driver:KDI\|buffer\[16\]~86 " "Register \"keypad_driver:KDI\|buffer\[16\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[16\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[16\]~86\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[15\] keypad_driver:KDI\|buffer\[15\]~_emulated keypad_driver:KDI\|buffer\[15\]~91 " "Register \"keypad_driver:KDI\|buffer\[15\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[15\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[15\]~91\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[19\] keypad_driver:KDI\|buffer\[19\]~_emulated keypad_driver:KDI\|buffer\[19\]~96 " "Register \"keypad_driver:KDI\|buffer\[19\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[19\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[19\]~96\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[23\] keypad_driver:KDI\|buffer\[23\]~_emulated keypad_driver:KDI\|buffer\[23\]~101 " "Register \"keypad_driver:KDI\|buffer\[23\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[23\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[23\]~101\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[22\] keypad_driver:KDI\|buffer\[22\]~_emulated keypad_driver:KDI\|buffer\[22\]~106 " "Register \"keypad_driver:KDI\|buffer\[22\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[22\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[22\]~106\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[21\] keypad_driver:KDI\|buffer\[21\]~_emulated keypad_driver:KDI\|buffer\[21\]~111 " "Register \"keypad_driver:KDI\|buffer\[21\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[21\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[21\]~111\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[20\] keypad_driver:KDI\|buffer\[20\]~_emulated keypad_driver:KDI\|buffer\[20\]~116 " "Register \"keypad_driver:KDI\|buffer\[20\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[20\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[20\]~116\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[24\] keypad_driver:KDI\|buffer\[24\]~_emulated keypad_driver:KDI\|buffer\[24\]~121 " "Register \"keypad_driver:KDI\|buffer\[24\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[24\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[24\]~121\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[28\] keypad_driver:KDI\|buffer\[28\]~_emulated keypad_driver:KDI\|buffer\[28\]~126 " "Register \"keypad_driver:KDI\|buffer\[28\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[28\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[28\]~126\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[27\] keypad_driver:KDI\|buffer\[27\]~_emulated keypad_driver:KDI\|buffer\[27\]~131 " "Register \"keypad_driver:KDI\|buffer\[27\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[27\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[27\]~131\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[26\] keypad_driver:KDI\|buffer\[26\]~_emulated keypad_driver:KDI\|buffer\[26\]~136 " "Register \"keypad_driver:KDI\|buffer\[26\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[26\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[26\]~136\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[25\] keypad_driver:KDI\|buffer\[25\]~_emulated keypad_driver:KDI\|buffer\[25\]~141 " "Register \"keypad_driver:KDI\|buffer\[25\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[25\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[25\]~141\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypad_driver:KDI\|buffer\[29\] keypad_driver:KDI\|buffer\[29\]~_emulated keypad_driver:KDI\|buffer\[29\]~146 " "Register \"keypad_driver:KDI\|buffer\[29\]\" is converted into an equivalent circuit using register \"keypad_driver:KDI\|buffer\[29\]~_emulated\" and latch \"keypad_driver:KDI\|buffer\[29\]~146\"" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703553248338 "|top_calculator|keypad_driver:KDI|buffer[29]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1703553248338 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_d\[7\] GND " "Pin \"fnd_d\[7\]\" is stuck at GND" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703553259808 "|top_calculator|fnd_d[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703553259808 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703553260482 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "interface:UI\|operator\[1\] Low " "Register interface:UI\|operator\[1\] will power up to Low" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703553260841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "interface:UI\|operator\[0\] Low " "Register interface:UI\|operator\[0\] will power up to Low" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 74 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703553260841 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1703553260841 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703553268269 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~0" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 167 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 172 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 177 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~0" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""} { "Info" "ISCL_SCL_CELL_NAME" "segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"segment_driver:SDI\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Verilog/FPGA_project/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703553268356 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1703553268356 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/FPGA_project/output_files/top_calculator.map.smsg " "Generated suppressed messages file C:/Verilog/FPGA_project/output_files/top_calculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553268755 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703553269712 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703553269712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9037 " "Implemented 9037 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703553270786 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703553270786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8998 " "Implemented 8998 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703553270786 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1703553270786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703553270786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703553270900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 26 10:14:30 2023 " "Processing ended: Tue Dec 26 10:14:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703553270900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703553270900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703553270900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703553270900 ""}
