Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jun 28 19:49:25 2023
| Host         : DESKTOP-M2KV102 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OOOP_wrapper_timing_summary_routed.rpt -pb OOOP_wrapper_timing_summary_routed.pb -rpx OOOP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OOOP_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.479        0.000                      0                   20        0.308        0.000                      0                   20        3.000        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
sys_clock                  {0.000 5.000}      10.000          100.000         
  clk_out1_OOOP_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_OOOP_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_OOOP_clk_wiz_0        7.479        0.000                      0                   20        0.308        0.000                      0                   20        4.500        0.000                       0                    23  
  clkfbout_OOOP_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock               
----------               ----------               --------               
(none)                   clk_out1_OOOP_clk_wiz_0                           
(none)                   clkfbout_OOOP_clk_wiz_0                           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_OOOP_clk_wiz_0
  To Clock:  clk_out1_OOOP_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.479ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 1.696ns (67.182%)  route 0.828ns (32.818%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.894    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y24         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/Q
                         net (fo=1, routed)           0.819     0.444    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.948 r  OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.957    OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.074 r  OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.074    OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.191 r  OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.308 r  OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.631 r  OOOP_i/cpu_0/inst/display/refresh_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.631    OOOP_i/cpu_0/inst/display/refresh_reg[16]_i_1_n_6
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507     8.512    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[17]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X64Y28         FDRE (Setup_fdre_C_D)        0.109     9.110    OOOP_i/cpu_0/inst/display/refresh_reg[17]
  -------------------------------------------------------------------
                         required time                          9.110    
                         arrival time                          -1.631    
  -------------------------------------------------------------------
                         slack                                  7.479    

Slack (MET) :             7.487ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 1.688ns (67.078%)  route 0.828ns (32.922%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.894    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y24         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/Q
                         net (fo=1, routed)           0.819     0.444    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.948 r  OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.957    OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.074 r  OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.074    OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.191 r  OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.308 r  OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.623 r  OOOP_i/cpu_0/inst/display/refresh_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.623    OOOP_i/cpu_0/inst/display/refresh_reg[16]_i_1_n_4
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507     8.512    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X64Y28         FDRE (Setup_fdre_C_D)        0.109     9.110    OOOP_i/cpu_0/inst/display/refresh_reg[19]
  -------------------------------------------------------------------
                         required time                          9.110    
                         arrival time                          -1.623    
  -------------------------------------------------------------------
                         slack                                  7.487    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 1.612ns (66.053%)  route 0.828ns (33.947%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.894    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y24         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/Q
                         net (fo=1, routed)           0.819     0.444    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.948 r  OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.957    OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.074 r  OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.074    OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.191 r  OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.308 r  OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.547 r  OOOP_i/cpu_0/inst/display/refresh_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.547    OOOP_i/cpu_0/inst/display/refresh_reg[16]_i_1_n_5
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507     8.512    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X64Y28         FDRE (Setup_fdre_C_D)        0.109     9.110    OOOP_i/cpu_0/inst/display/refresh_reg[18]
  -------------------------------------------------------------------
                         required time                          9.110    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 1.592ns (65.772%)  route 0.828ns (34.228%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.894    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y24         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/Q
                         net (fo=1, routed)           0.819     0.444    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.948 r  OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.957    OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.074 r  OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.074    OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.191 r  OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.308 r  OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.527 r  OOOP_i/cpu_0/inst/display/refresh_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.527    OOOP_i/cpu_0/inst/display/refresh_reg[16]_i_1_n_7
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507     8.512    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[16]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X64Y28         FDRE (Setup_fdre_C_D)        0.109     9.110    OOOP_i/cpu_0/inst/display/refresh_reg[16]
  -------------------------------------------------------------------
                         required time                          9.110    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 1.579ns (65.588%)  route 0.828ns (34.412%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.894    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y24         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/Q
                         net (fo=1, routed)           0.819     0.444    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.948 r  OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.957    OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.074 r  OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.074    OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.191 r  OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.514 r  OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.514    OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1_n_6
    SLICE_X64Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505     8.510    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[13]/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109     9.108    OOOP_i/cpu_0/inst/display/refresh_reg[13]
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 1.571ns (65.473%)  route 0.828ns (34.527%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.894    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y24         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/Q
                         net (fo=1, routed)           0.819     0.444    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.948 r  OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.957    OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.074 r  OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.074    OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.191 r  OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.506 r  OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.506    OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1_n_4
    SLICE_X64Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505     8.510    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[15]/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109     9.108    OOOP_i/cpu_0/inst/display/refresh_reg[15]
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  7.602    

Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 1.495ns (64.343%)  route 0.828ns (35.657%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.894    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y24         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/Q
                         net (fo=1, routed)           0.819     0.444    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.948 r  OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.957    OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.074 r  OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.074    OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.191 r  OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.430 r  OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.430    OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1_n_5
    SLICE_X64Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505     8.510    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[14]/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109     9.108    OOOP_i/cpu_0/inst/display/refresh_reg[14]
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                  7.678    

Slack (MET) :             7.698ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 1.475ns (64.034%)  route 0.828ns (35.966%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.894    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y24         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/Q
                         net (fo=1, routed)           0.819     0.444    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.948 r  OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.957    OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.074 r  OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.074    OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.191 r  OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.191    OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.410 r  OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.410    OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1_n_7
    SLICE_X64Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505     8.510    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[12]/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109     9.108    OOOP_i/cpu_0/inst/display/refresh_reg[12]
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                  7.698    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.462ns (63.830%)  route 0.828ns (36.170%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.894    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y24         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/Q
                         net (fo=1, routed)           0.819     0.444    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.948 r  OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.957    OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.074 r  OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.074    OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.397 r  OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.397    OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1_n_6
    SLICE_X64Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504     8.509    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[9]/C
                         clock pessimism              0.564     9.072    
                         clock uncertainty           -0.074     8.998    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109     9.107    OOOP_i/cpu_0/inst/display/refresh_reg[9]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 1.454ns (63.703%)  route 0.828ns (36.297%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.894    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y24         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  OOOP_i/cpu_0/inst/display/refresh_reg[2]/Q
                         net (fo=1, routed)           0.819     0.444    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.948 r  OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.957    OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.074 r  OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.074    OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.389 r  OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.389    OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1_n_4
    SLICE_X64Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504     8.509    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[11]/C
                         clock pessimism              0.564     9.072    
                         clock uncertainty           -0.074     8.998    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109     9.107    OOOP_i/cpu_0/inst/display/refresh_reg[11]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  7.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.599    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y24         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  OOOP_i/cpu_0/inst/display/refresh_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.272    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  OOOP_i/cpu_0/inst/display/refresh[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    OOOP_i/cpu_0/inst/display/refresh[0]_i_2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.157 r  OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.157    OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1_n_7
    SLICE_X64Y24         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.840    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y24         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[0]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134    -0.465    OOOP_i/cpu_0/inst/display/refresh_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  OOOP_i/cpu_0/inst/display/refresh_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.262    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[12]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.147 r  OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.147    OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1_n_7
    SLICE_X64Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[12]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134    -0.462    OOOP_i/cpu_0/inst/display/refresh_reg[12]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  OOOP_i/cpu_0/inst/display/refresh_reg[16]/Q
                         net (fo=1, routed)           0.170    -0.262    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[16]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.147 r  OOOP_i/cpu_0/inst/display/refresh_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.147    OOOP_i/cpu_0/inst/display/refresh_reg[16]_i_1_n_7
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.854    -0.836    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[16]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134    -0.462    OOOP_i/cpu_0/inst/display/refresh_reg[16]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.599    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y25         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  OOOP_i/cpu_0/inst/display/refresh_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.265    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[4]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.150 r  OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.150    OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1_n_7
    SLICE_X64Y25         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.840    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y25         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[4]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134    -0.465    OOOP_i/cpu_0/inst/display/refresh_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.598    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  OOOP_i/cpu_0/inst/display/refresh_reg[8]/Q
                         net (fo=1, routed)           0.170    -0.264    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[8]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.149 r  OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1_n_7
    SLICE_X64Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.851    -0.839    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[8]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134    -0.464    OOOP_i/cpu_0/inst/display/refresh_reg[8]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.599    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y24         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  OOOP_i/cpu_0/inst/display/refresh_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.272    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  OOOP_i/cpu_0/inst/display/refresh[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    OOOP_i/cpu_0/inst/display/refresh[0]_i_2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.122 r  OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.122    OOOP_i/cpu_0/inst/display/refresh_reg[0]_i_1_n_6
    SLICE_X64Y24         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.840    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y24         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[1]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134    -0.465    OOOP_i/cpu_0/inst/display/refresh_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  OOOP_i/cpu_0/inst/display/refresh_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.262    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[12]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.112 r  OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.112    OOOP_i/cpu_0/inst/display/refresh_reg[12]_i_1_n_6
    SLICE_X64Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[13]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134    -0.462    OOOP_i/cpu_0/inst/display/refresh_reg[13]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  OOOP_i/cpu_0/inst/display/refresh_reg[16]/Q
                         net (fo=1, routed)           0.170    -0.262    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[16]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.112 r  OOOP_i/cpu_0/inst/display/refresh_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.112    OOOP_i/cpu_0/inst/display/refresh_reg[16]_i_1_n_6
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.854    -0.836    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[17]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134    -0.462    OOOP_i/cpu_0/inst/display/refresh_reg[17]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.599    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y25         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  OOOP_i/cpu_0/inst/display/refresh_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.265    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[4]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.115 r  OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.115    OOOP_i/cpu_0/inst/display/refresh_reg[4]_i_1_n_6
    SLICE_X64Y25         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.840    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y25         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[5]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134    -0.465    OOOP_i/cpu_0/inst/display/refresh_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/display/refresh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.598    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  OOOP_i/cpu_0/inst/display/refresh_reg[8]/Q
                         net (fo=1, routed)           0.170    -0.264    OOOP_i/cpu_0/inst/display/refresh_reg_n_0_[8]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.114 r  OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.114    OOOP_i/cpu_0/inst/display/refresh_reg[8]_i_1_n_6
    SLICE_X64Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.851    -0.839    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[9]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134    -0.464    OOOP_i/cpu_0/inst/display/refresh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_OOOP_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    OOOP_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y24     OOOP_i/cpu_0/inst/display/refresh_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y26     OOOP_i/cpu_0/inst/display/refresh_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y26     OOOP_i/cpu_0/inst/display/refresh_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     OOOP_i/cpu_0/inst/display/refresh_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     OOOP_i/cpu_0/inst/display/refresh_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     OOOP_i/cpu_0/inst/display/refresh_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     OOOP_i/cpu_0/inst/display/refresh_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y24     OOOP_i/cpu_0/inst/display/refresh_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y24     OOOP_i/cpu_0/inst/display/refresh_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y26     OOOP_i/cpu_0/inst/display/refresh_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y26     OOOP_i/cpu_0/inst/display/refresh_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y26     OOOP_i/cpu_0/inst/display/refresh_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y26     OOOP_i/cpu_0/inst/display/refresh_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     OOOP_i/cpu_0/inst/display/refresh_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     OOOP_i/cpu_0/inst/display/refresh_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y24     OOOP_i/cpu_0/inst/display/refresh_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y24     OOOP_i/cpu_0/inst/display/refresh_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y26     OOOP_i/cpu_0/inst/display/refresh_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y26     OOOP_i/cpu_0/inst/display/refresh_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y26     OOOP_i/cpu_0/inst/display/refresh_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y26     OOOP_i/cpu_0/inst/display/refresh_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     OOOP_i/cpu_0/inst/display/refresh_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     OOOP_i/cpu_0/inst/display/refresh_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_OOOP_clk_wiz_0
  To Clock:  clkfbout_OOOP_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_OOOP_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    OOOP_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_OOOP_clk_wiz_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 4.382ns (53.424%)  route 3.821ns (46.576%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           1.167     0.798    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.152     0.950 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           2.653     3.603    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712     7.316 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.316    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.079ns  (logic 4.398ns (54.439%)  route 3.681ns (45.561%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           1.167     0.798    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.152     0.950 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           2.513     3.463    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728     7.191 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.191    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.938ns  (logic 4.414ns (55.604%)  route 3.524ns (44.396%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           1.167     0.798    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.152     0.950 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           2.357     3.306    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     7.050 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.050    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.786ns  (logic 4.413ns (56.678%)  route 3.373ns (43.322%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           1.167     0.798    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.152     0.950 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           2.206     3.156    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.743     6.899 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.899    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.511ns  (logic 4.389ns (58.429%)  route 3.122ns (41.571%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           1.167     0.798    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.152     0.950 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           1.955     2.905    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719     6.624 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.624    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.491ns  (logic 4.407ns (58.832%)  route 3.084ns (41.168%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           1.167     0.798    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.152     0.950 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           1.916     2.866    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.737     6.604 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.604    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.260ns  (logic 4.375ns (60.262%)  route 2.885ns (39.738%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 f  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           1.168     0.799    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.152     0.951 r  OOOP_i/cpu_0/inst/display/an[0]_INST_0/O
                         net (fo=1, routed)           1.716     2.667    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.372 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.372    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 4.152ns (58.128%)  route 2.991ns (41.872%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           1.168     0.799    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.923 r  OOOP_i/cpu_0/inst/display/an[3]_INST_0/O
                         net (fo=1, routed)           1.823     2.746    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     6.256 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.256    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.982ns  (logic 4.141ns (59.314%)  route 2.841ns (40.686%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           1.168     0.799    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.923 r  OOOP_i/cpu_0/inst/display/an[1]_INST_0/O
                         net (fo=1, routed)           1.672     2.595    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.094 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.094    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.858ns  (logic 4.165ns (60.734%)  route 2.693ns (39.266%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624    -0.888    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.370 f  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           1.167     0.798    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.922 r  OOOP_i/cpu_0/inst/display/an[2]_INST_0/O
                         net (fo=1, routed)           1.525     2.447    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     5.970 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.970    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.433ns (70.971%)  route 0.586ns (29.029%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/Q
                         net (fo=6, routed)           0.306    -0.127    OOOP_i/cpu_0/inst/display/activate_refresh[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.082 r  OOOP_i/cpu_0/inst/display/an[2]_INST_0/O
                         net (fo=1, routed)           0.280     0.199    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.423 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.423    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.420ns (69.804%)  route 0.614ns (30.196%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/Q
                         net (fo=6, routed)           0.245    -0.188    OOOP_i/cpu_0/inst/display/activate_refresh[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.143 r  OOOP_i/cpu_0/inst/display/an[3]_INST_0/O
                         net (fo=1, routed)           0.370     0.227    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.438 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.438    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.409ns (68.973%)  route 0.634ns (31.027%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  OOOP_i/cpu_0/inst/display/refresh_reg[19]/Q
                         net (fo=6, routed)           0.307    -0.126    OOOP_i/cpu_0/inst/display/activate_refresh[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.081 r  OOOP_i/cpu_0/inst/display/an[1]_INST_0/O
                         net (fo=1, routed)           0.327     0.247    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.447 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.447    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.463ns (70.059%)  route 0.625ns (29.941%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.297    OOOP_i/cpu_0/inst/display/display_third_reg_n_0_[3]
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.043    -0.254 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           0.467     0.213    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.279     1.492 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.492    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.481ns (70.171%)  route 0.630ns (29.829%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.297    OOOP_i/cpu_0/inst/display/display_third_reg_n_0_[3]
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.043    -0.254 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           0.471     0.217    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.297     1.514 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.514    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.474ns (68.904%)  route 0.665ns (31.096%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y28         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  OOOP_i/cpu_0/inst/display/refresh_reg[19]/Q
                         net (fo=6, routed)           0.307    -0.126    OOOP_i/cpu_0/inst/display/activate_refresh[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.044    -0.082 r  OOOP_i/cpu_0/inst/display/an[0]_INST_0/O
                         net (fo=1, routed)           0.358     0.277    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     1.543 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.543    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.487ns (66.654%)  route 0.744ns (33.346%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.297    OOOP_i/cpu_0/inst/display/display_third_reg_n_0_[3]
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.043    -0.254 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           0.586     0.332    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.303     1.635 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.635    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.487ns (64.809%)  route 0.808ns (35.191%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.297    OOOP_i/cpu_0/inst/display/display_third_reg_n_0_[3]
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.043    -0.254 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           0.650     0.395    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     1.699 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.699    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.472ns (62.522%)  route 0.882ns (37.478%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.297    OOOP_i/cpu_0/inst/display/display_third_reg_n_0_[3]
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.043    -0.254 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           0.724     0.470    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     1.758 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.758    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.457ns (60.895%)  route 0.935ns (39.105%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y27         FDRE                                         r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.297    OOOP_i/cpu_0/inst/display/display_third_reg_n_0_[3]
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.043    -0.254 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           0.777     0.523    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     1.796 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.796    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_OOOP_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_OOOP_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_OOOP_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    OOOP_i/clk_wiz/inst/clkfbout_OOOP_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  OOOP_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    OOOP_i/clk_wiz/inst/clkfbout_buf_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_OOOP_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clkfbout_OOOP_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    OOOP_i/clk_wiz/inst/clkfbout_buf_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





