// Seed: 2282503774
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_4(
      .id_0(1'b0), .id_1(1'd0), .id_2(1), .id_3(id_5), .id_4(1'b0), .id_5(id_1), .id_6(1)
  );
  assign id_3 = 1;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input tri1 id_4
);
  wire id_6;
  wire id_7;
  initial id_2 = 1;
  module_0(
      id_7, id_6, id_7
  );
endmodule
