INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_image_filter_top glbl -prj image_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims --initfile C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s image_filter -debug wave 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/AESL_axi_s_INPUT_STREAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_INPUT_STREAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/AESL_axi_s_OUTPUT_STREAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_OUTPUT_STREAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/AXIvideo2Mat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AXIvideo2Mat
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/Block_Mat_exit47_pro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Mat_exit47_pro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/CvtColor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CvtColor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/CvtColor_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CvtColor_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/fifo_w32_d1_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_w32_d1_A_shiftReg
INFO: [VRFC 10-307] analyzing entity fifo_w32_d1_A
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/fifo_w32_d3_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_w32_d3_A_shiftReg
INFO: [VRFC 10-307] analyzing entity fifo_w32_d3_A
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/fifo_w32_d4_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_w32_d4_A_shiftReg
INFO: [VRFC 10-307] analyzing entity fifo_w32_d4_A
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/fifo_w8_d1_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_w8_d1_A_shiftReg
INFO: [VRFC 10-307] analyzing entity fifo_w8_d1_A
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_image_filter_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_mac_cud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mac_cud_DSP48_1
INFO: [VRFC 10-307] analyzing entity image_filter_mac_cud
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_mac_dEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mac_dEe_DSP48_2
INFO: [VRFC 10-307] analyzing entity image_filter_mac_dEe
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_mul_bkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mul_bkb_DSP48_0
INFO: [VRFC 10-307] analyzing entity image_filter_mul_bkb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/Mat2AXIvideo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mat2AXIvideo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/start_for_CvtColoeOg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_CvtColoeOg_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_CvtColoeOg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/start_for_CvtColog8j.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_CvtColog8j_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_CvtColog8j
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/start_for_Mat2AXIfYi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_Mat2AXIfYi_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_Mat2AXIfYi
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.Block_Mat_exit47_pro [block_mat_exit47_pro_default]
Compiling architecture behav of entity xil_defaultlib.AXIvideo2Mat [axivideo2mat_default]
Compiling architecture behav of entity xil_defaultlib.image_filter_mul_bkb_DSP48_0 [image_filter_mul_bkb_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mul_bkb [\image_filter_mul_bkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.image_filter_mac_cud_DSP48_1 [image_filter_mac_cud_dsp48_1_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mac_cud [\image_filter_mac_cud(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.image_filter_mac_dEe_DSP48_2 [image_filter_mac_dee_dsp48_2_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mac_dEe [\image_filter_mac_dEe(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.CvtColor_1 [cvtcolor_1_default]
Compiling architecture behav of entity xil_defaultlib.CvtColor [cvtcolor_default]
Compiling architecture behav of entity xil_defaultlib.Mat2AXIvideo [mat2axivideo_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w32_d1_A_shiftReg [fifo_w32_d1_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w32_d1_A [\fifo_w32_d1_A(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.fifo_w32_d3_A_shiftReg [fifo_w32_d3_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w32_d3_A [\fifo_w32_d3_A(1,8)\]
Compiling architecture rtl of entity xil_defaultlib.fifo_w32_d4_A_shiftReg [fifo_w32_d4_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w32_d4_A [\fifo_w32_d4_A(1,8)\]
Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d1_A_shiftReg [fifo_w8_d1_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d1_A [\fifo_w8_d1_A(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_CvtColoeOg_shiftReg [start_for_cvtcoloeog_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_CvtColoeOg [\start_for_CvtColoeOg(1,8)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_Mat2AXIfYi_shiftReg [start_for_mat2axifyi_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_Mat2AXIfYi [\start_for_Mat2AXIfYi(1,8)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_CvtColog8j_shiftReg [start_for_cvtcolog8j_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_CvtColog8j [\start_for_CvtColog8j(1,8)\]
Compiling architecture behav of entity xil_defaultlib.image_filter [image_filter_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_INPUT_STREAM [aesl_axi_s_input_stream_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_OUTPUT_STREAM [aesl_axi_s_output_stream_default]
Compiling architecture behav of entity xil_defaultlib.apatb_image_filter_top
Built simulation snapshot image_filter
