// Seed: 1893979739
`define pp_4 0
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output logic id_3
);
  assign id_3 = 1;
  assign id_3 = id_2;
  assign id_3 = 1 - id_2;
  logic id_4;
  logic id_5;
  logic id_7;
endmodule
