<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ID_ISAR4_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4</h1><p>The ID_ISAR4_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about the instruction sets implemented by the PE in AArch32 state.</p>
        
          <p>Must be interpreted with <a href="AArch64-id_isar0_el1.html">ID_ISAR0_EL1</a>, <a href="AArch64-id_isar1_el1.html">ID_ISAR1_EL1</a>, <a href="AArch64-id_isar2_el1.html">ID_ISAR2_EL1</a>, <a href="AArch64-id_isar3_el1.html">ID_ISAR3_EL1</a>, and <a href="AArch64-id_isar5_el1.html">ID_ISAR5_EL1</a>.</p>
        
          <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the ARMv8 ARM, section D7.1.3</span>.</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Configuration</h2><p>AArch64 System register ID_ISAR4_EL1
                is architecturally mapped to
              AArch32 System register <a href="AArch32-id_isar4.html">ID_ISAR4</a>.
          </p>
          <p>In an implementation that supports only AArch64 state, this register is <span class="arm-defined-word">UNKNOWN</span>.</p>
        <h2>Attributes</h2>
          <p>ID_ISAR4_EL1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ID_ISAR4_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#SWP_frac">SWP_frac</a></td><td class="lr" colspan="4"><a href="#PSR_M">PSR_M</a></td><td class="lr" colspan="4"><a href="#SynchPrim_frac">SynchPrim_frac</a></td><td class="lr" colspan="4"><a href="#Barrier">Barrier</a></td><td class="lr" colspan="4"><a href="#SMC">SMC</a></td><td class="lr" colspan="4"><a href="#Writeback">Writeback</a></td><td class="lr" colspan="4"><a href="#WithShifts">WithShifts</a></td><td class="lr" colspan="4"><a href="#Unpriv">Unpriv</a></td></tr></tbody></table><h4 id="SWP_frac">SWP_frac, bits [31:28]
                  </h4>
              <p>Indicates support for the memory system locking the bus for SWP or SWPB instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>SWP_frac</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>SWP or SWPB instructions not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>SWP or SWPB implemented but only in a uniprocessor context. SWP and SWPB do not guarantee whether memory accesses from other masters can come between the load memory access and the store memory access of the SWP or SWPB.</p>
                </td></tr></table>
              <p>All other values are reserved. This field is valid only if the <a href="AArch32-id_isar0.html">ID_ISAR0</a>.Swap_instrs field is <span class="binarynumber">0000</span>.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0000</span>.</p>
            <h4 id="PSR_M">PSR_M, bits [27:24]
                  </h4>
              <p>Indicates the implemented M profile instructions to modify the PSRs. Defined values are:</p>
            <table class="valuetable"><tr><th>PSR_M</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the M profile forms of the CPS, MRS, and MSR instructions.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0000</span>.</p>
            <h4 id="SynchPrim_frac">SynchPrim_frac, bits [23:20]
                  </h4>
              <p>Used in conjunction with <a href="AArch32-id_isar3.html">ID_ISAR3</a>.SynchPrim to indicate the implemented Synchronization Primitive instructions. Possible values are:</p>
            <table class="valuetable"><tr><th>SynchPrim_frac</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>If SynchPrim == <span class="binarynumber">0000</span>, no Synchronization Primitives implemented. If SynchPrim == <span class="binarynumber">0001</span>, adds the LDREX and STREX instructions. If SynchPrim == <span class="binarynumber">0010</span>, also adds the CLREX, LDREXB, LDREXH, STREXB, STREXH, LDREXD, and STREXD instructions.</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>If SynchPrim == <span class="binarynumber">0001</span>, adds the LDREX, STREX, CLREX, LDREXB, LDREXH, STREXB, and STREXH instructions.</p>
                </td></tr></table>
              <p>All other combinations of SynchPrim and SynchPrim_frac are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0000</span>.</p>
            <h4 id="Barrier">Barrier, bits [19:16]
                  </h4>
              <p>Indicates the implemented Barrier instructions in the A32 and T32 instruction sets. Defined values are:</p>
            <table class="valuetable"><tr><th>Barrier</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented. Barrier operations are provided only as System instructions in the (coproc==<span class="binarynumber">1111</span>) encoding space.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the DMB, DSB, and ISB barrier instructions.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            <h4 id="SMC">SMC, bits [15:12]
                  </h4>
              <p>Indicates the implemented SMC instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>SMC</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the SMC instruction.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0001</span> and <span class="binarynumber">0000</span>.</p>
            
              <p>If EL1 cannot use AArch32 then this field has the value <span class="binarynumber">0000</span>.</p>
            <h4 id="Writeback">Writeback, bits [11:8]
                  </h4>
              <p>Indicates the support for Writeback addressing modes. Defined values are:</p>
            <table class="valuetable"><tr><th>Writeback</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Basic support. Only the LDM, STM, PUSH, POP, SRS, and RFE instructions support writeback addressing modes. These instructions support all of their writeback addressing modes.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds support for all of the writeback addressing modes.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            <h4 id="WithShifts">WithShifts, bits [7:4]
                  </h4>
              <p>Indicates the support for instructions with shifts. Defined values are:</p>
            <table class="valuetable"><tr><th>WithShifts</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Nonzero shifts supported only in MOV and shift instructions.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds support for shifts of loads and stores over the range LSL 0-3.</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds support for other constant shift options, both on load/store and other instructions.</p>
                </td></tr><tr><td class="bitfield">0100</td><td>
                  <p>As for <span class="binarynumber">0011</span>, and adds support for register-controlled shift options.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0100</span>.</p>
            <h4 id="Unpriv">Unpriv, bits [3:0]
                  </h4>
              <p>Indicates the implemented unprivileged instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>Unpriv</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented. No T variant instructions are implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the LDRBT, LDRT, STRBT, and STRT instructions.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds the LDRHT, LDRSBT, LDRSHT, and STRHT instructions.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0010</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the ID_ISAR4_EL1</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>ID_ISAR4_EL1</td><td>11</td><td>000</td><td>0000</td><td>0010</td><td>100</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RO</td><td>
        n/a
      </td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RO</td><td>RO</td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RO</td><td>RO</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
