`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Module Name : wb_trap_mret_commit_controller
//
// Description:
//  Retirement-boundary (WB) commit controller for traps and MRET.
//
//  Responsibilities:
//    - Decide when a precise exception trap is committed at WB
//    - Decide when an MRET is committed at WB
//    - Drive IF-stage redirect (wb_trap_redirect + trap_target)
//    - Request pipeline flush (flush_pipeline_onehot) to empty younger stages
//    - Drive CSR regfile trap inputs for trap entry CSR updates
//    - Provide commit-qualified mret pulse for CSR regfile mstatus restore
//
// Notes:
//  - This module is purely combinational.
//  - Interrupts are not handled here yet; trap_is_interrupt is hardwired to 0.
//
//////////////////////////////////////////////////////////////////////////////////

module wb_trap_mret_commit_controller (
    input  wire        valid_W,
    input  wire        exc_valid_W,
    input  wire [5:0]  exc_cause_W,
    input  wire [31:0] exc_tval_W,
    input  wire [31:0] exc_pc_W,

    input  wire        is_mret_W,

    input  wire [31:0] mtvec_i,
    input  wire [31:0] mepc_i,
    input  wire [31:0] mstatus_i,

    output wire        wb_trap_redirect_o,
    output wire [31:0] trap_target_o,
    output wire [3:0]  flush_pipeline_onehot_o,

    // CSR regfile trap-entry interface (PORT A)
    output wire        trap_valid_o,
    output wire [30:0] trap_cause_o,
    output wire [31:0] trap_pc_o,
    output wire [31:0] trap_addr_o,
    output wire        trap_addr_valid_o,
    output wire        trap_is_interrupt_o,

    // CSR regfile PORT C: MRET write interface
    output wire        csr_write_en_mret_o,
    output wire [11:0] csr_waddr_mret_o,
    output wire [31:0] csr_wdata_mret_o,

    // Commit-qualified MRET pulse
    output wire        mret_commit_o
);

    // CSR Address constant for MSTATUS
    localparam [11:0] MSTATUS_ADDR = 12'h300;

    wire trap_commit;
    wire mret_commit;

    assign trap_commit = valid_W & exc_valid_W;
    assign mret_commit = valid_W & is_mret_W & ~exc_valid_W;

    assign wb_trap_redirect_o = trap_commit | mret_commit;

    // Drive CSR trap-entry write bundle
    assign trap_valid_o        = trap_commit;
    assign trap_is_interrupt_o = exc_cause_W[5] & exc_valid_W;
    assign trap_cause_o        = {25'b0, exc_cause_W[4:0]};
    assign trap_pc_o           = exc_pc_W;
    assign trap_addr_o         = exc_tval_W;
    assign trap_addr_valid_o   = trap_commit & ~exc_cause_W[5]; // mtval only valid for exceptions (bit[5]==0)

    // Trap target resolution:
    // - MRET: mepc
    // - Direct Mode (mtvec[1:0] == 2'b00) or exceptions: base address (mtvec[31:2] << 2)
    // - Vectored Mode (mtvec[1:0] == 2'b01) for interrupts: base address + (4 * cause)
    wire        is_vectored_interrupt = (mtvec_i[1:0] == 2'b01) & trap_is_interrupt_o;
    wire [31:0] trap_base_addr        = {mtvec_i[31:2], 2'b00};
    wire [31:0] trap_target_addr      = is_vectored_interrupt ? (trap_base_addr + {25'b0, exc_cause_W[4:0], 2'b00})
                                                              : trap_base_addr;

    assign trap_target_o = trap_commit ? trap_target_addr : {mepc_i[31:2], 2'b00};

    // Empty the pipeline when trap or mret commits
    assign flush_pipeline_onehot_o = wb_trap_redirect_o ? 4'b1111 : 4'b0000;

    // ====================================
    // PORT C: MRET CSR Write Interface
    // ====================================
    // On MRET commit: update mstatus fields
    // - mstatus[3] (MIE)        ← mstatus[7] (MPIE)
    // - mstatus[7] (MPIE)       ← 1
    // - mstatus[12:11] (MPP)    ← 2'b11 (Machine mode for M-mode only core)
    // Preserve reserved bits [10:8] and other non-MSTATUS fields.
    wire [31:0] new_mstatus;
    assign new_mstatus = {
        mstatus_i[31:13],
        2'b11,              // MPP = Machine mode
        mstatus_i[10],      // preserve reserved bit 10
        mstatus_i[9:8],     // preserve reserved bits 9:8
        1'b1,               // MPIE = 1
        mstatus_i[6:4],     // preserve reserved bits 6:4
        mstatus_i[7],       // MIE <- previous MPIE
        mstatus_i[2:0]      // preserve other low bits
    };

    assign csr_write_en_mret_o = mret_commit;
    assign csr_waddr_mret_o    = MSTATUS_ADDR;
    assign csr_wdata_mret_o    = new_mstatus;

    assign mret_commit_o = mret_commit;

endmodule
