TimeInfo1: TTIM:%x ULP:%x CCH:%x FDP:%x CSI:%x TDP:%x HARQ:%x
TimeInfo0: TTIM:%x ULP:%x CCH:%x FDP:%x CSI:%x TDP:%x HARQ:%x
==========DSP CELL_ID (CC0/CC1/CC2)[%09d](CC3/CC4/CC5)[%09d] (CC6/CC7)[%09d] TTI[%d] CLK61[%d], CA_CFG/CA_ACT#/CELL_GROUP/STACK_ID[%9d] MAX4LAYER/256QAM [0x%x] ==========
(I) Prior Group in DualC is %d
[LAA_DEBUG][CG : %d][CC%d][lte_demod_upt_flag_cur : %d][lte_demod_upt_flag_prv : %d]
cell Group[%d] active_ul_cc_num[%d] duplex Mode[%d] cell index[%d]
cell Group[%d] active_ul_cc_num[%d] trxOpBitmap[%d]ssf_cfgnum[%d]
SL0TtiBd_Isr:%d
SL1TtiBd_Isr:%d
==========DSP TTI[%d] CLK61[%d]==========
(F)Ttim_dummyISR (%d)
(F)Ttim_EnableTimer ERROR, NO registration id(%d)
(F) already timer registered id(%d)
Ttim_InitSWTimer
Ttim_DisableSWTimer_init: mode(%d), cell_group(%d)
Ttim_DoOnMIB SFN_all:%d, SFN:%d, tti:%d, rtg:0x%x
HARQ MOVER or SCC State. HM0_STATUS=0x%x, HM1_STATUS=0x%x, SCC_STATE=0x%x
[DEBUG] Sw_Reset_Assert_Infra CC0_DEC_TYPE_CTRL:0x%x, CP_PMU:0x%x , IG_SW_CLK_ON:0x%x
SW_RESET(ASSERT) tti(%d) rtg(%d-%d=%d) mode(%d) state(%d->%d)
SW_RESET tti(%d) rtg(%d) mode(%d) state(%d->%d)
SW_RESET triggered, reset_mode(%d), reset_state(%d)
TRX switching test g_trx_creterion/gap_state/fem_sw_off : %d,g_atti : %d , g_tti : %d, gap_fn: %d, gap_sfn: %d, %d,FEM_MAIN_CTL[0x%x]
[TRX CFG] cck : %d, sf assign : %d,tdd_trx_utd_tti : %d ssf_num : %d tx_itr_num : %d
TRPRST: DnStart - regpoe(0x%x), sync(0x%x), crs(0x%x,0x%x,0x%x), mrs(0x%x,0x%x)
TRPRST: cch_wgen_cc_info(0x%x), sch_csi_wgen_cc_info(0x%x), demap_bypass(0x%x), pseudo(0x%x), cc_bitmap(0x%x), drs_dmrs_info(0x%x)
TRPRST: state - prv(%d), cur(%d)
[TRPRST] TrpRst_Update_State: invalid state(%d)
[TRPRST] active_cc(0x%x), prev_ca_on(0x%x), ca_on(0x%x)
IPC: LTE demod release cnf
