0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Amadeus/ARM_ALU/ARM_ALU.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Amadeus/ARM_ALU/ARM_ALU.srcs/sources_1/new/ALU.v,1538069869,verilog,,C:/Users/Amadeus/ARM_ALU/ARM_ALU.srcs/sources_1/new/SSegDisp.v,,ALU,,,,,,,,
C:/Users/Amadeus/ARM_ALU/ARM_ALU.srcs/sources_1/new/SSegDisp.v,1538080181,verilog,,C:/Users/Amadeus/ARM_ALU/ARM_ALU.srcs/sources_1/new/Testbench.v,,SSegDisp,,,,,,,,
C:/Users/Amadeus/ARM_ALU/ARM_ALU.srcs/sources_1/new/Testbench.v,1538085057,verilog,,,,Testbench,,,,,,,,
