# do FPGACode.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 10:36:41 on Aug 12,2025
# vcom -work work FPGACode.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity FPGACode
# -- Compiling architecture structure of FPGACode
# End time: 10:36:42 on Aug 12,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 10:36:42 on Aug 12,2025
# vcom -work work Test_PLL_20M.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FPGACode_vhd_vec_tst
# -- Compiling architecture FPGACode_arch of FPGACode_vhd_vec_tst
# End time: 10:36:42 on Aug 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -suppress 12110 -voptargs=""+acc"" -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.FPGACode_vhd_vec_tst 
# Start time: 10:36:42 on Aug 12,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fpgacode_vhd_vec_tst(fpgacode_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.fpgacode(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)#1
# Loading cycloneive.cycloneive_io_ibuf(arch)#1
# Loading cycloneive.cycloneive_pllpack(body)
# Loading ieee.std_logic_unsigned(body)
# Loading cycloneive.cycloneive_pll(vital_pll)#1
# Loading cycloneive.cycloneive_mn_cntr(behave)#1
# Loading cycloneive.cycloneive_mn_cntr(behave)#2
# Loading cycloneive.cycloneive_scale_cntr(behave)#1
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)#1
# Loading cycloneive.cycloneive_ena_reg(behave)#1
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#1
# after#32
# ** Note: Cycloneive PLL locked to incoming clock
#    Time: 180 ns  Iteration: 3  Instance: /fpgacode_vhd_vec_tst/i1/\inst|altpll_component|auto_generated|pll1\
# ** Note: Cycloneive PLL lost lock due to loss of input clock or the input clock is not detected within the allowed time frame.
#    Time: 1060 ns  Iteration: 3  Instance: /fpgacode_vhd_vec_tst/i1/\inst|altpll_component|auto_generated|pll1\
# End time: 10:36:42 on Aug 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
