<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdp_sync</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_70931'>
<a name="inst_tag_70931"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70931" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdp_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70931_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70931_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70931_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70931_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70932'>
<a name="inst_tag_70932"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70932" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdm_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70932_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70932_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70932_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70932_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70933'>
<a name="inst_tag_70933"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70933" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_en_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70933_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70933_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70933_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70933_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"> 30.69</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 29.41</td>
<td class="wht cl rt"></td>
<td><a href="mod1467.html#inst_tag_95179" >c_udc_pll_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70934'>
<a name="inst_tag_70934"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70934" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_delay_en_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70934_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70934_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70934_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70934_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"> 30.69</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 29.41</td>
<td class="wht cl rt"></td>
<td><a href="mod1467.html#inst_tag_95179" >c_udc_pll_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70935'>
<a name="inst_tag_70935"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70935" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_en_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70935_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70935_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70935_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70935_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"> 30.69</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 29.41</td>
<td class="wht cl rt"></td>
<td><a href="mod1467.html#inst_tag_95179" >c_udc_pll_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70936'>
<a name="inst_tag_70936"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70936" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_standby_en_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70936_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70936_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70936_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70936_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"> 30.69</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 29.41</td>
<td class="wht cl rt"></td>
<td><a href="mod1467.html#inst_tag_95179" >c_udc_pll_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70937'>
<a name="inst_tag_70937"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70937" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_ana_en_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70937_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70937_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70937_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70937_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"> 30.69</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 29.41</td>
<td class="wht cl rt"></td>
<td><a href="mod1467.html#inst_tag_95179" >c_udc_pll_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70938'>
<a name="inst_tag_70938"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70938" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_core_en_en_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70938_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70938_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70938_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70938_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"> 30.69</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 29.41</td>
<td class="wht cl rt"></td>
<td><a href="mod1467.html#inst_tag_95179" >c_udc_pll_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70939'>
<a name="inst_tag_70939"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70939" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_en_en_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70939_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70939_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70939_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70939_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"> 30.69</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 29.41</td>
<td class="wht cl rt"></td>
<td><a href="mod1467.html#inst_tag_95179" >c_udc_pll_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70940'>
<a name="inst_tag_70940"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70940" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_core_en_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70940_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70940_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70940_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70940_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"> 30.69</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 29.41</td>
<td class="wht cl rt"></td>
<td><a href="mod1467.html#inst_tag_95179" >c_udc_pll_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70941'>
<a name="inst_tag_70941"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70941" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_iso_cnt_threshold_en_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70941_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70941_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70941_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70941_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"> 30.69</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 29.41</td>
<td class="wht cl rt"></td>
<td><a href="mod1467.html#inst_tag_95179" >c_udc_pll_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70942'>
<a name="inst_tag_70942"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70942" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_cnt_threshold_en_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70942_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70942_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70942_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70942_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"> 30.69</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 29.41</td>
<td class="wht cl rt"></td>
<td><a href="mod1467.html#inst_tag_95179" >c_udc_pll_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70943'>
<a name="inst_tag_70943"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70943" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_suspendm_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70943_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70943_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70943_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70943_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"> 30.69</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 29.41</td>
<td class="wht cl rt"></td>
<td><a href="mod1467.html#inst_tag_95179" >c_udc_pll_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70944'>
<a name="inst_tag_70944"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70944" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_sleepm_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70944_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70944_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70944_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70944_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"> 30.69</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 29.41</td>
<td class="wht cl rt"></td>
<td><a href="mod1467.html#inst_tag_95179" >c_udc_pll_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70945'>
<a name="inst_tag_70945"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70945" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_hs_clock_gate_ack_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70945_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70945_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70945_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70945_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"> 30.69</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 29.41</td>
<td class="wht cl rt"></td>
<td><a href="mod1467.html#inst_tag_95179" >c_udc_pll_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70946'>
<a name="inst_tag_70946"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70946" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_pll_clk_gate_ack_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70946_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70946_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70946_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70946_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"> 30.69</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 29.41</td>
<td class="wht cl rt"></td>
<td><a href="mod1467.html#inst_tag_95179" >c_udc_pll_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70947'>
<a name="inst_tag_70947"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70947" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_tm_pll_clkon_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70947_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70947_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70947_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70947_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"> 30.69</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 29.41</td>
<td class="wht cl rt"></td>
<td><a href="mod1467.html#inst_tag_95179" >c_udc_pll_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70948'>
<a name="inst_tag_70948"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70948" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_pll_coarse_code_done_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70948_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70948_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70948_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70948_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70949'>
<a name="inst_tag_70949"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70949" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_ted_on</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70949_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70949_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70949_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70949_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70950'>
<a name="inst_tag_70950"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70950" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_down_en</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70950_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70950_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70950_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70950_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70951'>
<a name="inst_tag_70951"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70951" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_squelch_threshold</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70951_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70951_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70951_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70951_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70952'>
<a name="inst_tag_70952"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70952" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_2_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70952_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70952_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70952_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70952_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70953'>
<a name="inst_tag_70953"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70953" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_4_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70953_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70953_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70953_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70953_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70954'>
<a name="inst_tag_70954"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70954" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_en_d</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70954_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70954_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70954_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70954_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70955'>
<a name="inst_tag_70955"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70955" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfstx_en_d</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70955_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70955_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70955_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70955_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70956'>
<a name="inst_tag_70956"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70956" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_txvalid_ungate</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70956_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70956_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70956_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70956_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70957'>
<a name="inst_tag_70957"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70957" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_0_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70957_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70957_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70957_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70957_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70958'>
<a name="inst_tag_70958"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70958" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_2_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70958_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70958_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70958_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70958_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70959'>
<a name="inst_tag_70959"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70959" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_4_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70959_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70959_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70959_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70959_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70960'>
<a name="inst_tag_70960"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70960" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_6_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70960_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70960_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70960_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70960_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70961'>
<a name="inst_tag_70961"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70961" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tm_spc_sel</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70961_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70961_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70961_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70961_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70962'>
<a name="inst_tag_70962"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70962" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_trigger</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70962_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70962_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70962_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70962_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70963'>
<a name="inst_tag_70963"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70963" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_act_rst_cnt_threshold_en</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70963_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70963_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70963_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70963_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70964'>
<a name="inst_tag_70964"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_70964" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_autocal_enable</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod984_2.html#inst_tag_70964_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70964_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod984_2.html#inst_tag_70964_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod984_2.html#inst_tag_70964_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_69623" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod984.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_70931"  onclick="showContent('inst_tag_70931')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdp_sync</a><br>
<a href="#inst_tag_70932"  onclick="showContent('inst_tag_70932')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdm_sync</a><br>
<a href="#inst_tag_70933"  onclick="showContent('inst_tag_70933')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_en_sync</a><br>
<a href="#inst_tag_70934"  onclick="showContent('inst_tag_70934')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_delay_en_sync</a><br>
<a href="#inst_tag_70935"  onclick="showContent('inst_tag_70935')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_en_sync</a><br>
<a href="#inst_tag_70936"  onclick="showContent('inst_tag_70936')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_standby_en_sync</a><br>
<a href="#inst_tag_70937"  onclick="showContent('inst_tag_70937')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_ana_en_sync</a><br>
<a href="#inst_tag_70938"  onclick="showContent('inst_tag_70938')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_core_en_en_sync</a><br>
<a href="#inst_tag_70939"  onclick="showContent('inst_tag_70939')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_en_en_sync</a><br>
<a href="#inst_tag_70940"  onclick="showContent('inst_tag_70940')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_core_en_sync</a><br>
<a href="#inst_tag_70941"  onclick="showContent('inst_tag_70941')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_iso_cnt_threshold_en_sync</a><br>
<a href="#inst_tag_70942"  onclick="showContent('inst_tag_70942')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_cnt_threshold_en_sync</a><br>
<a href="#inst_tag_70943"  onclick="showContent('inst_tag_70943')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_suspendm_sync</a><br>
<a href="#inst_tag_70944"  onclick="showContent('inst_tag_70944')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_sleepm_sync</a><br>
<a href="#inst_tag_70945"  onclick="showContent('inst_tag_70945')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_hs_clock_gate_ack_sync</a><br>
<a href="#inst_tag_70946"  onclick="showContent('inst_tag_70946')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_pll_clk_gate_ack_sync</a><br>
<a href="#inst_tag_70947"  onclick="showContent('inst_tag_70947')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_tm_pll_clkon_sync</a><br>
<a href="#inst_tag_70948"  onclick="showContent('inst_tag_70948')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_pll_coarse_code_done_sync</a><br>
<a href="#inst_tag_70949"  onclick="showContent('inst_tag_70949')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_ted_on</a><br>
<a href="#inst_tag_70950"  onclick="showContent('inst_tag_70950')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_down_en</a><br>
<a href="#inst_tag_70951"  onclick="showContent('inst_tag_70951')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_squelch_threshold</a><br>
<a href="#inst_tag_70952"  onclick="showContent('inst_tag_70952')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_2_sync</a><br>
<a href="#inst_tag_70953"  onclick="showContent('inst_tag_70953')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_4_sync</a><br>
<a href="#inst_tag_70954"  onclick="showContent('inst_tag_70954')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_en_d</a><br>
<a href="#inst_tag_70955"  onclick="showContent('inst_tag_70955')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfstx_en_d</a><br>
<a href="#inst_tag_70956"  onclick="showContent('inst_tag_70956')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_txvalid_ungate</a><br>
<a href="#inst_tag_70957"  onclick="showContent('inst_tag_70957')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_0_sync</a><br>
<a href="#inst_tag_70958"  onclick="showContent('inst_tag_70958')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_2_sync</a><br>
<a href="#inst_tag_70959"  onclick="showContent('inst_tag_70959')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_4_sync</a><br>
<a href="#inst_tag_70960"  onclick="showContent('inst_tag_70960')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_6_sync</a><br>
<a href="#inst_tag_70961"  onclick="showContent('inst_tag_70961')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tm_spc_sel</a><br>
<a href="#inst_tag_70962"  onclick="showContent('inst_tag_70962')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_trigger</a><br>
<a href="#inst_tag_70963"  onclick="showContent('inst_tag_70963')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_act_rst_cnt_threshold_en</a><br>
<a href="#inst_tag_70964"  onclick="showContent('inst_tag_70964')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_autocal_enable</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_70931'>
<a name="inst_tag_70931_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70931" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdp_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70931_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70931" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdp_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70931_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70931" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdp_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70931_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70931" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdp_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70932'>
<a name="inst_tag_70932_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70932" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdm_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70932_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70932" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdm_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70932_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70932" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdm_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70932_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70932" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdm_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70933'>
<a name="inst_tag_70933_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70933" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70933_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70933" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70933_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70933" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70933_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70933" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70934'>
<a name="inst_tag_70934_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70934" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_delay_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70934_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70934" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_delay_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70934_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70934" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_delay_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70934_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70934" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_delay_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70935'>
<a name="inst_tag_70935_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70935" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70935_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70935" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70935_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70935" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70935_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70935" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70936'>
<a name="inst_tag_70936_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70936" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_standby_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70936_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70936" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_standby_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70936_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70936" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_standby_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70936_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70936" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_standby_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70937'>
<a name="inst_tag_70937_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70937" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_ana_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70937_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70937" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_ana_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70937_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70937" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_ana_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70937_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70937" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_ana_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70938'>
<a name="inst_tag_70938_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70938" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_core_en_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70938_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70938" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_core_en_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70938_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70938" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_core_en_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70938_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70938" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_core_en_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70939'>
<a name="inst_tag_70939_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70939" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_en_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70939_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70939" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_en_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70939_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70939" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_en_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70939_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70939" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_en_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70940'>
<a name="inst_tag_70940_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70940" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_core_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70940_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70940" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_core_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70940_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70940" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_core_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70940_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70940" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_core_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70941'>
<a name="inst_tag_70941_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70941" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_iso_cnt_threshold_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70941_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70941" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_iso_cnt_threshold_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70941_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70941" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_iso_cnt_threshold_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70941_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70941" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_iso_cnt_threshold_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70942'>
<a name="inst_tag_70942_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70942" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_cnt_threshold_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70942_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70942" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_cnt_threshold_en_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70942_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70942" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_cnt_threshold_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70942_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70942" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_cnt_threshold_en_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70943'>
<a name="inst_tag_70943_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70943" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_suspendm_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70943_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70943" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_suspendm_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70943_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70943" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_suspendm_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70943_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70943" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_suspendm_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70944'>
<a name="inst_tag_70944_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70944" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_sleepm_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70944_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70944" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_sleepm_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70944_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70944" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_sleepm_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70944_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70944" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_sleepm_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70945'>
<a name="inst_tag_70945_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70945" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_hs_clock_gate_ack_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70945_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70945" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_hs_clock_gate_ack_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70945_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70945" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_hs_clock_gate_ack_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70945_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70945" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_hs_clock_gate_ack_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70946'>
<a name="inst_tag_70946_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70946" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_pll_clk_gate_ack_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70946_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70946" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_pll_clk_gate_ack_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70946_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70946" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_pll_clk_gate_ack_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70946_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70946" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_pll_clk_gate_ack_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70947'>
<a name="inst_tag_70947_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70947" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_tm_pll_clkon_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70947_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70947" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_tm_pll_clkon_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70947_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70947" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_tm_pll_clkon_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70947_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70947" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_tm_pll_clkon_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70948'>
<a name="inst_tag_70948_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70948" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_pll_coarse_code_done_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70948_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70948" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_pll_coarse_code_done_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70948_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70948" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_pll_coarse_code_done_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70948_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70948" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_pll_coarse_code_done_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70949'>
<a name="inst_tag_70949_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70949" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_ted_on</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70949_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70949" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_ted_on</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70949_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70949" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_ted_on</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70949_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70949" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_ted_on</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70950'>
<a name="inst_tag_70950_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70950" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_down_en</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70950_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70950" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_down_en</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70950_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70950" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_down_en</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70950_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70950" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_down_en</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70951'>
<a name="inst_tag_70951_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70951" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_squelch_threshold</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70951_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70951" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_squelch_threshold</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70951_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70951" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_squelch_threshold</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70951_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70951" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_squelch_threshold</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70952'>
<a name="inst_tag_70952_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70952" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_2_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70952_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70952" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_2_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70952_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70952" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_2_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70952_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70952" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_2_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70953'>
<a name="inst_tag_70953_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70953" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_4_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70953_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70953" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_4_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70953_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70953" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_4_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70953_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70953" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_4_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70954'>
<a name="inst_tag_70954_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70954" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_en_d</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70954_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70954" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_en_d</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70954_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70954" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_en_d</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70954_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70954" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_en_d</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70955'>
<a name="inst_tag_70955_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70955" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfstx_en_d</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70955_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70955" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfstx_en_d</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70955_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70955" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfstx_en_d</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70955_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70955" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfstx_en_d</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70956'>
<a name="inst_tag_70956_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70956" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_txvalid_ungate</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70956_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70956" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_txvalid_ungate</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70956_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70956" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_txvalid_ungate</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70956_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70956" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_txvalid_ungate</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70957'>
<a name="inst_tag_70957_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70957" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_0_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70957_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70957" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_0_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70957_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70957" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_0_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70957_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70957" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_0_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70958'>
<a name="inst_tag_70958_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70958" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_2_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70958_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70958" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_2_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70958_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70958" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_2_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70958_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70958" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_2_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70959'>
<a name="inst_tag_70959_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70959" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_4_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70959_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70959" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_4_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70959_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70959" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_4_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70959_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70959" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_4_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70960'>
<a name="inst_tag_70960_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70960" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_6_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70960_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70960" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_6_sync</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70960_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70960" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_6_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70960_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70960" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_6_sync</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70961'>
<a name="inst_tag_70961_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70961" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tm_spc_sel</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70961_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70961" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tm_spc_sel</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70961_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70961" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tm_spc_sel</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70961_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70961" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tm_spc_sel</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70962'>
<a name="inst_tag_70962_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70962" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_trigger</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70962_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70962" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_trigger</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70962_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70962" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_trigger</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70962_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70962" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_trigger</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70963'>
<a name="inst_tag_70963_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70963" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_act_rst_cnt_threshold_en</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70963_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70963" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_act_rst_cnt_threshold_en</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70963_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70963" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_act_rst_cnt_threshold_en</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70963_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70963" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_act_rst_cnt_threshold_en</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70964'>
<a name="inst_tag_70964_Line"></a>
<b>Line Coverage for Instance : <a href="mod984_2.html#inst_tag_70964" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_autocal_enable</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="inst_tag_70964_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod984_2.html#inst_tag_70964" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_autocal_enable</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_70964_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod984_2.html#inst_tag_70964" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_autocal_enable</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70964_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod984_2.html#inst_tag_70964" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_autocal_enable</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_70931">
    <li>
      <a href="#inst_tag_70931_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70931_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70931_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70931_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70932">
    <li>
      <a href="#inst_tag_70932_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70932_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70932_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70932_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70933">
    <li>
      <a href="#inst_tag_70933_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70933_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70933_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70933_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70934">
    <li>
      <a href="#inst_tag_70934_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70934_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70934_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70934_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70935">
    <li>
      <a href="#inst_tag_70935_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70935_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70935_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70935_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70936">
    <li>
      <a href="#inst_tag_70936_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70936_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70936_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70936_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70937">
    <li>
      <a href="#inst_tag_70937_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70937_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70937_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70937_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70938">
    <li>
      <a href="#inst_tag_70938_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70938_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70938_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70938_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70939">
    <li>
      <a href="#inst_tag_70939_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70939_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70939_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70939_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70940">
    <li>
      <a href="#inst_tag_70940_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70940_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70940_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70940_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70941">
    <li>
      <a href="#inst_tag_70941_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70941_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70941_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70941_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70942">
    <li>
      <a href="#inst_tag_70942_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70942_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70942_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70942_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70943">
    <li>
      <a href="#inst_tag_70943_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70943_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70943_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70943_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70944">
    <li>
      <a href="#inst_tag_70944_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70944_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70944_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70944_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70945">
    <li>
      <a href="#inst_tag_70945_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70945_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70945_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70945_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70946">
    <li>
      <a href="#inst_tag_70946_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70946_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70946_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70946_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70947">
    <li>
      <a href="#inst_tag_70947_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70947_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70947_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70947_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70948">
    <li>
      <a href="#inst_tag_70948_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70948_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70948_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70948_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70949">
    <li>
      <a href="#inst_tag_70949_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70949_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70949_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70949_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70950">
    <li>
      <a href="#inst_tag_70950_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70950_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70950_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70950_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70951">
    <li>
      <a href="#inst_tag_70951_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70951_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70951_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70951_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70952">
    <li>
      <a href="#inst_tag_70952_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70952_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70952_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70952_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70953">
    <li>
      <a href="#inst_tag_70953_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70953_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70953_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70953_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70954">
    <li>
      <a href="#inst_tag_70954_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70954_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70954_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70954_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70955">
    <li>
      <a href="#inst_tag_70955_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70955_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70955_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70955_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70956">
    <li>
      <a href="#inst_tag_70956_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70956_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70956_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70956_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70957">
    <li>
      <a href="#inst_tag_70957_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70957_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70957_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70957_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70958">
    <li>
      <a href="#inst_tag_70958_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70958_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70958_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70958_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70959">
    <li>
      <a href="#inst_tag_70959_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70959_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70959_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70959_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70960">
    <li>
      <a href="#inst_tag_70960_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70960_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70960_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70960_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70961">
    <li>
      <a href="#inst_tag_70961_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70961_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70961_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70961_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70962">
    <li>
      <a href="#inst_tag_70962_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70962_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70962_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70962_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70963">
    <li>
      <a href="#inst_tag_70963_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70963_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70963_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70963_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70964">
    <li>
      <a href="#inst_tag_70964_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70964_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_70964_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70964_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
