-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "11/14/2018 01:22:22"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	S4PU_Daughterboard IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clock : IN std_logic;
	reset_n : IN std_logic;
	ext_write : IN std_logic;
	ext_address : IN std_logic_vector(15 DOWNTO 0);
	ext_writedata : IN std_logic_vector(15 DOWNTO 0);
	ext_readdata : OUT std_logic_vector(15 DOWNTO 0);
	mode : IN std_logic
	);
END S4PU_Daughterboard;

-- Design Ports Information
-- ext_address[14]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_address[15]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_readdata[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ext_readdata[1]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ext_readdata[2]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ext_readdata[3]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ext_readdata[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ext_readdata[5]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ext_readdata[6]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ext_readdata[7]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ext_readdata[8]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ext_readdata[9]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ext_readdata[10]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ext_readdata[11]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ext_readdata[12]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ext_readdata[13]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ext_readdata[14]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ext_readdata[15]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ext_write	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_address[12]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_address[13]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_writedata[0]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_address[0]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_address[1]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_address[2]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_address[3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_address[4]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_address[5]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_address[6]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_address[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_address[8]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_address[9]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_address[10]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_address[11]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_writedata[1]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_writedata[2]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_writedata[3]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_writedata[4]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_writedata[5]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_writedata[6]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_writedata[7]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_writedata[8]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_writedata[9]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_writedata[10]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_writedata[11]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_writedata[12]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_writedata[13]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_writedata[14]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ext_writedata[15]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reset_n	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- mode	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


ARCHITECTURE structure OF S4PU_Daughterboard IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_reset_n : std_logic;
SIGNAL ww_ext_write : std_logic;
SIGNAL ww_ext_address : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_ext_writedata : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_ext_readdata : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_mode : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \clock~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset_n~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~8_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~13\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~12_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[15]~14_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[5]~10_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[13]~26_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~8_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~18_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~20_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \Add0~27\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \Add0~29\ : std_logic;
SIGNAL \Add0~28_combout\ : std_logic;
SIGNAL \Add0~30_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~23_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~1\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~3\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~5\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~7\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~9\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~8_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~11\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~10_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~11\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~10_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~13\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~12_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~13\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~12_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[15]~14_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~14_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~7\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~16_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~18_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~14_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\ : std_logic;
SIGNAL \cpu_readdata[12]~4_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\ : std_logic;
SIGNAL \cpu_readdata[0]~8_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0_combout\ : std_logic;
SIGNAL \cpu_readdata[3]~14_combout\ : std_logic;
SIGNAL \cpu_readdata[4]~16_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1_combout\ : std_logic;
SIGNAL \cpu_readdata[8]~24_combout\ : std_logic;
SIGNAL \cpu_readdata[9]~26_combout\ : std_logic;
SIGNAL \cpu_readdata[10]~28_combout\ : std_logic;
SIGNAL \cpu_readdata[11]~30_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \cpu_readdata[15]~32_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.PICK_1~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal0~5_combout\ : std_logic;
SIGNAL \cpu_readdata[14]~34_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.FETCH~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr3~0_combout\ : std_logic;
SIGNAL \cpu_reset_n~3_combout\ : std_logic;
SIGNAL \cpu_reset_n~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~4_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_SAL~regout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~9_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Equal0~1_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr9~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Equal1~1_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \LessThan3~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~13_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Equal2~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux7~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux6~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux13~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux12~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux12~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux14~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux14~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux10~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux10~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux9~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux9~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Selector1~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|wren_sig~combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]~41_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.PICK_1~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal25~2_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SBR~7_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SBR~9_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SBR~10_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.FETCH~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SAL~0_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal25~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux9~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux9~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux10~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux10~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux14~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux14~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux12~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux12~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux3~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux3~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux8~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux8~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux7~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux4~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \mode~combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]~feeder_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[8]~feeder_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[14]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \ext_write~combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\ : std_logic;
SIGNAL \clock~combout\ : std_logic;
SIGNAL \clock~clkctrl_outclk\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~1\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~3\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~5\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~15_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.LOAD_1~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.LOAD_1~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.STORE_1~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.STORE_1~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.SWAP_1~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideNor7~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal0~18_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.PICK_0~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal0~17_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.DECODE~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.DECODE~regout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal6~1_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_XOR~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_XOR~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal13~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_AND~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_AND~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr6~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal12~4_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_OR~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_OR~regout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]~feeder_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal11~4_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal17~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_INC~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SBR~4_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SBR~5_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal6~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SBR~3_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SBR~6_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal22~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal18~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SBR~8_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SBR~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SBR~1_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SBR~2_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SBR~11_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SBR~12_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.RESET~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.RESET~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_NOT~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_DEC~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_DEC~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr11~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~11_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_SBR~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SAR~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_SAR~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SBL~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_SBL~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr6~1_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_NEG~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_NEG~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal9~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_ZER~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_ZER~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr7~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.LIT~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.LIT~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr11~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal27~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.DUP~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.DUP~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideNor3~1_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr11~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~1_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal2~4_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.R_FROM~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr12~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr3~combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~8_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.STORE_0~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr2~1_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal16~4_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_SUB~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_SUB~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr2~2_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr2~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~10_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~3\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~7\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~8_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~3\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~7\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~8_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_GREATER~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_LESS~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr7~combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal0~16_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_EQUAL~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr8~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr9~1_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr8~combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~8_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr4~combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~1\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~10_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~11\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~12_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~3\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~3\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~14_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~5\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~7\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~8_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~9\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~10_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~7\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~10_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~15\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~19\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~20_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~11\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~12_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~11\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~13\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~14_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~7_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr15~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr15~combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~15_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~16\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~17_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux13~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~18\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~19_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux12~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~20\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~21_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux11~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux10~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~22\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~24\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~25_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr9~2_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr9~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Selector2~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~26\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~28\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~30\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~32\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~33_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux6~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux6~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux6~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux6~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~11\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~12_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux0~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~13\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[7]~14_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux14~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux13~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux11~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~29_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux9~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux8~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux7~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux6~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux5~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux4~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux4~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux4~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux4~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~1_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux2~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux2~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux2~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux2~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux2~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~25\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~27\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~28_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux2~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux0~0_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \cpu_readdata[7]~22_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \cpu_readdata[7]~23_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[1]~3\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[3]~7\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[5]~11\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[7]~15\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[9]~19\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[11]~23\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[13]~27\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[14]~28_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux2~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux2~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux2~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux1~0_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \cpu_readdata[11]~31_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~11\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~13\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~15\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~17\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~19\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~21\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~23\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~24_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux4~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[12]~24_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux4~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux4~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux3~0_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \cpu_readdata[9]~27_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[9]~feeder_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \cpu_readdata[8]~25_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \cpu_readdata[15]~33_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[15]~feeder_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~34\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~36\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~38\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~39_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~40\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~43\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]~44_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux0~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \cpu_readdata[14]~35_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~42_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux1~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux10~0_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \cpu_readdata[13]~6_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \cpu_readdata[13]~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~26_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux3~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux3~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux3~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux3~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux3~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux3~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[13]~feeder_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux2~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \cpu_readdata[12]~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~37_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux3~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[11]~feeder_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~35_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux4~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux12~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux5~9_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux5~10_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux5~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux5~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~22_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux5~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux5~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux5~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux5~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[11]~22_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Equal0~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[9]~18_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[10]~20_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[8]~16_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Equal0~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[15]~30_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[0]~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[2]~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[1]~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Equal0~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Equal0~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux6~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux6~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux6~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[10]~feeder_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux5~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~31_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux6~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux7~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux7~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux7~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux7~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux7~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux7~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux8~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux8~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~16_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux8~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux8~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux8~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux8~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux7~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~23_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~16_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~17_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~18_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~19_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~29\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~30_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~14_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~15_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~20_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[15]~31\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|comp_greater~combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~14_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux9~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[7]~14_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux9~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux9~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux9~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~27_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux8~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~12_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux10~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[6]~12_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux10~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux10~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux10~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux9~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\ : std_logic;
SIGNAL \cpu_readdata[0]~9_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Selector1~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux14~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~1\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~3\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~5\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~7\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~9\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~10_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux11~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux11~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux11~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux11~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux11~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux11~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux11~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux11~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~10_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux12~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[4]~8_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux12~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux12~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux12~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux13~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux13~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|sub[3]~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux13~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux13~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~6_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \cpu_readdata[10]~29_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal0~9_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal0~4_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal0~7_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal0~6_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal0~8_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal0~10_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal0~11_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal0~14_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal15~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_POS~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_POS~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr6~combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux14~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux14~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux14~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux14~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~4_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \cpu_readdata[1]~10_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \cpu_readdata[1]~11_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[1]~feeder_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \cpu_readdata[4]~17_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[4]~feeder_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal0~13_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.RET~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.RET~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideNor0~1_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Selector1~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideNor3~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr12~combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux15~13_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux15~14_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux15~8_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux15~9_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux15~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux15~5_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux15~6_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux15~10_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~2_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \cpu_readdata[6]~20_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \cpu_readdata[6]~21_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal0~15_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal1~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.LOAD_0~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr18~combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\ : std_logic;
SIGNAL \cpu_readdata[2]~2_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \cpu_readdata[5]~18_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \cpu_readdata[5]~19_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal0~12_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal7~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.TO_R~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.TO_R~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.SWAP_0~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr5~combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3_combout\ : std_logic;
SIGNAL \reset_n~combout\ : std_logic;
SIGNAL \reset_n~clkctrl_outclk\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2_combout\ : std_logic;
SIGNAL \LessThan3~1_combout\ : std_logic;
SIGNAL \cpu_readdata~36_combout\ : std_logic;
SIGNAL \cpu_readdata~37_combout\ : std_logic;
SIGNAL \cpu_readdata[2]~3_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \cpu_readdata[2]~12_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \cpu_readdata[2]~13_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|Equal3~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Equal2~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Equal2~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Equal2~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Equal2~4_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.IF_TRUE~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.IF_TRUE~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.IF_FALSE~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideNor0~2_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideNor0~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.BRANCH~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.BRANCH~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr17~combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\ : std_logic;
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \cpu_readdata[3]~15_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.ALU_ADD~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.ALU_ADD~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr9~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.DROP~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.DROP~regout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr2~0_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideOr2~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~11\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~12_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~15\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~16_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~19\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~20_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~21\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]~22_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~18_combout\ : std_logic;
SIGNAL \cpu_reset_n~5_combout\ : std_logic;
SIGNAL \cpu_reset_n~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~21\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]~22_combout\ : std_logic;
SIGNAL \cpu_reset_n~1_combout\ : std_logic;
SIGNAL \cpu_reset_n~2_combout\ : std_logic;
SIGNAL \cpu_reset_n~6_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|WideNor0~3_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ : std_logic;
SIGNAL \CPU|CONTROL_BLOCK|curr_state.CALL~regout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux15~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~8_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Equal1~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Equal1~3_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Equal1~2_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Equal1~4_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Add0~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~8_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~10_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~11_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux16~0_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|Mux16~1_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[0]~feeder_combout\ : std_logic;
SIGNAL \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux15~0_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[0]~0_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[0]~1_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[1]~2_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[1]~3_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[2]~4_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[2]~5_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[3]~6_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[3]~7_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[4]~8_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[4]~9_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[5]~10_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[5]~11_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[6]~12_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[6]~13_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[7]~14_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[7]~15_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[8]~16_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[8]~17_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[9]~18_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[9]~19_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[10]~20_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[10]~21_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[11]~22_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[11]~23_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[12]~24_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[12]~25_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[13]~26_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[13]~27_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[14]~28_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[14]~29_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[15]~30_combout\ : std_logic;
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[15]~31_combout\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL last_address : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU|OPERATIVE_BLOCK|ALU|op_or\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ext_address~combout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ext_writedata~combout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_reset_n~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clock <= clock;
ww_reset_n <= reset_n;
ww_ext_write <= ext_write;
ww_ext_address <= ext_address;
ww_ext_writedata <= ext_writedata;
ext_readdata <= ww_ext_readdata;
ww_mode <= mode;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6) & 
\ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(1);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(1);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6) & 
\ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(1);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(2);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(2);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6) & 
\ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(2);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(3);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(3);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6) & 
\ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(3);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(4);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(4);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6) & 
\ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(4);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(5);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(5);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6) & 
\ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(5);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(6);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(6);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6) & 
\ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(6);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(7);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(7);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6) & 
\ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(7);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(8);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(8);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6) & 
\ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(8);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(9);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(9);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6) & 
\ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(9);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(10);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(10);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(10);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(11);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(11);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(11);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(12);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(12);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(12);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(13);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(13);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(13);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(14);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(14);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(14);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(15);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(15);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAIN_bus\(0) <= \ext_writedata~combout\(15);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\ext_address~combout\(11) & \ext_address~combout\(10) & \ext_address~combout\(9) & \ext_address~combout\(8) & \ext_address~combout\(7) & \ext_address~combout\(6)
& \ext_address~combout\(5) & \ext_address~combout\(4) & \ext_address~combout\(3) & \ext_address~combout\(2) & \ext_address~combout\(1) & \ext_address~combout\(0));

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0\ <= \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\(0) <= vcc;

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ <= (\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(12) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(12) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\(0) <= vcc;

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ <= (\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(13) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(13) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(0);

\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux0~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux1~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux2~0_combout\
& \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux3~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux4~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux5~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux6~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux7~0_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux8~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux9~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux10~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux11~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux12~0_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux13~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux14~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux15~0_combout\);

\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[7]~14_combout\ & \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~12_combout\ & 
\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~10_combout\ & \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~8_combout\ & \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~6_combout\ & 
\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~4_combout\ & \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~2_combout\ & \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~0_combout\);

\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15) <= \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux0~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux1~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux2~0_combout\
& \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux3~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux4~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux5~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux6~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux7~0_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux8~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux9~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux10~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux11~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux12~0_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux13~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux14~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux15~0_combout\);

\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~7_combout\ & \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~6_combout\ & 
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~5_combout\ & \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~4_combout\ & \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~3_combout\ & \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~2_combout\ & 
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~1_combout\ & \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~0_combout\);

\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0) <= \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1) <= \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2) <= \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3) <= \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4) <= \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5) <= \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6) <= \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7) <= \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8) <= \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9) <= \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10) <= \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11) <= \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12) <= \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13) <= \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14) <= \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15) <= \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\(0) <= vcc;

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\(0) <= vcc;

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ <= (\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\(0) <= vcc;

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ <= (\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\(0) <= vcc;

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ <= (\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\(0) <= vcc;

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ <= (\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\(0) <= vcc;

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ <= (\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\(0) <= vcc;

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ <= (\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\(0) <= vcc;

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ <= (\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\(0) <= vcc;

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ <= (\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\(0) <= vcc;

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ <= (\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\(0) <= vcc;

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ <= (\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(10) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(10) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\(0) <= vcc;

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ <= (\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(11) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(11) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\(0) <= vcc;

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ <= (\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(15) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(15) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\(0) <= vcc;

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\(0) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ <= (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & 
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ <= (\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(14) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(0);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(14) <= \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(0);

\clock~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clock~combout\);

\reset_n~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \reset_n~combout\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \altera_internal_jtag~TCKUTAP\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\);

\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\;
\ALT_INV_reset_n~clkctrl_outclk\ <= NOT \reset_n~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;

-- Location: M4K_X26_Y6
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y14
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y12
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y29
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y17
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y30
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y7
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y15
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y16
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y13
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y12
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y23
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y21
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y10
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y11
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y11
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y8
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y11
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y12
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y15
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y13
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y22
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y22
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y10
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y24
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y28
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y21
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y32
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y25
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y1
\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110222000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\,
	portbdatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\,
	portaaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\,
	portbaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\,
	portbdataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y3
\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400002040C412200002",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\,
	portbdatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\,
	portaaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\,
	portbaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\,
	portbdataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y16
\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000132524000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\,
	portbdatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\,
	portaaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\,
	portbaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\,
	portbdataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\);

-- Location: LCFF_X25_Y17_N9
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~23_combout\,
	ena => \CPU|CONTROL_BLOCK|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(5));

-- Location: M4K_X52_Y18
\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110222000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\,
	portbdatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\,
	portaaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\,
	portbaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\,
	portbdataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\);

-- Location: LCFF_X14_Y18_N25
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\,
	sclr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: LCFF_X22_Y20_N21
\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~16_combout\,
	aclr => \CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\,
	ena => \CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4));

-- Location: LCFF_X22_Y20_N23
\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~18_combout\,
	aclr => \CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\,
	ena => \CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5));

-- Location: LCFF_X22_Y17_N21
\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~14_combout\,
	aclr => \CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\,
	ena => \CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3));

-- Location: LCCOMB_X24_Y20_N10
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~2_combout\ = (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & ((\CPU|CONTROL_BLOCK|WideOr5~combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\ & VCC)) # (!\CPU|CONTROL_BLOCK|WideOr5~combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\)))) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & ((\CPU|CONTROL_BLOCK|WideOr5~combout\ & (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\)) # (!\CPU|CONTROL_BLOCK|WideOr5~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\) # (GND)))))
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~3\ = CARRY((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & (!\CPU|CONTROL_BLOCK|WideOr5~combout\ & !\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\)) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & ((!\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\) # (!\CPU|CONTROL_BLOCK|WideOr5~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1),
	datab => \CPU|CONTROL_BLOCK|WideOr5~combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~2_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~3\);

-- Location: LCCOMB_X24_Y20_N16
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~8_combout\ = ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) $ (\CPU|CONTROL_BLOCK|WideOr5~combout\ $ (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~7\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\ = CARRY((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) & ((\CPU|CONTROL_BLOCK|WideOr5~combout\) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~7\))) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) & (\CPU|CONTROL_BLOCK|WideOr5~combout\ & !\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4),
	datab => \CPU|CONTROL_BLOCK|WideOr5~combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~7\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~8_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\);

-- Location: LCCOMB_X23_Y20_N28
\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~12_combout\ = (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~11\ $ (GND))) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) & (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~11\ & VCC))
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~13\ = CARRY((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) & !\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~11\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~12_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~13\);

-- Location: LCCOMB_X24_Y20_N20
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~12_combout\ = ((\CPU|CONTROL_BLOCK|WideOr5~combout\ $ (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) $ (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~11\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~13\ = CARRY((\CPU|CONTROL_BLOCK|WideOr5~combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6)) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~11\))) # (!\CPU|CONTROL_BLOCK|WideOr5~combout\ & 
-- (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) & !\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr5~combout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~11\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~12_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~13\);

-- Location: LCCOMB_X23_Y20_N30
\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[15]~14_combout\ = \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~13\ $ (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7),
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~13\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[15]~14_combout\);

-- Location: LCCOMB_X30_Y19_N26
\CPU|OPERATIVE_BLOCK|ALU|sub[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[5]~10_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & (!\CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\)) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & 
-- (\CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\ & VCC)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & ((\CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\) # (GND))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & 
-- (!\CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\))))
-- \CPU|OPERATIVE_BLOCK|ALU|sub[5]~11\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & !\CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5)) # (!\CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[5]~10_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|sub[5]~11\);

-- Location: LCCOMB_X30_Y18_N10
\CPU|OPERATIVE_BLOCK|ALU|sub[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[13]~26_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\) # (GND))))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\ & VCC)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\))))
-- \CPU|OPERATIVE_BLOCK|ALU|sub[13]~27\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & ((!\CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[13]~26_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|sub[13]~27\);

-- Location: LCCOMB_X30_Y20_N6
\CPU|OPERATIVE_BLOCK|ALU|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~6_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & (\CPU|OPERATIVE_BLOCK|ALU|Add0~5\ & VCC)) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & 
-- (!\CPU|OPERATIVE_BLOCK|ALU|Add0~5\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & (!\CPU|OPERATIVE_BLOCK|ALU|Add0~5\)) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Add0~5\) # (GND)))))
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~7\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & !\CPU|OPERATIVE_BLOCK|ALU|Add0~5\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & 
-- ((!\CPU|OPERATIVE_BLOCK|ALU|Add0~5\) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|Add0~5\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Add0~6_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|Add0~7\);

-- Location: LCCOMB_X30_Y20_N8
\CPU|OPERATIVE_BLOCK|ALU|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~8_combout\ = ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ $ (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4) $ (!\CPU|OPERATIVE_BLOCK|ALU|Add0~7\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~9\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4)) # (!\CPU|OPERATIVE_BLOCK|ALU|Add0~7\))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4) & !\CPU|OPERATIVE_BLOCK|ALU|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|Add0~7\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Add0~8_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|Add0~9\);

-- Location: LCCOMB_X30_Y20_N18
\CPU|OPERATIVE_BLOCK|ALU|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~18_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Add0~17\ & VCC)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|ALU|Add0~17\)))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|Add0~17\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Add0~17\) # (GND)))))
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~19\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|Add0~17\)) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & 
-- ((!\CPU|OPERATIVE_BLOCK|ALU|Add0~17\) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|Add0~17\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Add0~18_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|Add0~19\);

-- Location: LCCOMB_X30_Y20_N20
\CPU|OPERATIVE_BLOCK|ALU|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~20_combout\ = ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10) $ (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ $ (!\CPU|OPERATIVE_BLOCK|ALU|Add0~19\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~21\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|Add0~19\))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10) & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|Add0~19\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Add0~20_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|Add0~21\);

-- Location: LCCOMB_X24_Y23_N0
\Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\ & ((GND) # (!last_address(0)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\ & (last_address(0) $ (GND)))
-- \Add0~1\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\) # (!last_address(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\,
	datab => last_address(0),
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X24_Y23_N2
\Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & ((last_address(1) & (!\Add0~1\)) # (!last_address(1) & (\Add0~1\ & VCC)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & ((last_address(1) & ((\Add0~1\) # (GND))) # 
-- (!last_address(1) & (!\Add0~1\))))
-- \Add0~3\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & (last_address(1) & !\Add0~1\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & ((last_address(1)) # (!\Add0~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\,
	datab => last_address(1),
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X24_Y23_N4
\Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ $ (last_address(2) $ (\Add0~3\)))) # (GND)
-- \Add0~5\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & ((!\Add0~3\) # (!last_address(2)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & (!last_address(2) & !\Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\,
	datab => last_address(2),
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCCOMB_X24_Y23_N6
\Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (last_address(3) & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & (!\Add0~5\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & ((\Add0~5\) # (GND))))) # (!last_address(3) & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & 
-- (\Add0~5\ & VCC)) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & (!\Add0~5\))))
-- \Add0~7\ = CARRY((last_address(3) & ((!\Add0~5\) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\))) # (!last_address(3) & (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & !\Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => last_address(3),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\,
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X24_Y23_N8
\Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ $ (last_address(4) $ (\Add0~7\)))) # (GND)
-- \Add0~9\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & ((!\Add0~7\) # (!last_address(4)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & (!last_address(4) & !\Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\,
	datab => last_address(4),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCCOMB_X24_Y23_N10
\Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (last_address(5) & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & (!\Add0~9\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & ((\Add0~9\) # (GND))))) # (!last_address(5) & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & 
-- (\Add0~9\ & VCC)) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & (!\Add0~9\))))
-- \Add0~11\ = CARRY((last_address(5) & ((!\Add0~9\) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\))) # (!last_address(5) & (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & !\Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => last_address(5),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\,
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X24_Y23_N12
\Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = ((last_address(6) $ (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ $ (\Add0~11\)))) # (GND)
-- \Add0~13\ = CARRY((last_address(6) & (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & !\Add0~11\)) # (!last_address(6) & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\) # (!\Add0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => last_address(6),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\,
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X24_Y23_N14
\Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & ((last_address(7) & (!\Add0~13\)) # (!last_address(7) & (\Add0~13\ & VCC)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & ((last_address(7) & ((\Add0~13\) # (GND))) # 
-- (!last_address(7) & (!\Add0~13\))))
-- \Add0~15\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & (last_address(7) & !\Add0~13\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & ((last_address(7)) # (!\Add0~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\,
	datab => last_address(7),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: LCCOMB_X24_Y23_N16
\Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = ((last_address(8) $ (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ $ (\Add0~15\)))) # (GND)
-- \Add0~17\ = CARRY((last_address(8) & (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & !\Add0~15\)) # (!last_address(8) & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\) # (!\Add0~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => last_address(8),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\,
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: LCCOMB_X24_Y23_N18
\Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & ((last_address(9) & (!\Add0~17\)) # (!last_address(9) & (\Add0~17\ & VCC)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & ((last_address(9) & ((\Add0~17\) # (GND))) # 
-- (!last_address(9) & (!\Add0~17\))))
-- \Add0~19\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & (last_address(9) & !\Add0~17\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & ((last_address(9)) # (!\Add0~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\,
	datab => last_address(9),
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: LCCOMB_X24_Y23_N20
\Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = ((last_address(10) $ (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ $ (\Add0~19\)))) # (GND)
-- \Add0~21\ = CARRY((last_address(10) & (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & !\Add0~19\)) # (!last_address(10) & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\) # (!\Add0~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => last_address(10),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\,
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: LCCOMB_X24_Y23_N22
\Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & ((last_address(11) & (!\Add0~21\)) # (!last_address(11) & (\Add0~21\ & VCC)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & ((last_address(11) & ((\Add0~21\) # (GND))) # 
-- (!last_address(11) & (!\Add0~21\))))
-- \Add0~23\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & (last_address(11) & !\Add0~21\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & ((last_address(11)) # (!\Add0~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\,
	datab => last_address(11),
	datad => VCC,
	cin => \Add0~21\,
	combout => \Add0~22_combout\,
	cout => \Add0~23\);

-- Location: LCCOMB_X24_Y23_N24
\Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = ((last_address(12) $ (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\ $ (\Add0~23\)))) # (GND)
-- \Add0~25\ = CARRY((last_address(12) & (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\ & !\Add0~23\)) # (!last_address(12) & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\) # (!\Add0~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => last_address(12),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\,
	datad => VCC,
	cin => \Add0~23\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: LCCOMB_X24_Y23_N26
\Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = (last_address(13) & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\ & (!\Add0~25\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\ & ((\Add0~25\) # (GND))))) # (!last_address(13) & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\ & 
-- (\Add0~25\ & VCC)) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\ & (!\Add0~25\))))
-- \Add0~27\ = CARRY((last_address(13) & ((!\Add0~25\) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\))) # (!last_address(13) & (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\ & !\Add0~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => last_address(13),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\,
	datad => VCC,
	cin => \Add0~25\,
	combout => \Add0~26_combout\,
	cout => \Add0~27\);

-- Location: LCCOMB_X24_Y23_N28
\Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~28_combout\ = ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2_combout\ $ (last_address(14) $ (\Add0~27\)))) # (GND)
-- \Add0~29\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2_combout\ & ((!\Add0~27\) # (!last_address(14)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2_combout\ & (!last_address(14) & !\Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2_combout\,
	datab => last_address(14),
	datad => VCC,
	cin => \Add0~27\,
	combout => \Add0~28_combout\,
	cout => \Add0~29\);

-- Location: LCCOMB_X24_Y23_N30
\Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~30_combout\ = \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3_combout\ $ (\Add0~29\ $ (!last_address(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3_combout\,
	datad => last_address(15),
	cin => \Add0~29\,
	combout => \Add0~30_combout\);

-- Location: LCCOMB_X25_Y17_N8
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~23_combout\ = (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~22\ & (((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))) # 
-- (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~22\ & ((((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))))
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~24\ = CARRY((!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~22\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1_combout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~22\,
	combout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~23_combout\,
	cout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~24\);

-- Location: LCCOMB_X23_Y17_N12
\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~0_combout\ = \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0) $ (VCC)
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~1\ = CARRY(\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0),
	datad => VCC,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~0_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~1\);

-- Location: LCCOMB_X24_Y17_N0
\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~0_combout\ = (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0) & (\CPU|CONTROL_BLOCK|WideOr3~combout\ $ (VCC))) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0) & 
-- (\CPU|CONTROL_BLOCK|WideOr3~combout\ & VCC))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0) & \CPU|CONTROL_BLOCK|WideOr3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0),
	datab => \CPU|CONTROL_BLOCK|WideOr3~combout\,
	datad => VCC,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~0_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\);

-- Location: LCCOMB_X23_Y17_N14
\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~2_combout\ = (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~1\)) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & 
-- ((\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~1\) # (GND)))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~3\ = CARRY((!\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~1\) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~1\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~2_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~3\);

-- Location: LCCOMB_X24_Y17_N2
\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~2_combout\ = (\CPU|CONTROL_BLOCK|WideOr3~combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & (\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\ & VCC)) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\)))) # (!\CPU|CONTROL_BLOCK|WideOr3~combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\)) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\) # (GND)))))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~3\ = CARRY((\CPU|CONTROL_BLOCK|WideOr3~combout\ & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & !\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\)) # (!\CPU|CONTROL_BLOCK|WideOr3~combout\ & 
-- ((!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr3~combout\,
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~2_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~3\);

-- Location: LCCOMB_X23_Y17_N16
\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~4_combout\ = (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2) & (\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~3\ $ (GND))) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2) & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~3\ & VCC))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~5\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2) & !\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~3\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~4_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~5\);

-- Location: LCCOMB_X24_Y17_N4
\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~4_combout\ = ((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2) $ (\CPU|CONTROL_BLOCK|WideOr3~combout\ $ (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~3\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2) & ((\CPU|CONTROL_BLOCK|WideOr3~combout\) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~3\))) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2) & (\CPU|CONTROL_BLOCK|WideOr3~combout\ & !\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2),
	datab => \CPU|CONTROL_BLOCK|WideOr3~combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~3\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~4_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\);

-- Location: LCCOMB_X23_Y17_N18
\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~6_combout\ = (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~5\)) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) 
-- & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~5\) # (GND)))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~7\ = CARRY((!\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~5\) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~5\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~6_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~7\);

-- Location: LCCOMB_X24_Y17_N6
\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~6_combout\ = (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & ((\CPU|CONTROL_BLOCK|WideOr3~combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\ & VCC)) # (!\CPU|CONTROL_BLOCK|WideOr3~combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\)))) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & ((\CPU|CONTROL_BLOCK|WideOr3~combout\ & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\)) # (!\CPU|CONTROL_BLOCK|WideOr3~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\) # (GND)))))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~7\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & (!\CPU|CONTROL_BLOCK|WideOr3~combout\ & !\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\)) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & ((!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\) # (!\CPU|CONTROL_BLOCK|WideOr3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3),
	datab => \CPU|CONTROL_BLOCK|WideOr3~combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~6_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~7\);

-- Location: LCCOMB_X23_Y17_N20
\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~8_combout\ = (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) & (\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~7\ $ (GND))) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~7\ & VCC))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~9\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) & !\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~7\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~8_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~9\);

-- Location: LCCOMB_X24_Y17_N8
\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~8_combout\ = ((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) $ (\CPU|CONTROL_BLOCK|WideOr3~combout\ $ (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~7\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) & ((\CPU|CONTROL_BLOCK|WideOr3~combout\) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~7\))) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) & (\CPU|CONTROL_BLOCK|WideOr3~combout\ & !\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4),
	datab => \CPU|CONTROL_BLOCK|WideOr3~combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~7\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~8_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\);

-- Location: LCCOMB_X23_Y17_N22
\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~10_combout\ = (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~9\)) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) 
-- & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~9\) # (GND)))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~11\ = CARRY((!\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~9\) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~9\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~10_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~11\);

-- Location: LCCOMB_X24_Y17_N10
\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~10_combout\ = (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & ((\CPU|CONTROL_BLOCK|WideOr3~combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\ & VCC)) # (!\CPU|CONTROL_BLOCK|WideOr3~combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\)))) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & ((\CPU|CONTROL_BLOCK|WideOr3~combout\ & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\)) # (!\CPU|CONTROL_BLOCK|WideOr3~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\) # (GND)))))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~11\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & (!\CPU|CONTROL_BLOCK|WideOr3~combout\ & !\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\)) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & ((!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\) # (!\CPU|CONTROL_BLOCK|WideOr3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5),
	datab => \CPU|CONTROL_BLOCK|WideOr3~combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~10_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~11\);

-- Location: LCCOMB_X23_Y17_N24
\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~12_combout\ = (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6) & (\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~11\ $ (GND))) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6) & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~11\ & VCC))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~13\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6) & !\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~11\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~12_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~13\);

-- Location: LCCOMB_X24_Y17_N12
\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~12_combout\ = ((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6) $ (\CPU|CONTROL_BLOCK|WideOr3~combout\ $ (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~11\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~13\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6) & ((\CPU|CONTROL_BLOCK|WideOr3~combout\) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~11\))) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6) & (\CPU|CONTROL_BLOCK|WideOr3~combout\ & !\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6),
	datab => \CPU|CONTROL_BLOCK|WideOr3~combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~11\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~12_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~13\);

-- Location: LCCOMB_X23_Y17_N26
\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[15]~14_combout\ = \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7) $ (\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7),
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~13\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[15]~14_combout\);

-- Location: LCCOMB_X24_Y17_N14
\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~14_combout\ = \CPU|CONTROL_BLOCK|WideOr3~combout\ $ (\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~13\ $ (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|WideOr3~combout\,
	datad => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7),
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~13\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~14_combout\);

-- Location: LCCOMB_X14_Y18_N24
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => VCC,
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\);

-- Location: LCCOMB_X19_Y17_N14
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => VCC,
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~5\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~7\);

-- Location: LCCOMB_X19_Y17_N16
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~7\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\);

-- Location: LCCOMB_X22_Y20_N20
\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~16_combout\ = ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) $ (\CPU|CONTROL_BLOCK|WideOr4~combout\ $ 
-- (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~15\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\ = CARRY((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) & ((!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~15\) # 
-- (!\CPU|CONTROL_BLOCK|WideOr4~combout\))) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) & (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & !\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4),
	datab => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~15\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~16_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\);

-- Location: LCCOMB_X22_Y20_N22
\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~18_combout\ = (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & ((\CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\)) # (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\ & VCC)))) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & ((\CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\) # (GND))) # (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\))))
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~19\ = CARRY((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & (\CPU|CONTROL_BLOCK|WideOr4~combout\ & !\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\)) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & ((\CPU|CONTROL_BLOCK|WideOr4~combout\) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5),
	datab => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~18_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~19\);

-- Location: LCCOMB_X22_Y17_N20
\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~14_combout\ = (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & ((\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\)) # 
-- (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\ & VCC)))) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & ((\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\) # (GND))) # (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\))))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~15\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & (\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & !\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\)) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & ((\CPU|CONTROL_BLOCK|WideOr2~4_combout\) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3),
	datab => \CPU|CONTROL_BLOCK|WideOr2~4_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~14_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~15\);

-- Location: LCFF_X14_Y17_N3
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\,
	aclr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LCFF_X14_Y17_N31
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\,
	aclr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LCFF_X18_Y17_N11
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout\);

-- Location: LCCOMB_X18_Y17_N20
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\);

-- Location: LCCOMB_X29_Y18_N16
\cpu_readdata[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[12]~4_combout\ = (\cpu_readdata[2]~3_combout\ & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44~portadataout\) # ((\cpu_readdata[2]~2_combout\)))) # (!\cpu_readdata[2]~3_combout\ & (((!\cpu_readdata[2]~2_combout\ & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44~portadataout\,
	datab => \cpu_readdata[2]~3_combout\,
	datac => \cpu_readdata[2]~2_combout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	combout => \cpu_readdata[12]~4_combout\);

-- Location: LCFF_X29_Y18_N3
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \cpu_readdata[12]~5_combout\,
	ena => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(12));

-- Location: LCCOMB_X25_Y23_N16
\MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\ & (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\ & 
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datac => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\);

-- Location: LCCOMB_X30_Y15_N8
\cpu_readdata[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[0]~8_combout\ = (\cpu_readdata[2]~3_combout\ & (\cpu_readdata[2]~2_combout\)) # (!\cpu_readdata[2]~3_combout\ & ((\cpu_readdata[2]~2_combout\ & (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16~portadataout\)) # 
-- (!\cpu_readdata[2]~2_combout\ & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~3_combout\,
	datab => \cpu_readdata[2]~2_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	combout => \cpu_readdata[0]~8_combout\);

-- Location: LCFF_X31_Y17_N25
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0));

-- Location: LCCOMB_X29_Y20_N10
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr18~combout\ & (((\CPU|CONTROL_BLOCK|WideOr17~combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\CPU|CONTROL_BLOCK|WideOr17~combout\ & (\cpu_readdata[1]~11_combout\)) # 
-- (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[1]~11_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(1),
	datad => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0_combout\);

-- Location: LCCOMB_X29_Y17_N24
\cpu_readdata[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[3]~14_combout\ = (\cpu_readdata[2]~3_combout\ & ((\cpu_readdata[2]~2_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35~portadataout\)))) # (!\cpu_readdata[2]~3_combout\ & (!\cpu_readdata[2]~2_combout\ & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~3_combout\,
	datab => \cpu_readdata[2]~2_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35~portadataout\,
	combout => \cpu_readdata[3]~14_combout\);

-- Location: LCCOMB_X30_Y15_N12
\cpu_readdata[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[4]~16_combout\ = (\cpu_readdata[2]~3_combout\ & (\cpu_readdata[2]~2_combout\)) # (!\cpu_readdata[2]~3_combout\ & ((\cpu_readdata[2]~2_combout\ & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20~portadataout\))) # 
-- (!\cpu_readdata[2]~2_combout\ & (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~3_combout\,
	datab => \cpu_readdata[2]~2_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20~portadataout\,
	combout => \cpu_readdata[4]~16_combout\);

-- Location: LCCOMB_X28_Y17_N6
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\CPU|CONTROL_BLOCK|WideOr18~combout\) # ((\cpu_readdata[5]~19_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & (!\CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \cpu_readdata[5]~19_combout\,
	datad => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(5),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0_combout\);

-- Location: LCCOMB_X28_Y17_N0
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0_combout\ & (((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(5))) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0_combout\ & 
-- (\CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(5),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1_combout\);

-- Location: LCCOMB_X25_Y18_N8
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6)))) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datab => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(6),
	datac => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0_combout\);

-- Location: LCFF_X31_Y19_N29
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]~feeder_combout\,
	ena => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(6));

-- Location: LCCOMB_X25_Y18_N10
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0_combout\ & (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(6))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0_combout\ & 
-- ((\cpu_readdata[6]~21_combout\))))) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datab => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(6),
	datac => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0_combout\,
	datad => \cpu_readdata[6]~21_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1_combout\);

-- Location: LCCOMB_X28_Y17_N18
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\cpu_readdata[7]~23_combout\) # ((\CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(7) & 
-- !\CPU|CONTROL_BLOCK|WideOr18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datab => \cpu_readdata[7]~23_combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(7),
	datad => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0_combout\);

-- Location: LCCOMB_X28_Y17_N12
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0_combout\ & (((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(7))) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0_combout\ & 
-- (\CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(7),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1_combout\);

-- Location: LCCOMB_X29_Y17_N26
\cpu_readdata[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[8]~24_combout\ = (\cpu_readdata[2]~3_combout\ & (\cpu_readdata[2]~2_combout\)) # (!\cpu_readdata[2]~3_combout\ & ((\cpu_readdata[2]~2_combout\ & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24~portadataout\))) # 
-- (!\cpu_readdata[2]~2_combout\ & (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~3_combout\,
	datab => \cpu_readdata[2]~2_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	combout => \cpu_readdata[8]~24_combout\);

-- Location: LCFF_X29_Y18_N7
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[8]~feeder_combout\,
	ena => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(8));

-- Location: LCCOMB_X30_Y15_N16
\cpu_readdata[9]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[9]~26_combout\ = (\cpu_readdata[2]~3_combout\ & ((\cpu_readdata[2]~2_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41~portadataout\)))) # (!\cpu_readdata[2]~3_combout\ & (!\cpu_readdata[2]~2_combout\ & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~3_combout\,
	datab => \cpu_readdata[2]~2_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41~portadataout\,
	combout => \cpu_readdata[9]~26_combout\);

-- Location: LCCOMB_X30_Y15_N2
\cpu_readdata[10]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[10]~28_combout\ = (\cpu_readdata[2]~3_combout\ & (\cpu_readdata[2]~2_combout\)) # (!\cpu_readdata[2]~3_combout\ & ((\cpu_readdata[2]~2_combout\ & (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26~portadataout\)) # 
-- (!\cpu_readdata[2]~2_combout\ & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~3_combout\,
	datab => \cpu_readdata[2]~2_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26~portadataout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	combout => \cpu_readdata[10]~28_combout\);

-- Location: LCCOMB_X30_Y15_N20
\cpu_readdata[11]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[11]~30_combout\ = (\cpu_readdata[2]~3_combout\ & ((\cpu_readdata[2]~2_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43~portadataout\)))) # (!\cpu_readdata[2]~3_combout\ & (!\cpu_readdata[2]~2_combout\ & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~3_combout\,
	datab => \cpu_readdata[2]~2_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43~portadataout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	combout => \cpu_readdata[11]~30_combout\);

-- Location: LCCOMB_X28_Y19_N12
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr18~combout\ & (\CPU|CONTROL_BLOCK|WideOr17~combout\)) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\CPU|CONTROL_BLOCK|WideOr17~combout\ & (\cpu_readdata[11]~31_combout\)) # 
-- (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datac => \cpu_readdata[11]~31_combout\,
	datad => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(11),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0_combout\);

-- Location: LCCOMB_X28_Y19_N18
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0_combout\ & ((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(11)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11))))) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11),
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(11),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1_combout\);

-- Location: LCCOMB_X25_Y23_N10
\MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\ & (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\ & 
-- !\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datac => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\);

-- Location: LCCOMB_X25_Y23_N20
\MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\ & (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\ & 
-- !\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datac => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\);

-- Location: LCFF_X14_Y18_N11
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X18_Y17_N10
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: LCCOMB_X25_Y24_N2
\cpu_readdata[15]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[15]~32_combout\ = (\cpu_readdata[2]~2_combout\ & (((\cpu_readdata[2]~3_combout\)))) # (!\cpu_readdata[2]~2_combout\ & ((\cpu_readdata[2]~3_combout\ & (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47~portadataout\)) # 
-- (!\cpu_readdata[2]~3_combout\ & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47~portadataout\,
	datab => \cpu_readdata[2]~2_combout\,
	datac => \cpu_readdata[2]~3_combout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	combout => \cpu_readdata[15]~32_combout\);

-- Location: LCFF_X27_Y16_N21
\CPU|CONTROL_BLOCK|curr_state.PICK_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.PICK_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.PICK_1~regout\);

-- Location: LCCOMB_X31_Y19_N6
\CPU|CONTROL_BLOCK|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal0~5_combout\ = (\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (((\cpu_readdata[0]~9_combout\ & !\cpu_readdata[13]~7_combout\)))) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(0),
	datac => \cpu_readdata[0]~9_combout\,
	datad => \cpu_readdata[13]~7_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal0~5_combout\);

-- Location: LCCOMB_X25_Y24_N4
\cpu_readdata[14]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[14]~34_combout\ = (\cpu_readdata[2]~2_combout\ & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30~portadataout\) # ((\cpu_readdata[2]~3_combout\)))) # (!\cpu_readdata[2]~2_combout\ & (((!\cpu_readdata[2]~3_combout\ & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30~portadataout\,
	datab => \cpu_readdata[2]~2_combout\,
	datac => \cpu_readdata[2]~3_combout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	combout => \cpu_readdata[14]~34_combout\);

-- Location: LCFF_X30_Y17_N5
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[14]~feeder_combout\,
	ena => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(14));

-- Location: LCFF_X27_Y16_N9
\CPU|CONTROL_BLOCK|curr_state.FETCH\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.FETCH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.FETCH~regout\);

-- Location: LCCOMB_X25_Y20_N6
\CPU|CONTROL_BLOCK|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr3~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\) # ((\CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\) # ((\CPU|CONTROL_BLOCK|curr_state.LIT~regout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.LIT~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr3~0_combout\);

-- Location: LCCOMB_X22_Y17_N2
\cpu_reset_n~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_reset_n~3_combout\ = (\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (!\CPU|CONTROL_BLOCK|WideOr3~0_combout\ & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0) & !\CPU|CONTROL_BLOCK|curr_state.DUP~regout\))) # 
-- (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0) & ((\CPU|CONTROL_BLOCK|WideOr3~0_combout\) # (\CPU|CONTROL_BLOCK|curr_state.DUP~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr3~0_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr2~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0),
	datad => \CPU|CONTROL_BLOCK|curr_state.DUP~regout\,
	combout => \cpu_reset_n~3_combout\);

-- Location: LCCOMB_X22_Y17_N12
\cpu_reset_n~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_reset_n~4_combout\ = (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2) & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & 
-- !\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3),
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2),
	datac => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1),
	datad => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4),
	combout => \cpu_reset_n~4_combout\);

-- Location: LCCOMB_X22_Y20_N0
\CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~0_combout\ = (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & \CPU|CONTROL_BLOCK|WideOr5~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr5~combout\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~0_combout\);

-- Location: LCCOMB_X28_Y16_N20
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~4_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & !\CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~4_combout\);

-- Location: LCFF_X29_Y15_N7
\CPU|CONTROL_BLOCK|curr_state.ALU_SAL\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_SAL~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_SAL~regout\);

-- Location: LCCOMB_X27_Y18_N28
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (\CPU|CONTROL_BLOCK|WideOr11~0_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14)) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))) # 
-- (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14))) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr11~2_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~1_combout\);

-- Location: LCCOMB_X27_Y19_N20
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ 
-- & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datad => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0_combout\);

-- Location: LCCOMB_X27_Y18_N10
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (\CPU|CONTROL_BLOCK|WideOr11~0_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10)) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))) # 
-- (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10))) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr11~2_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~1_combout\);

-- Location: LCCOMB_X27_Y17_N6
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~9_combout\ = (\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (\CPU|CONTROL_BLOCK|WideOr11~0_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8)) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))) # 
-- (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8))) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr11~2_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8),
	datad => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~9_combout\);

-- Location: LCCOMB_X27_Y18_N4
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (\CPU|CONTROL_BLOCK|WideOr11~0_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7)) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))) # 
-- (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7))) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr11~2_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~1_combout\);

-- Location: LCCOMB_X27_Y19_N26
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3)) # ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\)))) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (((!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datad => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0_combout\);

-- Location: LCCOMB_X27_Y18_N0
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (\CPU|CONTROL_BLOCK|WideOr11~0_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1)) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))) # 
-- (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1))) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr11~2_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~1_combout\);

-- Location: LCCOMB_X30_Y19_N10
\CPU|OPERATIVE_BLOCK|ALU|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Equal0~1_combout\ = (!\CPU|OPERATIVE_BLOCK|ALU|sub[5]~10_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|sub[6]~12_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|sub[4]~8_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|sub[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|sub[5]~10_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|sub[6]~12_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|sub[4]~8_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|sub[3]~6_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Equal0~1_combout\);

-- Location: LCCOMB_X28_Y15_N10
\CPU|CONTROL_BLOCK|WideOr9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr9~3_combout\ = (!\CPU|CONTROL_BLOCK|curr_state.ALU_SAR~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.ALU_DEC~regout\ & !\CPU|CONTROL_BLOCK|curr_state.ALU_SBR~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.ALU_SAR~regout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.ALU_DEC~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.ALU_SBR~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr9~3_combout\);

-- Location: LCCOMB_X30_Y17_N6
\CPU|OPERATIVE_BLOCK|ALU|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Equal1~1_combout\ = (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & !\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Equal1~1_combout\);

-- Location: LCFF_X24_Y23_N1
\last_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => last_address(0));

-- Location: LCFF_X24_Y23_N3
\last_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => last_address(1));

-- Location: LCFF_X24_Y23_N5
\last_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => last_address(2));

-- Location: LCFF_X24_Y23_N7
\last_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => last_address(3));

-- Location: LCCOMB_X25_Y23_N22
\Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (\Add0~0_combout\ & (!\Add0~6_combout\ & (!\Add0~4_combout\ & !\Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~0_combout\,
	datab => \Add0~6_combout\,
	datac => \Add0~4_combout\,
	datad => \Add0~2_combout\,
	combout => \Equal0~0_combout\);

-- Location: LCFF_X24_Y23_N9
\last_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => last_address(4));

-- Location: LCFF_X24_Y23_N11
\last_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => last_address(5));

-- Location: LCFF_X24_Y23_N13
\last_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => last_address(6));

-- Location: LCFF_X24_Y23_N15
\last_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => last_address(7));

-- Location: LCCOMB_X25_Y23_N8
\Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (!\Add0~12_combout\ & (!\Add0~10_combout\ & (!\Add0~14_combout\ & !\Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~12_combout\,
	datab => \Add0~10_combout\,
	datac => \Add0~14_combout\,
	datad => \Add0~8_combout\,
	combout => \Equal0~1_combout\);

-- Location: LCFF_X24_Y23_N17
\last_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => last_address(8));

-- Location: LCFF_X24_Y23_N19
\last_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => last_address(9));

-- Location: LCFF_X24_Y23_N21
\last_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => last_address(10));

-- Location: LCFF_X24_Y23_N23
\last_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => last_address(11));

-- Location: LCCOMB_X25_Y23_N2
\Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (!\Add0~22_combout\ & (!\Add0~18_combout\ & (!\Add0~20_combout\ & !\Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~22_combout\,
	datab => \Add0~18_combout\,
	datac => \Add0~20_combout\,
	datad => \Add0~16_combout\,
	combout => \Equal0~2_combout\);

-- Location: LCFF_X24_Y23_N25
\last_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => last_address(12));

-- Location: LCCOMB_X25_Y18_N6
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\cpu_readdata[14]~35_combout\) # ((\CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(14) 
-- & !\CPU|CONTROL_BLOCK|WideOr18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datab => \cpu_readdata[14]~35_combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(14),
	datad => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~0_combout\);

-- Location: LCCOMB_X25_Y18_N0
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~0_combout\ & (((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(14)) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) & ((\CPU|CONTROL_BLOCK|WideOr18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	datac => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(14),
	datad => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1_combout\);

-- Location: LCCOMB_X25_Y23_N12
\Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = (!\Add0~28_combout\ & (!\Add0~24_combout\ & (!\Add0~30_combout\ & !\Add0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~28_combout\,
	datab => \Add0~24_combout\,
	datac => \Add0~30_combout\,
	datad => \Add0~26_combout\,
	combout => \Equal0~3_combout\);

-- Location: LCCOMB_X25_Y23_N6
\Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = (\Equal0~3_combout\ & (\Equal0~0_combout\ & (\Equal0~1_combout\ & \Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~3_combout\,
	datab => \Equal0~0_combout\,
	datac => \Equal0~1_combout\,
	datad => \Equal0~2_combout\,
	combout => \Equal0~4_combout\);

-- Location: LCCOMB_X25_Y23_N0
\LessThan3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan3~0_combout\ = (!\CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\ & ((\Equal0~4_combout\) # ((\CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\) # (!\CPU|CONTROL_BLOCK|WideNor0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~4_combout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datad => \CPU|CONTROL_BLOCK|WideNor0~0_combout\,
	combout => \LessThan3~0_combout\);

-- Location: LCCOMB_X30_Y19_N6
\CPU|OPERATIVE_BLOCK|ALU|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~13_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|sub[15]~30_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & 
-- (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|sub[15]~30_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~13_combout\);

-- Location: LCCOMB_X28_Y21_N6
\CPU|OPERATIVE_BLOCK|ALU|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Equal2~0_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux2~5_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Mux5~7_combout\) # (\CPU|OPERATIVE_BLOCK|ALU|Mux1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux2~5_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux5~7_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux1~20_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Equal2~0_combout\);

-- Location: LCCOMB_X27_Y21_N6
\CPU|OPERATIVE_BLOCK|ALU|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux7~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (((\CPU|CONTROL_BLOCK|WideOr8~combout\) # (\CPU|OPERATIVE_BLOCK|ALU|Add0~18_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\ & (!\CPU|CONTROL_BLOCK|WideOr8~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Add0~18_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux7~0_combout\);

-- Location: LCCOMB_X28_Y18_N24
\CPU|OPERATIVE_BLOCK|ALU|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux6~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (((\CPU|CONTROL_BLOCK|WideOr8~combout\) # (\CPU|OPERATIVE_BLOCK|ALU|Add0~20_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ & (!\CPU|CONTROL_BLOCK|WideOr8~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Add0~20_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux6~0_combout\);

-- Location: LCCOMB_X29_Y21_N16
\CPU|OPERATIVE_BLOCK|ALU|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux13~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|CONTROL_BLOCK|WideOr9~4_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Add0~6_combout\))) # 
-- (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Add0~6_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux13~0_combout\);

-- Location: LCCOMB_X29_Y21_N20
\CPU|OPERATIVE_BLOCK|ALU|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux12~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & (((\CPU|CONTROL_BLOCK|WideOr9~4_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Add0~8_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Add0~8_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux12~0_combout\);

-- Location: LCCOMB_X29_Y21_N10
\CPU|OPERATIVE_BLOCK|ALU|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux12~3_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux12~7_combout\))))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\ & (((!\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux12~7_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux12~3_combout\);

-- Location: LCCOMB_X29_Y21_N6
\CPU|OPERATIVE_BLOCK|ALU|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux14~3_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & \CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux14~7_combout\) # ((!\CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux14~7_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux14~3_combout\);

-- Location: LCCOMB_X29_Y21_N8
\CPU|OPERATIVE_BLOCK|ALU|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux14~4_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux14~3_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux14~3_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux14~3_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux14~4_combout\);

-- Location: LCCOMB_X28_Y20_N12
\CPU|OPERATIVE_BLOCK|ALU|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux10~3_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|ALU|Mux10~7_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\ & (((!\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux10~7_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux10~3_combout\);

-- Location: LCCOMB_X28_Y20_N6
\CPU|OPERATIVE_BLOCK|ALU|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux10~4_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux10~3_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux10~3_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\))))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux10~3_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux10~4_combout\);

-- Location: LCCOMB_X29_Y20_N6
\CPU|OPERATIVE_BLOCK|ALU|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux9~3_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\ & 
-- (((\CPU|OPERATIVE_BLOCK|ALU|Mux9~7_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux9~7_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux9~3_combout\);

-- Location: LCCOMB_X29_Y20_N8
\CPU|OPERATIVE_BLOCK|ALU|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux9~4_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux9~3_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux9~3_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\))))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux9~3_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux9~4_combout\);

-- Location: LCCOMB_X30_Y21_N18
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0_combout\ = (\CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\CPU|CONTROL_BLOCK|WideOr15~combout\)))) # (!\CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\CPU|CONTROL_BLOCK|WideOr15~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(12)))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12),
	datab => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(12),
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0_combout\);

-- Location: LCCOMB_X27_Y17_N24
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0_combout\ = (\CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\CPU|CONTROL_BLOCK|WideOr15~combout\)))) # (!\CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\CPU|CONTROL_BLOCK|WideOr15~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(8)))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8),
	datab => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(8),
	datad => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0_combout\);

-- Location: LCCOMB_X27_Y17_N18
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0_combout\ & (((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(8))) # (!\CPU|CONTROL_BLOCK|Selector2~0_combout\))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0_combout\ & 
-- (\CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\cpu_readdata[8]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(8),
	datad => \cpu_readdata[8]~25_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1_combout\);

-- Location: LCCOMB_X25_Y20_N30
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr15~combout\ & (\CPU|CONTROL_BLOCK|Selector2~0_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\cpu_readdata[7]~23_combout\))) # 
-- (!\CPU|CONTROL_BLOCK|Selector2~0_combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7),
	datad => \cpu_readdata[7]~23_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0_combout\);

-- Location: LCCOMB_X25_Y20_N24
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0_combout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(7))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(7)))))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(7),
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(7),
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1_combout\);

-- Location: LCCOMB_X25_Y18_N30
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0_combout\ = (\CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\CPU|CONTROL_BLOCK|WideOr15~combout\)))) # (!\CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\CPU|CONTROL_BLOCK|WideOr15~combout\ & 
-- (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(6))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(6),
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6),
	datac => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0_combout\);

-- Location: LCCOMB_X25_Y18_N16
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1_combout\ = (\CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0_combout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(6)))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0_combout\ & 
-- (\cpu_readdata[6]~21_combout\)))) # (!\CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[6]~21_combout\,
	datab => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(6),
	datac => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1_combout\);

-- Location: LCCOMB_X25_Y20_N18
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\CPU|CONTROL_BLOCK|Selector2~0_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\CPU|CONTROL_BLOCK|Selector2~0_combout\ & 
-- ((\cpu_readdata[5]~19_combout\))) # (!\CPU|CONTROL_BLOCK|Selector2~0_combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5),
	datac => \cpu_readdata[5]~19_combout\,
	datad => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0_combout\);

-- Location: LCCOMB_X25_Y20_N28
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0_combout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(5))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(5)))))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(5),
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(5),
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1_combout\);

-- Location: LCCOMB_X27_Y20_N20
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\CPU|CONTROL_BLOCK|Selector2~0_combout\) # ((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4))))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & 
-- (!\CPU|CONTROL_BLOCK|Selector2~0_combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4),
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4),
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0_combout\);

-- Location: LCCOMB_X27_Y20_N30
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0_combout\ & (((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(4)) # (!\CPU|CONTROL_BLOCK|Selector2~0_combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0_combout\ & 
-- (\cpu_readdata[4]~17_combout\ & ((\CPU|CONTROL_BLOCK|Selector2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0_combout\,
	datab => \cpu_readdata[4]~17_combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(4),
	datad => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1_combout\);

-- Location: LCCOMB_X27_Y20_N8
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\CPU|CONTROL_BLOCK|Selector2~0_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\CPU|CONTROL_BLOCK|Selector2~0_combout\ & 
-- ((\cpu_readdata[3]~15_combout\))) # (!\CPU|CONTROL_BLOCK|Selector2~0_combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3),
	datac => \cpu_readdata[3]~15_combout\,
	datad => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0_combout\);

-- Location: LCCOMB_X27_Y20_N18
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0_combout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(3)))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3))))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3),
	datad => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(3),
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1_combout\);

-- Location: LCCOMB_X27_Y25_N20
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\CPU|CONTROL_BLOCK|Selector2~0_combout\) # (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2))))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & 
-- (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2) & (!\CPU|CONTROL_BLOCK|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2),
	datac => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2),
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0_combout\);

-- Location: LCCOMB_X27_Y25_N30
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0_combout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(2)) # ((!\CPU|CONTROL_BLOCK|Selector2~0_combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0_combout\ & 
-- (((\CPU|CONTROL_BLOCK|Selector2~0_combout\ & \cpu_readdata[2]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(2),
	datac => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \cpu_readdata[2]~13_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1_combout\);

-- Location: LCCOMB_X31_Y17_N22
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\CPU|CONTROL_BLOCK|Selector2~0_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\cpu_readdata[0]~9_combout\))) 
-- # (!\CPU|CONTROL_BLOCK|Selector2~0_combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0),
	datab => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datac => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \cpu_readdata[0]~9_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0_combout\);

-- Location: LCCOMB_X31_Y17_N0
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0_combout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0)) # ((!\CPU|CONTROL_BLOCK|WideOr15~combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0_combout\ & 
-- (((\CPU|CONTROL_BLOCK|WideOr15~combout\ & \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0),
	datab => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(0),
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1_combout\);

-- Location: LCCOMB_X31_Y17_N18
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2_combout\);

-- Location: LCCOMB_X27_Y16_N24
\CPU|CONTROL_BLOCK|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Selector1~1_combout\ = (!\CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\ & !\CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\,
	combout => \CPU|CONTROL_BLOCK|Selector1~1_combout\);

-- Location: LCCOMB_X22_Y17_N10
\CPU|OPERATIVE_BLOCK|DATA_STACK|wren_sig\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|wren_sig~combout\ = (!\CPU|CONTROL_BLOCK|WideOr2~0_combout\ & (\CPU|CONTROL_BLOCK|WideOr9~0_combout\ & (\CPU|CONTROL_BLOCK|WideOr3~combout\ & !\CPU|CONTROL_BLOCK|WideOr2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr2~0_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr3~combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|wren_sig~combout\);

-- Location: LCCOMB_X24_Y17_N16
\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~0_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr2~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0_combout\);

-- Location: LCCOMB_X24_Y17_N18
\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~2_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~2_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr2~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\);

-- Location: LCCOMB_X24_Y17_N20
\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2_combout\ = (\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~4_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|WideOr2~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~4_combout\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2_combout\);

-- Location: LCCOMB_X24_Y17_N22
\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\ = (\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~6_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~6_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr2~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~6_combout\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\);

-- Location: LCCOMB_X25_Y19_N24
\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\ & \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4),
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0_combout\);

-- Location: LCCOMB_X24_Y17_N26
\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5_combout\ = (\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~10_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~10_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr2~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~10_combout\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5_combout\);

-- Location: LCCOMB_X24_Y17_N28
\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6_combout\ = (\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~12_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~12_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr2~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~12_combout\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6_combout\);

-- Location: LCCOMB_X24_Y17_N30
\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~7_combout\ = (\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[15]~14_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|WideOr2~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~14_combout\,
	datad => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[15]~14_combout\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~7_combout\);

-- Location: LCCOMB_X31_Y17_N24
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]~41_combout\ = (\CPU|CONTROL_BLOCK|Selector1~2_combout\ & (\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1_combout\)))) # (!\CPU|CONTROL_BLOCK|Selector1~2_combout\ & 
-- (((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \CPU|CONTROL_BLOCK|Selector1~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0),
	datad => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]~41_combout\);

-- Location: LCFF_X24_Y16_N7
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCFF_X14_Y18_N9
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X14_Y18_N2
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: LCCOMB_X14_Y18_N10
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: LCCOMB_X14_Y18_N12
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout\);

-- Location: LCCOMB_X27_Y16_N20
\CPU|CONTROL_BLOCK|next_state.PICK_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.PICK_1~0_combout\ = (!\cpu_reset_n~6_combout\ & \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_reset_n~6_combout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	combout => \CPU|CONTROL_BLOCK|next_state.PICK_1~0_combout\);

-- Location: LCCOMB_X30_Y16_N12
\CPU|CONTROL_BLOCK|Equal25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal25~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ & \CPU|CONTROL_BLOCK|Equal0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal0~12_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal25~2_combout\);

-- Location: LCCOMB_X29_Y16_N10
\CPU|CONTROL_BLOCK|next_state.ALU_SBR~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SBR~7_combout\ = (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & (((!\CPU|CONTROL_BLOCK|Equal6~0_combout\) # (!\CPU|CONTROL_BLOCK|Equal0~12_combout\)) # (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal0~12_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal6~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~7_combout\);

-- Location: LCCOMB_X29_Y16_N8
\CPU|CONTROL_BLOCK|next_state.ALU_SBR~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SBR~9_combout\ = (\CPU|CONTROL_BLOCK|Equal22~0_combout\ & ((\CPU|CONTROL_BLOCK|Equal9~0_combout\) # ((!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & \CPU|CONTROL_BLOCK|Equal13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal9~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal22~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal13~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~9_combout\);

-- Location: LCCOMB_X29_Y16_N12
\CPU|CONTROL_BLOCK|next_state.ALU_SBR~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SBR~10_combout\ = ((\CPU|CONTROL_BLOCK|next_state.ALU_SBR~9_combout\) # ((\CPU|CONTROL_BLOCK|Equal25~3_combout\ & \CPU|CONTROL_BLOCK|Equal27~0_combout\))) # (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\,
	datab => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~9_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal25~3_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal27~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~10_combout\);

-- Location: LCCOMB_X27_Y16_N8
\CPU|CONTROL_BLOCK|next_state.FETCH~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.FETCH~0_combout\ = (!\cpu_reset_n~6_combout\ & !\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_reset_n~6_combout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	combout => \CPU|CONTROL_BLOCK|next_state.FETCH~0_combout\);

-- Location: LCCOMB_X29_Y15_N6
\CPU|CONTROL_BLOCK|next_state.ALU_SAL~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SAL~0_combout\ = (\CPU|CONTROL_BLOCK|Equal0~16_combout\ & (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & \CPU|CONTROL_BLOCK|Equal25~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal0~16_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal25~2_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SAL~0_combout\);

-- Location: LCCOMB_X24_Y16_N6
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: LCCOMB_X14_Y18_N30
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X14_Y18_N0
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LCFF_X15_Y18_N31
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X14_Y18_N8
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X14_Y18_N18
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: LCCOMB_X15_Y18_N30
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: LCCOMB_X29_Y16_N14
\CPU|CONTROL_BLOCK|Equal25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal25~3_combout\ = (\CPU|CONTROL_BLOCK|Equal0~12_combout\ & ((\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\cpu_readdata[6]~21_combout\)) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[6]~21_combout\,
	datab => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal0~12_combout\,
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(6),
	combout => \CPU|CONTROL_BLOCK|Equal25~3_combout\);

-- Location: LCCOMB_X30_Y19_N12
\CPU|OPERATIVE_BLOCK|ALU|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux9~6_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ $ (!\CPU|CONTROL_BLOCK|WideOr8~combout\)) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\))) # 
-- (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & !\CPU|CONTROL_BLOCK|WideOr8~combout\)) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7),
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux9~6_combout\);

-- Location: LCCOMB_X29_Y19_N2
\CPU|OPERATIVE_BLOCK|ALU|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux9~7_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux9~6_combout\ & ((\CPU|CONTROL_BLOCK|WideOr8~combout\) # ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux9~6_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux9~7_combout\);

-- Location: LCCOMB_X28_Y20_N8
\CPU|OPERATIVE_BLOCK|ALU|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux10~6_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) & (\CPU|CONTROL_BLOCK|WideOr8~combout\ $ (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\))) # 
-- (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) & (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6)) # 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011101001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6),
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux10~6_combout\);

-- Location: LCCOMB_X28_Y20_N10
\CPU|OPERATIVE_BLOCK|ALU|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux10~7_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux10~6_combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # ((\CPU|CONTROL_BLOCK|WideOr8~combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux10~6_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux10~7_combout\);

-- Location: LCCOMB_X30_Y19_N14
\CPU|OPERATIVE_BLOCK|ALU|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux14~6_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) $ (!\CPU|CONTROL_BLOCK|WideOr8~combout\)) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\))) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) & !\CPU|CONTROL_BLOCK|WideOr8~combout\)) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2)) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2),
	datad => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux14~6_combout\);

-- Location: LCCOMB_X29_Y21_N2
\CPU|OPERATIVE_BLOCK|ALU|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux14~7_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux14~6_combout\ & (((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # (\CPU|CONTROL_BLOCK|WideOr8~combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux14~6_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux14~7_combout\);

-- Location: LCCOMB_X29_Y21_N12
\CPU|OPERATIVE_BLOCK|ALU|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux12~6_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ & \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4))) # 
-- (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\) # (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4)))))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ $ 
-- (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011101110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4),
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux12~6_combout\);

-- Location: LCCOMB_X29_Y21_N30
\CPU|OPERATIVE_BLOCK|ALU|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux12~7_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux12~6_combout\ & ((\CPU|CONTROL_BLOCK|WideOr8~combout\) # ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux12~6_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux12~7_combout\);

-- Location: LCCOMB_X27_Y21_N24
\CPU|OPERATIVE_BLOCK|ALU|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux3~6_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13))) # 
-- (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ $ (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13)))))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\) # 
-- (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011101110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13),
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux3~6_combout\);

-- Location: LCCOMB_X27_Y21_N10
\CPU|OPERATIVE_BLOCK|ALU|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux3~7_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux3~6_combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # ((\CPU|CONTROL_BLOCK|WideOr8~combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux3~6_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux3~7_combout\);

-- Location: LCCOMB_X29_Y20_N14
\CPU|OPERATIVE_BLOCK|ALU|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux8~6_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\ $ (!\CPU|CONTROL_BLOCK|WideOr8~combout\)) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\))) # 
-- (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8) & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\ & !\CPU|CONTROL_BLOCK|WideOr8~combout\)) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8),
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux8~6_combout\);

-- Location: LCCOMB_X29_Y19_N20
\CPU|OPERATIVE_BLOCK|ALU|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux8~7_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux8~6_combout\ & (((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # (\CPU|CONTROL_BLOCK|WideOr8~combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux8~6_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux8~7_combout\);

-- Location: LCCOMB_X28_Y15_N0
\CPU|OPERATIVE_BLOCK|ALU|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux7~6_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\)) # 
-- (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9)) # (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\))))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) $ 
-- (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011101110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9),
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux7~6_combout\);

-- Location: LCCOMB_X30_Y21_N20
\CPU|OPERATIVE_BLOCK|ALU|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux4~6_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12) & \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\)) # 
-- (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12) $ (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\))))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12)) # 
-- (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011101110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12),
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux4~6_combout\);

-- Location: LCFF_X15_Y16_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCFF_X14_Y16_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCFF_X16_Y18_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCFF_X16_Y18_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCFF_X16_Y18_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCFF_X16_Y18_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCFF_X16_Y18_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCFF_X14_Y16_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X16_Y18_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X16_Y18_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\);

-- Location: LCCOMB_X16_Y18_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\);

-- Location: LCCOMB_X16_Y18_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\);

-- Location: LCCOMB_X16_Y18_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\);

-- Location: LCFF_X18_Y17_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\);

-- Location: LCFF_X17_Y16_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCFF_X17_Y18_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X17_Y17_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X17_Y17_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X16_Y17_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X16_Y17_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X16_Y16_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X15_Y16_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: LCCOMB_X17_Y18_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCFF_X17_Y16_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X17_Y16_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: LCCOMB_X16_Y18_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X17_Y18_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X16_Y18_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCFF_X17_Y18_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X17_Y18_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCFF_X16_Y17_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\);

-- Location: LCFF_X14_Y16_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X14_Y16_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: LCFF_X17_Y16_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X17_Y16_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: LCCOMB_X16_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout\);

-- Location: LCFF_X16_Y18_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X16_Y18_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X14_Y16_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCCOMB_X14_Y16_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: LCCOMB_X18_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCFF_X17_Y16_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X17_Y16_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: LCCOMB_X16_Y18_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X16_Y18_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCFF_X16_Y18_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X16_Y18_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X18_Y18_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X18_Y18_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X17_Y16_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X16_Y18_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X16_Y18_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X17_Y18_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\);

-- Location: LCCOMB_X16_Y18_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\);

-- Location: LCCOMB_X16_Y18_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\);

-- Location: LCCOMB_X17_Y18_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\);

-- Location: LCCOMB_X18_Y18_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: LCCOMB_X18_Y18_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\);

-- Location: LCCOMB_X18_Y18_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\);

-- Location: LCCOMB_X18_Y18_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\);

-- Location: LCCOMB_X18_Y18_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\);

-- Location: LCCOMB_X18_Y18_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\);

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\mode~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_mode,
	combout => \mode~combout\);

-- Location: LCCOMB_X14_Y17_N2
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\);

-- Location: LCCOMB_X14_Y17_N30
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\);

-- Location: LCCOMB_X31_Y19_N28
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]~feeder_combout\ = \cpu_readdata[6]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_readdata[6]~21_combout\,
	combout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N6
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[8]~feeder_combout\ = \cpu_readdata[8]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_readdata[8]~25_combout\,
	combout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[8]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N4
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[14]~feeder_combout\ = \cpu_readdata[14]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_readdata[14]~35_combout\,
	combout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[14]~feeder_combout\);

-- Location: LCCOMB_X18_Y17_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout\);

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_address[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_address(12),
	combout => \ext_address~combout\(12));

-- Location: LCFF_X20_Y20_N1
\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ext_address~combout\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_address[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_address(13),
	combout => \ext_address~combout\(13));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_write~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_write,
	combout => \ext_write~combout\);

-- Location: LCCOMB_X20_Y20_N16
\MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\ = (\ext_address~combout\(12) & (!\ext_address~combout\(13) & \ext_write~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ext_address~combout\(12),
	datac => \ext_address~combout\(13),
	datad => \ext_write~combout\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\);

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clock~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clock,
	combout => \clock~combout\);

-- Location: CLKCTRL_G3
\clock~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~clkctrl_outclk\);

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tdi~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

-- Location: JTAG_X1_Y19_N0
altera_internal_jtag : cycloneii_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X16_Y17_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: LCFF_X16_Y17_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X16_Y17_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: LCFF_X16_Y17_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X16_Y17_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: LCFF_X16_Y17_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X16_Y17_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: LCFF_X16_Y17_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X16_Y17_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: LCFF_X16_Y17_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\);

-- Location: LCCOMB_X17_Y16_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout\);

-- Location: LCCOMB_X18_Y16_N0
\~QIC_CREATED_GND~I\ : cycloneii_lcell_comb
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QIC_CREATED_GND~I_combout\);

-- Location: LCFF_X15_Y16_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X15_Y16_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: LCFF_X15_Y16_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: CLKCTRL_G0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\);

-- Location: LCCOMB_X15_Y16_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: LCFF_X15_Y16_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X15_Y16_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: LCFF_X15_Y16_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X15_Y16_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: LCFF_X15_Y16_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCFF_X16_Y16_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X16_Y16_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: LCFF_X16_Y16_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X16_Y16_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: LCFF_X16_Y16_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCFF_X16_Y16_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: LCCOMB_X16_Y16_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\);

-- Location: LCFF_X16_Y16_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X16_Y16_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: LCFF_X16_Y16_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCFF_X16_Y16_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X16_Y16_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: LCFF_X16_Y16_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X16_Y16_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: LCFF_X16_Y16_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X16_Y16_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: LCFF_X16_Y16_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X16_Y16_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X16_Y16_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: LCCOMB_X15_Y16_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: LCFF_X15_Y16_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X15_Y16_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCFF_X16_Y16_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\);

-- Location: LCCOMB_X16_Y17_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: LCFF_X15_Y16_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X16_Y17_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: LCFF_X16_Y17_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X15_Y16_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: LCFF_X15_Y16_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X15_Y16_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: LCFF_X15_Y16_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X16_Y17_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout\);

-- Location: LCCOMB_X14_Y17_N4
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => VCC,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13\);

-- Location: LCCOMB_X14_Y17_N6
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17\);

-- Location: LCCOMB_X18_Y17_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout\);

-- Location: LCCOMB_X16_Y17_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\);

-- Location: LCFF_X18_Y17_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\);

-- Location: CLKCTRL_G11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk\);

-- Location: LCFF_X18_Y17_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\);

-- Location: LCCOMB_X18_Y17_N8
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LCCOMB_X18_Y17_N28
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|sdr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\);

-- Location: LCCOMB_X18_Y17_N26
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14_combout\);

-- Location: LCCOMB_X18_Y17_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\);

-- Location: LCFF_X18_Y17_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\);

-- Location: LCCOMB_X19_Y17_N24
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout\);

-- Location: LCCOMB_X19_Y17_N8
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => VCC,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~1\);

-- Location: LCCOMB_X19_Y17_N6
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Equal1~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\);

-- Location: LCCOMB_X19_Y17_N30
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout\,
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout\);

-- Location: CLKCTRL_G10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk\);

-- Location: LCFF_X19_Y17_N31
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X19_Y17_N10
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => VCC,
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~1\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~3\);

-- Location: LCCOMB_X19_Y17_N0
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout\,
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout\);

-- Location: LCFF_X19_Y17_N1
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X19_Y17_N12
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => VCC,
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~3\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~5\);

-- Location: LCCOMB_X19_Y17_N28
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout\);

-- Location: LCFF_X19_Y17_N29
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X19_Y17_N26
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout\,
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout\);

-- Location: LCFF_X19_Y17_N27
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X19_Y17_N2
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout\);

-- Location: LCFF_X19_Y17_N3
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

-- Location: LCCOMB_X19_Y17_N4
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X19_Y17_N20
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~15_combout\);

-- Location: LCFF_X14_Y17_N7
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout\,
	sdata => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk\,
	sload => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: LCFF_X14_Y17_N5
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	sdata => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk\,
	sload => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LCCOMB_X14_Y17_N8
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19\);

-- Location: LCCOMB_X14_Y17_N10
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21\);

-- Location: LCCOMB_X14_Y17_N12
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23\);

-- Location: LCCOMB_X14_Y17_N14
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25\);

-- Location: LCCOMB_X14_Y17_N16
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27\);

-- Location: LCCOMB_X14_Y17_N18
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datad => VCC,
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29\);

-- Location: LCCOMB_X14_Y17_N20
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datad => VCC,
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31\);

-- Location: LCCOMB_X14_Y17_N22
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	datad => VCC,
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33\);

-- Location: LCCOMB_X14_Y17_N24
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	datad => VCC,
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35\);

-- Location: LCCOMB_X14_Y17_N26
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout\);

-- Location: LCFF_X14_Y17_N27
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk\,
	sload => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11));

-- Location: LCFF_X14_Y17_N25
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout\,
	sdata => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk\,
	sload => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10));

-- Location: LCFF_X14_Y17_N23
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout\,
	sdata => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk\,
	sload => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: LCFF_X14_Y17_N21
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout\,
	sdata => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk\,
	sload => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: LCFF_X14_Y17_N19
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout\,
	sdata => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk\,
	sload => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: LCFF_X14_Y17_N17
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout\,
	sdata => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk\,
	sload => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: LCFF_X14_Y17_N15
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout\,
	sdata => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk\,
	sload => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: LCFF_X14_Y17_N13
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout\,
	sdata => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk\,
	sload => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: LCFF_X14_Y17_N11
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout\,
	sdata => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk\,
	sload => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: LCFF_X14_Y17_N9
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout\,
	sdata => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk\,
	sload => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: LCCOMB_X14_Y17_N28
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\);

-- Location: LCCOMB_X18_Y17_N16
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: CLKCTRL_G9
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk\);

-- Location: LCCOMB_X18_Y17_N2
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: LCFF_X14_Y17_N29
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\,
	aclr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X16_Y17_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\);

-- Location: LCCOMB_X15_Y17_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\);

-- Location: LCCOMB_X15_Y17_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\);

-- Location: LCFF_X15_Y17_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCCOMB_X17_Y17_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: LCFF_X17_Y17_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X17_Y17_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X16_Y17_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\);

-- Location: LCFF_X16_Y17_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X16_Y17_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X16_Y17_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\);

-- Location: LCFF_X16_Y17_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LCCOMB_X18_Y17_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout\);

-- Location: LCFF_X18_Y17_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\);

-- Location: LCCOMB_X18_Y17_N0
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: LCFF_X18_Y17_N1
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout\);

-- Location: LCCOMB_X17_Y17_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\);

-- Location: LCFF_X17_Y17_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X14_Y17_N0
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\);

-- Location: LCFF_X14_Y17_N1
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\,
	aclr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X17_Y17_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: LCFF_X17_Y17_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X17_Y17_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\);

-- Location: LCCOMB_X16_Y17_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: LCFF_X16_Y17_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X17_Y17_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: LCCOMB_X15_Y17_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\);

-- Location: LCFF_X15_Y17_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X15_Y16_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: LCFF_X15_Y16_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X15_Y16_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: LCFF_X15_Y16_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

-- Location: CLKCTRL_G12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\);

-- Location: LCFF_X17_Y16_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout\,
	sdata => \~QIC_CREATED_GND~I_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X15_Y18_N24
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X14_Y18_N20
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => VCC,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\);

-- Location: LCCOMB_X14_Y18_N22
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => VCC,
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12\);

-- Location: LCCOMB_X14_Y18_N6
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout\,
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\);

-- Location: LCCOMB_X15_Y18_N4
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\);

-- Location: LCFF_X14_Y18_N23
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout\,
	sclr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X14_Y18_N26
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => VCC,
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	cout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\);

-- Location: LCFF_X14_Y18_N27
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	sclr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X14_Y18_N28
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	cin => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\);

-- Location: LCFF_X14_Y18_N29
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\,
	sclr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: LCFF_X14_Y18_N21
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	sclr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X14_Y18_N4
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\);

-- Location: LCCOMB_X14_Y18_N14
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\);

-- Location: LCCOMB_X14_Y18_N16
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: LCCOMB_X15_Y18_N2
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout\);

-- Location: LCFF_X14_Y18_N17
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X18_Y17_N30
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\);

-- Location: LCCOMB_X17_Y17_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X17_Y17_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X17_Y17_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X18_Y18_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\);

-- Location: LCCOMB_X18_Y18_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\);

-- Location: LCCOMB_X16_Y16_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: LCFF_X16_Y16_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\);

-- Location: LCCOMB_X17_Y18_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\);

-- Location: LCFF_X18_Y18_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X18_Y18_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\);

-- Location: LCCOMB_X17_Y18_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\);

-- Location: LCFF_X18_Y18_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCCOMB_X18_Y18_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\);

-- Location: LCCOMB_X18_Y18_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\);

-- Location: LCFF_X18_Y18_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X18_Y18_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\);

-- Location: LCFF_X18_Y18_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCFF_X18_Y18_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X18_Y18_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11_combout\);

-- Location: LCCOMB_X17_Y17_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X19_Y18_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCFF_X19_Y18_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X19_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: LCFF_X19_Y18_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X19_Y18_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: LCFF_X19_Y18_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X19_Y18_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: LCFF_X19_Y18_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X19_Y18_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: LCFF_X19_Y18_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X17_Y18_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X19_Y18_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: LCFF_X19_Y18_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X17_Y18_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X19_Y18_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: LCFF_X19_Y18_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X17_Y18_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X19_Y18_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: LCFF_X19_Y18_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X17_Y18_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X17_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X17_Y18_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: LCFF_X17_Y18_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: LCFF_X17_Y18_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: LCFF_X17_Y18_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: LCFF_X17_Y18_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X17_Y17_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X17_Y16_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCFF_X17_Y17_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\);

-- Location: LCCOMB_X17_Y17_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LCCOMB_X15_Y16_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X15_Y16_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: LCCOMB_X15_Y16_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X15_Y16_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: LCFF_X15_Y16_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\);

-- Location: LCCOMB_X18_Y17_N22
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: CLKCTRL_G2
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X27_Y16_N26
\CPU|CONTROL_BLOCK|next_state.LOAD_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.LOAD_1~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\ & !\cpu_reset_n~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\,
	datac => \cpu_reset_n~6_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.LOAD_1~0_combout\);

-- Location: LCFF_X27_Y16_N27
\CPU|CONTROL_BLOCK|curr_state.LOAD_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.LOAD_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.LOAD_1~regout\);

-- Location: LCCOMB_X25_Y16_N24
\CPU|CONTROL_BLOCK|next_state.STORE_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.STORE_1~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\ & !\cpu_reset_n~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datad => \cpu_reset_n~6_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.STORE_1~0_combout\);

-- Location: LCFF_X25_Y16_N25
\CPU|CONTROL_BLOCK|curr_state.STORE_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.STORE_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.STORE_1~regout\);

-- Location: LCCOMB_X27_Y16_N0
\CPU|CONTROL_BLOCK|next_state.SWAP_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.SWAP_1~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\ & !\cpu_reset_n~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\,
	datac => \cpu_reset_n~6_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.SWAP_1~0_combout\);

-- Location: LCFF_X27_Y16_N1
\CPU|CONTROL_BLOCK|curr_state.SWAP_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.SWAP_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\);

-- Location: LCCOMB_X27_Y16_N30
\CPU|CONTROL_BLOCK|WideNor7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideNor7~0_combout\ = (!\CPU|CONTROL_BLOCK|curr_state.PICK_1~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.LOAD_1~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.STORE_1~regout\ & !\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.PICK_1~regout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.LOAD_1~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.STORE_1~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	combout => \CPU|CONTROL_BLOCK|WideNor7~0_combout\);

-- Location: LCCOMB_X31_Y16_N6
\CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ = (\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\cpu_readdata[2]~13_combout\)) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~13_combout\,
	datab => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2),
	datac => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\);

-- Location: LCCOMB_X20_Y20_N26
\MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2) = (!\ext_address~combout\(12) & (!\ext_address~combout\(13) & \ext_write~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ext_address~combout\(12),
	datac => \ext_address~combout\(13),
	datad => \ext_write~combout\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2));

-- Location: LCCOMB_X31_Y16_N20
\CPU|CONTROL_BLOCK|Equal0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal0~18_combout\ = (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & ((\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((!\cpu_readdata[2]~13_combout\))) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2),
	datac => \cpu_readdata[2]~13_combout\,
	datad => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal0~18_combout\);

-- Location: LCCOMB_X25_Y16_N2
\CPU|CONTROL_BLOCK|next_state.PICK_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.PICK_0~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & (\CPU|CONTROL_BLOCK|Equal7~0_combout\ & (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & \CPU|CONTROL_BLOCK|Equal0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal7~0_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal0~18_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.PICK_0~0_combout\);

-- Location: LCFF_X25_Y16_N3
\CPU|CONTROL_BLOCK|curr_state.PICK_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.PICK_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\);

-- Location: LCCOMB_X25_Y19_N0
\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0) & \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0),
	datac => \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0_combout\);

-- Location: LCCOMB_X25_Y19_N6
\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~0_combout\ = (\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0_combout\ $ (VCC))) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0_combout\ & VCC))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0_combout\,
	datad => VCC,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~0_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\);

-- Location: LCCOMB_X25_Y16_N18
\CPU|CONTROL_BLOCK|Equal0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal0~17_combout\ = (\CPU|CONTROL_BLOCK|Equal0~16_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\ & (\CPU|CONTROL_BLOCK|Equal0~12_combout\ & \CPU|CONTROL_BLOCK|Equal0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal0~16_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal0~12_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal0~18_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal0~17_combout\);

-- Location: LCCOMB_X28_Y16_N30
\CPU|CONTROL_BLOCK|next_state.DECODE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.DECODE~0_combout\ = (!\cpu_reset_n~6_combout\ & (((!\CPU|CONTROL_BLOCK|WideNor0~3_combout\ & \CPU|CONTROL_BLOCK|Equal0~17_combout\)) # (!\CPU|CONTROL_BLOCK|WideNor0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideNor0~3_combout\,
	datab => \cpu_reset_n~6_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal0~17_combout\,
	datad => \CPU|CONTROL_BLOCK|WideNor0~2_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.DECODE~0_combout\);

-- Location: LCFF_X28_Y16_N31
\CPU|CONTROL_BLOCK|curr_state.DECODE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.DECODE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.DECODE~regout\);

-- Location: LCCOMB_X20_Y20_N20
\MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2) = (!\ext_address~combout\(12) & (\ext_address~combout\(13) & \ext_write~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ext_address~combout\(12),
	datac => \ext_address~combout\(13),
	datad => \ext_write~combout\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2));

-- Location: LCCOMB_X31_Y16_N2
\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ = (\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\cpu_readdata[1]~11_combout\))) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1),
	datac => \cpu_readdata[1]~11_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\);

-- Location: LCCOMB_X31_Y16_N10
\CPU|CONTROL_BLOCK|Equal6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal6~1_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal6~1_combout\);

-- Location: LCCOMB_X25_Y16_N20
\CPU|CONTROL_BLOCK|next_state.ALU_XOR~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_XOR~0_combout\ = (\CPU|CONTROL_BLOCK|Equal6~1_combout\ & (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & \CPU|CONTROL_BLOCK|Equal7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|Equal6~1_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal7~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_XOR~0_combout\);

-- Location: LCFF_X25_Y16_N21
\CPU|CONTROL_BLOCK|curr_state.ALU_XOR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_XOR~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_XOR~regout\);

-- Location: LCCOMB_X30_Y16_N2
\CPU|CONTROL_BLOCK|Equal13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal13~0_combout\ = (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal13~0_combout\);

-- Location: LCCOMB_X25_Y16_N10
\CPU|CONTROL_BLOCK|next_state.ALU_AND~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_AND~0_combout\ = (\CPU|CONTROL_BLOCK|Equal13~0_combout\ & (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & \CPU|CONTROL_BLOCK|Equal7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|Equal13~0_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal7~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_AND~0_combout\);

-- Location: LCFF_X25_Y16_N11
\CPU|CONTROL_BLOCK|curr_state.ALU_AND\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_AND~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_AND~regout\);

-- Location: LCCOMB_X25_Y16_N22
\CPU|CONTROL_BLOCK|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr6~0_combout\ = (!\CPU|CONTROL_BLOCK|curr_state.ALU_XOR~regout\ & !\CPU|CONTROL_BLOCK|curr_state.ALU_AND~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|CONTROL_BLOCK|curr_state.ALU_XOR~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.ALU_AND~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr6~0_combout\);

-- Location: LCCOMB_X29_Y15_N26
\CPU|CONTROL_BLOCK|Equal12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal12~4_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & ((\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\cpu_readdata[1]~11_combout\))) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1),
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datad => \cpu_readdata[1]~11_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal12~4_combout\);

-- Location: LCCOMB_X29_Y15_N20
\CPU|CONTROL_BLOCK|next_state.ALU_OR~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_OR~0_combout\ = (\CPU|CONTROL_BLOCK|Equal7~0_combout\ & (\CPU|CONTROL_BLOCK|Equal12~4_combout\ & (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & !\CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal7~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal12~4_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_OR~0_combout\);

-- Location: LCFF_X29_Y15_N21
\CPU|CONTROL_BLOCK|curr_state.ALU_OR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_OR~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_OR~regout\);

-- Location: LCCOMB_X29_Y17_N28
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]~feeder_combout\ = \cpu_readdata[3]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_readdata[3]~15_combout\,
	combout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]~feeder_combout\);

-- Location: LCFF_X29_Y17_N29
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]~feeder_combout\,
	ena => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3));

-- Location: LCCOMB_X29_Y15_N22
\CPU|CONTROL_BLOCK|Equal11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal11~4_combout\ = (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & ((\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\cpu_readdata[3]~15_combout\))) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3),
	datac => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datad => \cpu_readdata[3]~15_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal11~4_combout\);

-- Location: LCCOMB_X31_Y16_N12
\CPU|CONTROL_BLOCK|Equal17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal17~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\ & (\CPU|CONTROL_BLOCK|Equal0~14_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\ & !\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal0~14_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal17~0_combout\);

-- Location: LCCOMB_X29_Y16_N22
\CPU|CONTROL_BLOCK|next_state.ALU_INC~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_INC~0_combout\ = (\CPU|CONTROL_BLOCK|Equal9~0_combout\ & (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & \CPU|CONTROL_BLOCK|Equal17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal9~0_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal17~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_INC~0_combout\);

-- Location: LCFF_X29_Y16_N23
\CPU|CONTROL_BLOCK|curr_state.ALU_INC\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_INC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\);

-- Location: LCCOMB_X30_Y16_N22
\CPU|CONTROL_BLOCK|next_state.ALU_SBR~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SBR~4_combout\ = (\CPU|CONTROL_BLOCK|Equal15~0_combout\ & (((!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\)) # (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal15~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~4_combout\);

-- Location: LCCOMB_X30_Y16_N24
\CPU|CONTROL_BLOCK|next_state.ALU_SBR~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SBR~5_combout\ = (\CPU|CONTROL_BLOCK|next_state.ALU_SBR~4_combout\) # ((\CPU|CONTROL_BLOCK|Equal0~13_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\) # (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal0~13_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	datad => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~4_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~5_combout\);

-- Location: LCCOMB_X31_Y16_N22
\CPU|CONTROL_BLOCK|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal6~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & !\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal6~0_combout\);

-- Location: LCCOMB_X31_Y16_N24
\CPU|CONTROL_BLOCK|next_state.ALU_SBR~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SBR~3_combout\ = (\CPU|CONTROL_BLOCK|Equal1~0_combout\) # ((\CPU|CONTROL_BLOCK|Equal0~15_combout\ & \CPU|CONTROL_BLOCK|Equal6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|Equal0~15_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal6~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal1~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~3_combout\);

-- Location: LCCOMB_X30_Y16_N18
\CPU|CONTROL_BLOCK|next_state.ALU_SBR~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SBR~6_combout\ = (\CPU|CONTROL_BLOCK|next_state.ALU_SBR~5_combout\) # ((\CPU|CONTROL_BLOCK|next_state.ALU_SBR~3_combout\) # ((\CPU|CONTROL_BLOCK|Equal2~4_combout\ & \CPU|CONTROL_BLOCK|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal2~4_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal7~0_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~5_combout\,
	datad => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~3_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~6_combout\);

-- Location: LCCOMB_X29_Y16_N30
\CPU|CONTROL_BLOCK|Equal22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal22~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\ & (\CPU|CONTROL_BLOCK|Equal0~14_combout\ & !\CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal0~14_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal22~0_combout\);

-- Location: LCCOMB_X29_Y16_N24
\CPU|CONTROL_BLOCK|Equal18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal18~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & \CPU|CONTROL_BLOCK|Equal22~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal22~0_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal18~0_combout\);

-- Location: LCCOMB_X29_Y16_N20
\CPU|CONTROL_BLOCK|next_state.ALU_SBR~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SBR~8_combout\ = ((\CPU|CONTROL_BLOCK|Equal18~0_combout\) # ((\CPU|CONTROL_BLOCK|Equal7~0_combout\ & \CPU|CONTROL_BLOCK|Equal6~1_combout\))) # (!\CPU|CONTROL_BLOCK|next_state.ALU_SBR~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~7_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal7~0_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal18~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal6~1_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~8_combout\);

-- Location: LCCOMB_X31_Y16_N4
\CPU|CONTROL_BLOCK|next_state.ALU_SBR~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SBR~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & ((!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\) # (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~0_combout\);

-- Location: LCCOMB_X30_Y16_N8
\CPU|CONTROL_BLOCK|next_state.ALU_SBR~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SBR~1_combout\ = (\CPU|CONTROL_BLOCK|Equal0~18_combout\ & ((\CPU|CONTROL_BLOCK|Equal0~13_combout\) # ((\CPU|CONTROL_BLOCK|Equal7~0_combout\)))) # (!\CPU|CONTROL_BLOCK|Equal0~18_combout\ & 
-- (((\CPU|CONTROL_BLOCK|Equal7~0_combout\ & \CPU|CONTROL_BLOCK|next_state.ALU_SBR~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal0~13_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal0~18_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal7~0_combout\,
	datad => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~1_combout\);

-- Location: LCCOMB_X30_Y16_N26
\CPU|CONTROL_BLOCK|next_state.ALU_SBR~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SBR~2_combout\ = (\CPU|CONTROL_BLOCK|next_state.ALU_SBR~1_combout\) # ((\CPU|CONTROL_BLOCK|Equal25~2_combout\ & ((!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\) # (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal25~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~1_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~2_combout\);

-- Location: LCCOMB_X30_Y16_N4
\CPU|CONTROL_BLOCK|next_state.ALU_SBR~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SBR~11_combout\ = (\CPU|CONTROL_BLOCK|next_state.ALU_SBR~10_combout\) # ((\CPU|CONTROL_BLOCK|next_state.ALU_SBR~6_combout\) # ((\CPU|CONTROL_BLOCK|next_state.ALU_SBR~8_combout\) # 
-- (\CPU|CONTROL_BLOCK|next_state.ALU_SBR~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~10_combout\,
	datab => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~6_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~8_combout\,
	datad => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~2_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~11_combout\);

-- Location: LCCOMB_X30_Y16_N14
\CPU|CONTROL_BLOCK|next_state.ALU_SBR~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SBR~12_combout\ = (\CPU|CONTROL_BLOCK|Equal25~2_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & (!\CPU|CONTROL_BLOCK|next_state.ALU_SBR~11_combout\ & \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal25~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~11_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~12_combout\);

-- Location: LCCOMB_X30_Y16_N28
\CPU|CONTROL_BLOCK|next_state.RESET~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.RESET~0_combout\ = (\CPU|CONTROL_BLOCK|next_state.ALU_SBR~12_combout\) # ((\CPU|CONTROL_BLOCK|next_state.ALU_SBR~11_combout\ & !\cpu_reset_n~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~11_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~12_combout\,
	datad => \cpu_reset_n~6_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.RESET~0_combout\);

-- Location: LCFF_X30_Y16_N29
\CPU|CONTROL_BLOCK|curr_state.RESET\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.RESET~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\);

-- Location: LCCOMB_X29_Y15_N12
\CPU|CONTROL_BLOCK|next_state.ALU_NOT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_NOT~0_combout\ = (\CPU|CONTROL_BLOCK|Equal7~0_combout\ & (\CPU|CONTROL_BLOCK|Equal11~4_combout\ & (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & !\CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal7~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal11~4_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_NOT~0_combout\);

-- Location: LCFF_X29_Y15_N13
\CPU|CONTROL_BLOCK|curr_state.ALU_NOT\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_NOT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\);

-- Location: LCCOMB_X29_Y16_N4
\CPU|CONTROL_BLOCK|next_state.ALU_DEC~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_DEC~0_combout\ = (\CPU|CONTROL_BLOCK|Equal18~0_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal18~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_DEC~0_combout\);

-- Location: LCFF_X29_Y16_N5
\CPU|CONTROL_BLOCK|curr_state.ALU_DEC\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_DEC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_DEC~regout\);

-- Location: LCCOMB_X28_Y16_N10
\CPU|CONTROL_BLOCK|WideOr11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr11~1_combout\ = (!\CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\ & !\CPU|CONTROL_BLOCK|curr_state.ALU_DEC~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.ALU_DEC~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr11~1_combout\);

-- Location: LCCOMB_X28_Y16_N22
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~11_combout\ = (\CPU|CONTROL_BLOCK|WideNor3~1_combout\) # ((\CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\) # ((!\CPU|CONTROL_BLOCK|WideOr11~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideNor3~1_combout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => \CPU|CONTROL_BLOCK|WideOr11~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~11_combout\);

-- Location: LCFF_X30_Y16_N3
\CPU|CONTROL_BLOCK|curr_state.ALU_SBR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|CONTROL_BLOCK|next_state.ALU_SBR~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_SBR~regout\);

-- Location: LCCOMB_X29_Y15_N4
\CPU|CONTROL_BLOCK|next_state.ALU_SAR~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SAR~0_combout\ = (\CPU|CONTROL_BLOCK|Equal25~2_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal25~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datad => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SAR~0_combout\);

-- Location: LCFF_X29_Y15_N5
\CPU|CONTROL_BLOCK|curr_state.ALU_SAR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_SAR~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_SAR~regout\);

-- Location: LCCOMB_X29_Y15_N16
\CPU|CONTROL_BLOCK|next_state.ALU_SBL~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SBL~0_combout\ = (\CPU|CONTROL_BLOCK|Equal25~2_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal25~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datad => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SBL~0_combout\);

-- Location: LCFF_X29_Y15_N17
\CPU|CONTROL_BLOCK|curr_state.ALU_SBL\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_SBL~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_SBL~regout\);

-- Location: LCCOMB_X28_Y16_N18
\CPU|CONTROL_BLOCK|WideOr6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr6~1_combout\ = (!\CPU|CONTROL_BLOCK|curr_state.ALU_SAL~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.ALU_SBR~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.ALU_SAR~regout\ & !\CPU|CONTROL_BLOCK|curr_state.ALU_SBL~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.ALU_SAL~regout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.ALU_SBR~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.ALU_SAR~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.ALU_SBL~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr6~1_combout\);

-- Location: LCCOMB_X29_Y16_N16
\CPU|CONTROL_BLOCK|next_state.ALU_NEG~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_NEG~0_combout\ = (\CPU|CONTROL_BLOCK|Equal18~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal18~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_NEG~0_combout\);

-- Location: LCFF_X29_Y16_N17
\CPU|CONTROL_BLOCK|curr_state.ALU_NEG\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_NEG~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_NEG~regout\);

-- Location: LCCOMB_X29_Y16_N6
\CPU|CONTROL_BLOCK|Equal9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal9~0_combout\ = (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal9~0_combout\);

-- Location: LCCOMB_X28_Y16_N12
\CPU|CONTROL_BLOCK|next_state.ALU_ZER~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_ZER~0_combout\ = (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & (\CPU|CONTROL_BLOCK|Equal9~0_combout\ & (\CPU|CONTROL_BLOCK|Equal22~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal9~0_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal22~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_ZER~0_combout\);

-- Location: LCFF_X28_Y16_N13
\CPU|CONTROL_BLOCK|curr_state.ALU_ZER\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_ZER~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_ZER~regout\);

-- Location: LCCOMB_X28_Y16_N6
\CPU|CONTROL_BLOCK|WideOr7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr7~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr6~1_combout\ & (!\CPU|CONTROL_BLOCK|curr_state.ALU_NEG~regout\ & !\CPU|CONTROL_BLOCK|curr_state.ALU_ZER~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|WideOr6~1_combout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.ALU_NEG~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.ALU_ZER~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr7~0_combout\);

-- Location: LCCOMB_X28_Y16_N0
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ = (\CPU|CONTROL_BLOCK|WideOr11~0_combout\) # ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~11_combout\) # ((\CPU|CONTROL_BLOCK|WideNor3~0_combout\) # (!\CPU|CONTROL_BLOCK|WideOr7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~11_combout\,
	datac => \CPU|CONTROL_BLOCK|WideNor3~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr7~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\);

-- Location: LCCOMB_X27_Y16_N2
\CPU|CONTROL_BLOCK|next_state.LIT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.LIT~0_combout\ = (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & (\CPU|CONTROL_BLOCK|Equal7~0_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & \CPU|CONTROL_BLOCK|Equal0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal7~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal0~18_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.LIT~0_combout\);

-- Location: LCFF_X27_Y16_N3
\CPU|CONTROL_BLOCK|curr_state.LIT\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.LIT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.LIT~regout\);

-- Location: LCCOMB_X27_Y16_N12
\CPU|CONTROL_BLOCK|WideOr11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr11~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.LOAD_1~regout\) # (\CPU|CONTROL_BLOCK|curr_state.LIT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|curr_state.LOAD_1~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.LIT~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr11~0_combout\);

-- Location: LCCOMB_X29_Y16_N2
\CPU|CONTROL_BLOCK|Equal27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal27~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal27~0_combout\);

-- Location: LCCOMB_X29_Y16_N28
\CPU|CONTROL_BLOCK|next_state.DUP~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.DUP~0_combout\ = (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & (\CPU|CONTROL_BLOCK|Equal27~0_combout\ & (\CPU|CONTROL_BLOCK|Equal0~12_combout\ & \CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal27~0_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal0~12_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.DUP~0_combout\);

-- Location: LCFF_X29_Y16_N29
\CPU|CONTROL_BLOCK|curr_state.DUP\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.DUP~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.DUP~regout\);

-- Location: LCCOMB_X28_Y16_N16
\CPU|CONTROL_BLOCK|WideNor3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideNor3~1_combout\ = (\CPU|CONTROL_BLOCK|curr_state.ALU_POS~regout\) # ((\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\) # (\CPU|CONTROL_BLOCK|curr_state.DUP~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.ALU_POS~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.DUP~regout\,
	combout => \CPU|CONTROL_BLOCK|WideNor3~1_combout\);

-- Location: LCCOMB_X28_Y16_N26
\CPU|CONTROL_BLOCK|WideOr11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr11~2_combout\ = (\CPU|CONTROL_BLOCK|WideOr11~1_combout\ & (!\CPU|CONTROL_BLOCK|WideNor3~0_combout\ & (!\CPU|CONTROL_BLOCK|WideNor3~1_combout\ & \CPU|CONTROL_BLOCK|WideOr7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr11~1_combout\,
	datab => \CPU|CONTROL_BLOCK|WideNor3~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideNor3~1_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr7~0_combout\,
	combout => \CPU|CONTROL_BLOCK|WideOr11~2_combout\);

-- Location: LCCOMB_X27_Y18_N16
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~1_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & (((\CPU|CONTROL_BLOCK|WideOr11~0_combout\) # (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\)))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & 
-- (!\CPU|CONTROL_BLOCK|WideOr12~combout\ & ((\CPU|CONTROL_BLOCK|WideOr11~0_combout\) # (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5),
	datab => \CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr11~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~1_combout\);

-- Location: LCCOMB_X31_Y16_N16
\CPU|CONTROL_BLOCK|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal2~4_combout\ = (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & ((\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\cpu_readdata[2]~13_combout\))) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2),
	datac => \cpu_readdata[2]~13_combout\,
	datad => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal2~4_combout\);

-- Location: LCCOMB_X29_Y16_N26
\CPU|CONTROL_BLOCK|next_state.R_FROM~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.R_FROM~0_combout\ = (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & (\CPU|CONTROL_BLOCK|Equal7~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & \CPU|CONTROL_BLOCK|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal7~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal2~4_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.R_FROM~0_combout\);

-- Location: LCFF_X29_Y16_N27
\CPU|CONTROL_BLOCK|curr_state.R_FROM\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.R_FROM~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\);

-- Location: LCCOMB_X29_Y16_N18
\CPU|CONTROL_BLOCK|WideOr12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr12~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\) # (\CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr12~0_combout\);

-- Location: LCCOMB_X28_Y16_N28
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~5_combout\ = (\CPU|CONTROL_BLOCK|WideNor3~1_combout\) # (((!\CPU|CONTROL_BLOCK|WideOr11~0_combout\ & \CPU|CONTROL_BLOCK|WideOr12~0_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr11~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr12~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideNor3~1_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr11~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~5_combout\);

-- Location: LCCOMB_X28_Y16_N14
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ = ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~5_combout\) # ((\CPU|CONTROL_BLOCK|WideNor3~0_combout\) # (!\CPU|CONTROL_BLOCK|WideOr7~0_combout\))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~5_combout\,
	datac => \CPU|CONTROL_BLOCK|WideNor3~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr7~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\);

-- Location: LCCOMB_X22_Y17_N8
\CPU|CONTROL_BLOCK|WideOr3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr3~combout\ = (\CPU|CONTROL_BLOCK|WideOr3~0_combout\) # (\CPU|CONTROL_BLOCK|curr_state.DUP~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr3~0_combout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.DUP~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr3~combout\);

-- Location: LCCOMB_X22_Y17_N14
\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~8_combout\ = \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0) $ (VCC)
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\ = CARRY(\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0),
	datad => VCC,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~8_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\);

-- Location: LCCOMB_X28_Y17_N8
\CPU|CONTROL_BLOCK|next_state.STORE_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.STORE_0~0_combout\ = (\CPU|CONTROL_BLOCK|Equal2~4_combout\ & (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & \CPU|CONTROL_BLOCK|Equal0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|Equal2~4_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal0~13_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.STORE_0~0_combout\);

-- Location: LCFF_X28_Y17_N9
\CPU|CONTROL_BLOCK|curr_state.STORE_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.STORE_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\);

-- Location: LCCOMB_X27_Y16_N16
\CPU|CONTROL_BLOCK|WideOr2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr2~1_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\) # ((\CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\) # ((\CPU|CONTROL_BLOCK|curr_state.TO_R~regout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.TO_R~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr2~1_combout\);

-- Location: LCCOMB_X29_Y15_N28
\CPU|CONTROL_BLOCK|Equal16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal16~4_combout\ = (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & ((\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\cpu_readdata[1]~11_combout\))) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1),
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datad => \cpu_readdata[1]~11_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal16~4_combout\);

-- Location: LCCOMB_X29_Y15_N14
\CPU|CONTROL_BLOCK|next_state.ALU_SUB~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_SUB~0_combout\ = (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & (\CPU|CONTROL_BLOCK|Equal16~4_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & \CPU|CONTROL_BLOCK|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal16~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal15~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_SUB~0_combout\);

-- Location: LCFF_X29_Y15_N15
\CPU|CONTROL_BLOCK|curr_state.ALU_SUB\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_SUB~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_SUB~regout\);

-- Location: LCCOMB_X29_Y15_N8
\CPU|CONTROL_BLOCK|WideOr2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr2~2_combout\ = (!\CPU|CONTROL_BLOCK|curr_state.ALU_OR~regout\ & !\CPU|CONTROL_BLOCK|curr_state.ALU_SUB~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.ALU_OR~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.ALU_SUB~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr2~2_combout\);

-- Location: LCCOMB_X29_Y15_N10
\CPU|CONTROL_BLOCK|WideOr2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr2~3_combout\ = (\CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\) # ((\CPU|CONTROL_BLOCK|WideOr2~1_combout\) # ((\CPU|CONTROL_BLOCK|curr_state.IF_TRUE~regout\) # (!\CPU|CONTROL_BLOCK|WideOr2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\,
	datab => \CPU|CONTROL_BLOCK|WideOr2~1_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr2~2_combout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.IF_TRUE~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr2~3_combout\);

-- Location: LCCOMB_X22_Y17_N4
\CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\ = (\CPU|CONTROL_BLOCK|WideOr3~combout\ & ((\CPU|CONTROL_BLOCK|WideOr2~0_combout\) # ((\CPU|CONTROL_BLOCK|WideOr2~3_combout\) # (!\CPU|CONTROL_BLOCK|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr2~0_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr3~combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\);

-- Location: LCCOMB_X22_Y17_N30
\CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\ = \CPU|CONTROL_BLOCK|WideOr3~combout\ $ (((\CPU|CONTROL_BLOCK|WideOr2~0_combout\) # ((\CPU|CONTROL_BLOCK|WideOr2~3_combout\) # (!\CPU|CONTROL_BLOCK|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr2~0_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr3~combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\);

-- Location: LCFF_X22_Y17_N15
\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~8_combout\,
	aclr => \CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\,
	ena => \CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0));

-- Location: LCCOMB_X22_Y17_N16
\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~10_combout\ = (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & ((\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\)) # 
-- (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\ & VCC)))) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & ((\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\) # (GND))) # (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\))))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~11\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & (\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & !\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\)) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & ((\CPU|CONTROL_BLOCK|WideOr2~4_combout\) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1),
	datab => \CPU|CONTROL_BLOCK|WideOr2~4_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~10_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~11\);

-- Location: LCFF_X22_Y17_N17
\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~10_combout\,
	aclr => \CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\,
	ena => \CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1));

-- Location: LCCOMB_X24_Y17_N24
\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4_combout\ = (\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~8_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~8_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr2~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~8_combout\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4_combout\);

-- Location: LCCOMB_X25_Y19_N8
\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~2_combout\ = (\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\ & VCC)) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\ & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\)))) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\)) # (!\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\) # (GND)))))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~3\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\ & !\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\)) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\ & ((!\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\) # (!\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~2_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~3\);

-- Location: LCCOMB_X25_Y19_N10
\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~4_combout\ = ((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2_combout\ $ (\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0_combout\ $ (!\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~3\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0_combout\) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~3\))) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0_combout\ & !\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~3\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~4_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\);

-- Location: LCCOMB_X25_Y19_N12
\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~6_combout\ = (\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\ & VCC)) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\ & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\)))) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\)) # (!\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\) # (GND)))))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~7\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\ & !\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\)) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\ & ((!\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\) # (!\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~6_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~7\);

-- Location: LCCOMB_X25_Y19_N14
\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~8_combout\ = ((\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0_combout\ $ (\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4_combout\ $ (!\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~7\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4_combout\) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~7\))) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4_combout\ & !\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~7\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~8_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\);

-- Location: LCCOMB_X25_Y16_N16
\CPU|CONTROL_BLOCK|next_state.ALU_GREATER~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_GREATER~0_combout\ = (\CPU|CONTROL_BLOCK|Equal13~0_combout\ & (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & \CPU|CONTROL_BLOCK|Equal17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|Equal13~0_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal17~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_GREATER~0_combout\);

-- Location: LCFF_X25_Y16_N17
\CPU|CONTROL_BLOCK|curr_state.ALU_GREATER\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_GREATER~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\);

-- Location: LCCOMB_X29_Y15_N18
\CPU|CONTROL_BLOCK|next_state.ALU_LESS~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_LESS~0_combout\ = (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & (\CPU|CONTROL_BLOCK|Equal12~4_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & \CPU|CONTROL_BLOCK|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal12~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal15~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_LESS~0_combout\);

-- Location: LCFF_X29_Y15_N19
\CPU|CONTROL_BLOCK|curr_state.ALU_LESS\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_LESS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\);

-- Location: LCCOMB_X28_Y15_N24
\CPU|CONTROL_BLOCK|WideOr7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr7~combout\ = ((\CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\) # (\CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\)) # (!\CPU|CONTROL_BLOCK|WideOr7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~0_combout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr7~combout\);

-- Location: LCCOMB_X31_Y16_N14
\CPU|CONTROL_BLOCK|Equal0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal0~16_combout\ = (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & ((\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (!\cpu_readdata[4]~17_combout\)) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & 
-- ((!\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datab => \cpu_readdata[4]~17_combout\,
	datac => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4),
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal0~16_combout\);

-- Location: LCCOMB_X25_Y16_N4
\CPU|CONTROL_BLOCK|next_state.ALU_EQUAL~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_EQUAL~0_combout\ = (\CPU|CONTROL_BLOCK|Equal15~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & \CPU|CONTROL_BLOCK|Equal0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal15~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal0~16_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_EQUAL~0_combout\);

-- Location: LCFF_X25_Y16_N5
\CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_EQUAL~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL~regout\);

-- Location: LCCOMB_X25_Y16_N8
\CPU|CONTROL_BLOCK|WideOr8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr8~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.ALU_AND~regout\) # ((\CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL~regout\) # ((\CPU|CONTROL_BLOCK|curr_state.ALU_SBR~regout\) # (\CPU|CONTROL_BLOCK|curr_state.ALU_NEG~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.ALU_AND~regout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.ALU_SBR~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.ALU_NEG~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr8~0_combout\);

-- Location: LCCOMB_X29_Y15_N30
\CPU|CONTROL_BLOCK|WideOr9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr9~1_combout\ = (!\CPU|CONTROL_BLOCK|curr_state.ALU_ZER~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\ & (\CPU|CONTROL_BLOCK|WideOr2~2_combout\ & !\CPU|CONTROL_BLOCK|curr_state.ALU_SBL~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.ALU_ZER~regout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\,
	datac => \CPU|CONTROL_BLOCK|WideOr2~2_combout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.ALU_SBL~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr9~1_combout\);

-- Location: LCCOMB_X28_Y15_N6
\CPU|CONTROL_BLOCK|WideOr8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr8~combout\ = (\CPU|CONTROL_BLOCK|WideOr8~0_combout\) # (!\CPU|CONTROL_BLOCK|WideOr9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|CONTROL_BLOCK|WideOr8~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr9~1_combout\,
	combout => \CPU|CONTROL_BLOCK|WideOr8~combout\);

-- Location: LCCOMB_X22_Y20_N12
\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~8_combout\ = \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0) $ (VCC)
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\ = CARRY(\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0),
	datad => VCC,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~8_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\);

-- Location: LCCOMB_X25_Y20_N4
\CPU|CONTROL_BLOCK|WideOr4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr4~combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\) # ((\CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\) # ((\CPU|CONTROL_BLOCK|curr_state.RET~regout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr4~combout\);

-- Location: LCCOMB_X22_Y20_N10
\CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr4~combout\ & \CPU|CONTROL_BLOCK|WideOr5~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr5~combout\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\);

-- Location: LCCOMB_X22_Y20_N4
\CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\ = \CPU|CONTROL_BLOCK|WideOr4~combout\ $ (\CPU|CONTROL_BLOCK|WideOr5~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr5~combout\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\);

-- Location: LCFF_X22_Y20_N13
\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~8_combout\,
	aclr => \CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\,
	ena => \CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0));

-- Location: LCCOMB_X23_Y20_N16
\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~0_combout\ = \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0) $ (VCC)
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~1\ = CARRY(\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0),
	datad => VCC,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~0_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~1\);

-- Location: LCCOMB_X23_Y20_N18
\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~2_combout\ = (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~1\)) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~1\) # (GND)))
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~3\ = CARRY((!\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~1\) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~1\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~2_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~3\);

-- Location: LCCOMB_X24_Y20_N2
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~2_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~2_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~1_combout\);

-- Location: LCCOMB_X22_Y20_N14
\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~10_combout\ = (\CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\)) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\) # (GND))))) # 
-- (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\ & VCC)) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\))))
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~11\ = CARRY((\CPU|CONTROL_BLOCK|WideOr4~combout\ & ((!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1)))) # (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & !\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~10_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~11\);

-- Location: LCFF_X22_Y20_N15
\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~10_combout\,
	aclr => \CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\,
	ena => \CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1));

-- Location: LCCOMB_X22_Y20_N16
\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~12_combout\ = ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) $ (\CPU|CONTROL_BLOCK|WideOr4~combout\ $ 
-- (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~11\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\ = CARRY((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) & ((!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~11\) # 
-- (!\CPU|CONTROL_BLOCK|WideOr4~combout\))) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) & (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & !\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2),
	datab => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~11\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~12_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\);

-- Location: LCFF_X22_Y20_N17
\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~12_combout\,
	aclr => \CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\,
	ena => \CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2));

-- Location: LCCOMB_X23_Y20_N20
\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~4_combout\ = (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~3\ $ (GND))) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) & (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~3\ & VCC))
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~5\ = CARRY((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) & !\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~3\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~4_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~5\);

-- Location: LCCOMB_X24_Y20_N8
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~0_combout\ = (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0) & (\CPU|CONTROL_BLOCK|WideOr5~combout\ $ (VCC))) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0) & 
-- (\CPU|CONTROL_BLOCK|WideOr5~combout\ & VCC))
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\ = CARRY((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0) & \CPU|CONTROL_BLOCK|WideOr5~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0),
	datab => \CPU|CONTROL_BLOCK|WideOr5~combout\,
	datad => VCC,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~0_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\);

-- Location: LCCOMB_X24_Y20_N12
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~4_combout\ = ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) $ (\CPU|CONTROL_BLOCK|WideOr5~combout\ $ (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~3\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\ = CARRY((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) & ((\CPU|CONTROL_BLOCK|WideOr5~combout\) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~3\))) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) & (\CPU|CONTROL_BLOCK|WideOr5~combout\ & !\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2),
	datab => \CPU|CONTROL_BLOCK|WideOr5~combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~3\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~4_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\);

-- Location: LCCOMB_X24_Y20_N28
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~2_combout\ = (\CPU|CONTROL_BLOCK|WideOr4~combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~4_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~4_combout\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~2_combout\);

-- Location: LCCOMB_X22_Y20_N18
\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~14_combout\ = (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & ((\CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\)) # (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\ & VCC)))) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & ((\CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\) # (GND))) # (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\))))
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~15\ = CARRY((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & (\CPU|CONTROL_BLOCK|WideOr4~combout\ & !\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\)) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & ((\CPU|CONTROL_BLOCK|WideOr4~combout\) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3),
	datab => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~14_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~15\);

-- Location: LCFF_X22_Y20_N19
\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~14_combout\,
	aclr => \CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\,
	ena => \CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3));

-- Location: LCCOMB_X23_Y20_N22
\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~6_combout\ = (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~5\)) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~5\) # (GND)))
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~7\ = CARRY((!\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~5\) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~5\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~6_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~7\);

-- Location: LCCOMB_X24_Y20_N14
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~6_combout\ = (\CPU|CONTROL_BLOCK|WideOr5~combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\ & VCC)) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\)))) # (!\CPU|CONTROL_BLOCK|WideOr5~combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\)) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\) # (GND)))))
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~7\ = CARRY((\CPU|CONTROL_BLOCK|WideOr5~combout\ & (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & !\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\)) # (!\CPU|CONTROL_BLOCK|WideOr5~combout\ & 
-- ((!\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr5~combout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~6_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~7\);

-- Location: LCCOMB_X24_Y20_N30
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~3_combout\ = (\CPU|CONTROL_BLOCK|WideOr4~combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~6_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~6_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~6_combout\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~3_combout\);

-- Location: LCCOMB_X23_Y20_N24
\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~8_combout\ = (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~7\ $ (GND))) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) & (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~7\ & VCC))
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~9\ = CARRY((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) & !\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~7\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~8_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~9\);

-- Location: LCCOMB_X24_Y20_N24
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~4_combout\ = (\CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~8_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~8_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~8_combout\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~4_combout\);

-- Location: LCCOMB_X23_Y20_N26
\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~10_combout\ = (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~9\)) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~9\) # (GND)))
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~11\ = CARRY((!\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~9\) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~9\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~10_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~11\);

-- Location: LCCOMB_X24_Y20_N18
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~10_combout\ = (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & ((\CPU|CONTROL_BLOCK|WideOr5~combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\ & VCC)) # (!\CPU|CONTROL_BLOCK|WideOr5~combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\)))) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & ((\CPU|CONTROL_BLOCK|WideOr5~combout\ & (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\)) # (!\CPU|CONTROL_BLOCK|WideOr5~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\) # (GND)))))
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~11\ = CARRY((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & (!\CPU|CONTROL_BLOCK|WideOr5~combout\ & !\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\)) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & ((!\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\) # (!\CPU|CONTROL_BLOCK|WideOr5~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5),
	datab => \CPU|CONTROL_BLOCK|WideOr5~combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~10_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~11\);

-- Location: LCCOMB_X24_Y20_N26
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~5_combout\ = (\CPU|CONTROL_BLOCK|WideOr4~combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~10_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~10_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~10_combout\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~5_combout\);

-- Location: LCCOMB_X22_Y20_N24
\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~20_combout\ = ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) $ (\CPU|CONTROL_BLOCK|WideOr4~combout\ $ 
-- (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~19\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~21\ = CARRY((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) & ((!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~19\) # 
-- (!\CPU|CONTROL_BLOCK|WideOr4~combout\))) # (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) & (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & !\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6),
	datab => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~19\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~20_combout\,
	cout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~21\);

-- Location: LCFF_X22_Y20_N25
\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~20_combout\,
	aclr => \CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\,
	ena => \CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6));

-- Location: LCCOMB_X24_Y20_N4
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~6_combout\ = (\CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~12_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- (\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~12_combout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~12_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~6_combout\);

-- Location: LCCOMB_X24_Y20_N22
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~14_combout\ = \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7) $ (\CPU|CONTROL_BLOCK|WideOr5~combout\ $ (\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7),
	datab => \CPU|CONTROL_BLOCK|WideOr5~combout\,
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~13\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~14_combout\);

-- Location: LCCOMB_X24_Y20_N6
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~7_combout\ = (\CPU|CONTROL_BLOCK|WideOr4~combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[15]~14_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[15]~14_combout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~14_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~7_combout\);

-- Location: LCCOMB_X25_Y20_N2
\CPU|CONTROL_BLOCK|WideOr15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr15~0_combout\ = ((!\CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.BRANCH~regout\ & !\CPU|CONTROL_BLOCK|curr_state.RET~regout\))) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.BRANCH~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr15~0_combout\);

-- Location: LCCOMB_X25_Y20_N12
\CPU|CONTROL_BLOCK|WideOr15\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr15~combout\ = (\CPU|CONTROL_BLOCK|WideOr15~0_combout\) # (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|WideOr15~0_combout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr15~combout\);

-- Location: LCCOMB_X31_Y17_N12
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0_combout\ = (\CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\CPU|CONTROL_BLOCK|WideOr15~combout\) # (\cpu_readdata[1]~11_combout\)))) # (!\CPU|CONTROL_BLOCK|Selector2~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1) & (!\CPU|CONTROL_BLOCK|WideOr15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1),
	datac => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datad => \cpu_readdata[1]~11_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0_combout\);

-- Location: LCCOMB_X31_Y17_N30
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0_combout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(1)))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1))))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1),
	datab => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(1),
	datad => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~1_combout\);

-- Location: LCCOMB_X31_Y17_N16
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2_combout\);

-- Location: LCCOMB_X25_Y17_N0
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~15_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2_combout\ $ (VCC))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2_combout\ & VCC))
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~16\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2_combout\ & \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2_combout\,
	datad => VCC,
	combout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~15_combout\,
	cout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~16\);

-- Location: LCCOMB_X25_Y17_N2
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~17_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1_combout\ & (((!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~16\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1_combout\ & 
-- ((\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~16\) # (GND))) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~16\))))
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~18\ = CARRY(((!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1_combout\ & \CPU|CONTROL_BLOCK|curr_state.RESET~regout\)) # (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1_combout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~16\,
	combout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~17_combout\,
	cout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~18\);

-- Location: LCFF_X25_Y17_N3
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~17_combout\,
	ena => \CPU|CONTROL_BLOCK|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(2));

-- Location: LCCOMB_X27_Y25_N18
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\CPU|CONTROL_BLOCK|WideOr17~combout\) # ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2))))) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(2),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0_combout\);

-- Location: LCCOMB_X27_Y25_N28
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0_combout\ & (((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2)) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0_combout\ & 
-- (\cpu_readdata[2]~13_combout\ & (\CPU|CONTROL_BLOCK|WideOr17~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~13_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1_combout\);

-- Location: LCCOMB_X27_Y25_N24
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux13~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(2))) # (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datab => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(2),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2),
	combout => \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux13~0_combout\);

-- Location: LCCOMB_X25_Y17_N4
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~19_combout\ = (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~18\ & (((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))) # 
-- (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~18\ & ((((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))))
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~20\ = CARRY((!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~18\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1_combout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~18\,
	combout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~19_combout\,
	cout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~20\);

-- Location: LCFF_X25_Y17_N5
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~19_combout\,
	ena => \CPU|CONTROL_BLOCK|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(3));

-- Location: LCCOMB_X27_Y19_N0
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux12~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(3))) # (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(3),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3),
	combout => \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux12~0_combout\);

-- Location: LCCOMB_X25_Y17_N6
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~21_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1_combout\ & (((!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~20\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1_combout\ & 
-- ((\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~20\) # (GND))) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~20\))))
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~22\ = CARRY(((!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1_combout\ & \CPU|CONTROL_BLOCK|curr_state.RESET~regout\)) # (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1_combout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~20\,
	combout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~21_combout\,
	cout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~22\);

-- Location: LCFF_X25_Y17_N7
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~21_combout\,
	ena => \CPU|CONTROL_BLOCK|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(4));

-- Location: LCCOMB_X27_Y20_N28
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux11~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(4))) # (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(4),
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4),
	datad => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux11~0_combout\);

-- Location: LCCOMB_X28_Y17_N26
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux10~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(5))) # (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(5),
	datab => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5),
	combout => \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux10~0_combout\);

-- Location: LCCOMB_X25_Y17_N10
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~25_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1_combout\ & (((!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~24\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1_combout\ & 
-- ((\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~24\) # (GND))) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~24\))))
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~26\ = CARRY(((!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1_combout\ & \CPU|CONTROL_BLOCK|curr_state.RESET~regout\)) # (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1_combout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~24\,
	combout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~25_combout\,
	cout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~26\);

-- Location: LCFF_X25_Y17_N11
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~25_combout\,
	ena => \CPU|CONTROL_BLOCK|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(6));

-- Location: LCCOMB_X28_Y15_N16
\CPU|CONTROL_BLOCK|WideOr9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr9~2_combout\ = (!\CPU|CONTROL_BLOCK|curr_state.ALU_SAL~regout\ & (\CPU|CONTROL_BLOCK|WideOr9~1_combout\ & (!\CPU|CONTROL_BLOCK|curr_state.ALU_POS~regout\ & !\CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.ALU_SAL~regout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~1_combout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.ALU_POS~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr9~2_combout\);

-- Location: LCCOMB_X28_Y15_N28
\CPU|CONTROL_BLOCK|WideOr9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr9~4_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~2_combout\ & (((\CPU|CONTROL_BLOCK|curr_state.ALU_NEG~regout\) # (!\CPU|CONTROL_BLOCK|WideOr9~0_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~3_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.ALU_NEG~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr9~4_combout\);

-- Location: LCCOMB_X28_Y15_N8
\CPU|OPERATIVE_BLOCK|ALU|Mux1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ = (\CPU|CONTROL_BLOCK|WideOr7~combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # ((\CPU|CONTROL_BLOCK|WideOr8~0_combout\) # (!\CPU|CONTROL_BLOCK|WideOr9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr8~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr9~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\);

-- Location: LCCOMB_X27_Y18_N26
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~1_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & (((\CPU|CONTROL_BLOCK|WideOr11~0_combout\) # (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\)))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & 
-- (!\CPU|CONTROL_BLOCK|WideOr12~combout\ & ((\CPU|CONTROL_BLOCK|WideOr11~0_combout\) # (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datab => \CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr11~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~1_combout\);

-- Location: LCCOMB_X28_Y15_N22
\CPU|OPERATIVE_BLOCK|ALU|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\ = ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (!\CPU|CONTROL_BLOCK|WideOr8~0_combout\ & \CPU|CONTROL_BLOCK|WideOr9~1_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr8~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr9~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\);

-- Location: LCCOMB_X25_Y20_N16
\CPU|CONTROL_BLOCK|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Selector2~0_combout\ = (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|CONTROL_BLOCK|curr_state.RESET~regout\) # (!\mode~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mode~combout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	combout => \CPU|CONTROL_BLOCK|Selector2~0_combout\);

-- Location: LCCOMB_X25_Y18_N26
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\CPU|CONTROL_BLOCK|Selector2~0_combout\) # (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(10))))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & 
-- (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10) & (!\CPU|CONTROL_BLOCK|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10),
	datab => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datac => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(10),
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0_combout\);

-- Location: LCCOMB_X25_Y18_N20
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0_combout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(10)) # ((!\CPU|CONTROL_BLOCK|Selector2~0_combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0_combout\ & 
-- (((\CPU|CONTROL_BLOCK|Selector2~0_combout\ & \cpu_readdata[10]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(10),
	datab => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0_combout\,
	datac => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \cpu_readdata[10]~29_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1_combout\);

-- Location: LCCOMB_X25_Y17_N12
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~27_combout\ = (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~26\ & (((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))) # 
-- (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~26\ & ((((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))))
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~28\ = CARRY((!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~26\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1_combout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~26\,
	combout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~27_combout\,
	cout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~28\);

-- Location: LCCOMB_X25_Y17_N14
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~29_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1_combout\ & (((!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~28\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1_combout\ & 
-- ((\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~28\) # (GND))) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~28\))))
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~30\ = CARRY(((!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1_combout\ & \CPU|CONTROL_BLOCK|curr_state.RESET~regout\)) # (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1_combout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~28\,
	combout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~29_combout\,
	cout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~30\);

-- Location: LCCOMB_X25_Y17_N16
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~31_combout\ = (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~30\ & (((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))) # 
-- (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~30\ & ((((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))))
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~32\ = CARRY((!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~30\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~30\,
	combout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~31_combout\,
	cout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~32\);

-- Location: LCCOMB_X25_Y17_N18
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~33_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1_combout\ & (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~32\)) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~32\) # (GND))))) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (((!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~32\))))
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~34\ = CARRY(((\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & !\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1_combout\)) # (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~32\,
	combout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~33_combout\,
	cout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~34\);

-- Location: LCFF_X25_Y17_N19
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~33_combout\,
	ena => \CPU|CONTROL_BLOCK|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(10));

-- Location: LCCOMB_X28_Y18_N28
\CPU|OPERATIVE_BLOCK|ALU|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux6~6_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10) & (\CPU|CONTROL_BLOCK|WideOr8~combout\ $ (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\))) # 
-- (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10) & (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10)) # 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011101001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10),
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux6~6_combout\);

-- Location: LCCOMB_X28_Y18_N22
\CPU|OPERATIVE_BLOCK|ALU|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux6~7_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux6~6_combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # ((\CPU|CONTROL_BLOCK|WideOr8~combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux6~6_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux6~7_combout\);

-- Location: LCCOMB_X28_Y18_N14
\CPU|OPERATIVE_BLOCK|ALU|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux6~3_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux6~7_combout\))))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\ & (((!\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux6~7_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux6~3_combout\);

-- Location: LCCOMB_X28_Y15_N20
\CPU|OPERATIVE_BLOCK|ALU|Mux1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # ((\CPU|CONTROL_BLOCK|WideOr7~0_combout\ & (!\CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\ & !\CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~0_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\);

-- Location: LCCOMB_X28_Y18_N8
\CPU|OPERATIVE_BLOCK|ALU|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux6~4_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux6~3_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux6~3_combout\ & 
-- (((!\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux6~3_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux6~4_combout\);

-- Location: LCCOMB_X27_Y18_N20
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (\CPU|CONTROL_BLOCK|WideOr11~0_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3)) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))) # 
-- (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3))) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr11~2_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3),
	datad => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~1_combout\);

-- Location: LCCOMB_X29_Y17_N10
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~1_combout\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\))) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & ((\cpu_readdata[3]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~1_combout\,
	datad => \cpu_readdata[3]~15_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\);

-- Location: LCCOMB_X27_Y18_N22
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~1_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12) & (((\CPU|CONTROL_BLOCK|WideOr11~0_combout\) # (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\)))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12) & 
-- (!\CPU|CONTROL_BLOCK|WideOr12~combout\ & ((\CPU|CONTROL_BLOCK|WideOr11~0_combout\) # (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12),
	datab => \CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr11~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~1_combout\);

-- Location: LCCOMB_X25_Y19_N4
\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\ & \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6),
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0_combout\);

-- Location: LCCOMB_X25_Y19_N16
\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~10_combout\ = (\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\ & VCC)) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\ & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\)))) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\)) # (!\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\) # (GND)))))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~11\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\ & !\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\)) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5_combout\ & ((!\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\) # (!\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~10_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~11\);

-- Location: LCCOMB_X25_Y19_N18
\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~12_combout\ = ((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6_combout\ $ (\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0_combout\ $ (!\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~11\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~13\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0_combout\) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~11\))) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0_combout\ & !\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~11\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~12_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~13\);

-- Location: LCCOMB_X25_Y19_N30
\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux0~0_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7),
	datac => \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux0~0_combout\);

-- Location: LCCOMB_X25_Y19_N20
\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[7]~14_combout\ = \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~7_combout\ $ (\CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~13\ $ (\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~7_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux0~0_combout\,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~13\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[7]~14_combout\);

-- Location: LCCOMB_X31_Y17_N8
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux14~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1)))) # (!\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1),
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1),
	datad => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux14~0_combout\);

-- Location: LCCOMB_X27_Y25_N26
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux13~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2)))) # (!\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2),
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2),
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux13~0_combout\);

-- Location: LCCOMB_X28_Y17_N4
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\CPU|CONTROL_BLOCK|WideOr18~combout\) # ((\cpu_readdata[3]~15_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & (!\CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(3),
	datad => \cpu_readdata[3]~15_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0_combout\);

-- Location: LCCOMB_X28_Y19_N0
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0_combout\ & ((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3))))) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3),
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1_combout\);

-- Location: LCCOMB_X27_Y18_N8
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3)))) # (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1_combout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\);

-- Location: LCCOMB_X27_Y17_N10
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (\CPU|CONTROL_BLOCK|WideOr11~0_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13)) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))) # 
-- (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13)) # ((!\CPU|CONTROL_BLOCK|WideOr12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr11~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13),
	datac => \CPU|CONTROL_BLOCK|WideOr12~combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~1_combout\);

-- Location: LCCOMB_X27_Y20_N16
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux11~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4)))) # (!\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4),
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4),
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux11~0_combout\);

-- Location: LCCOMB_X25_Y20_N8
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5)))) # (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1_combout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\);

-- Location: LCCOMB_X25_Y18_N4
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6)))) # (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1_combout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\);

-- Location: LCFF_X25_Y17_N15
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~29_combout\,
	ena => \CPU|CONTROL_BLOCK|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(8));

-- Location: LCCOMB_X27_Y17_N20
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8))) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8),
	datab => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(8),
	datad => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0_combout\);

-- Location: LCCOMB_X28_Y17_N14
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & (\CPU|CONTROL_BLOCK|WideOr18~combout\)) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10)))) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(10),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0_combout\);

-- Location: LCCOMB_X28_Y17_N24
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0_combout\ & (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(10))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0_combout\ & 
-- ((\cpu_readdata[10]~29_combout\))))) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(10),
	datad => \cpu_readdata[10]~29_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1_combout\);

-- Location: LCCOMB_X25_Y24_N24
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10)))) # (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1_combout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\);

-- Location: LCCOMB_X27_Y19_N18
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11)))) # (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1_combout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11),
	datad => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\);

-- Location: LCCOMB_X19_Y17_N22
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: M4K_X52_Y14
\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110222008080000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\,
	portbdatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\,
	portaaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\,
	portbaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\,
	portbdataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N14
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: LCCOMB_X19_Y17_N18
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\);

-- Location: LCFF_X24_Y16_N15
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LCCOMB_X25_Y18_N28
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux9~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6))) # (!\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6),
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux9~0_combout\);

-- Location: LCCOMB_X25_Y20_N10
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux8~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7)))) # (!\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7),
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7),
	datad => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux8~0_combout\);

-- Location: LCCOMB_X27_Y17_N28
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux7~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8))) # (!\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8),
	datab => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8),
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux7~0_combout\);

-- Location: LCCOMB_X27_Y20_N2
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux6~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9))) # (!\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9),
	datac => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9),
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y18_N12
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux5~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10)))) # (!\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10),
	datac => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10),
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux5~0_combout\);

-- Location: LCCOMB_X27_Y19_N22
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux4~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11))) # (!\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11),
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux4~0_combout\);

-- Location: LCCOMB_X30_Y21_N22
\CPU|OPERATIVE_BLOCK|ALU|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux4~7_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux4~6_combout\ & ((\CPU|CONTROL_BLOCK|WideOr8~combout\) # ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux4~6_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux4~7_combout\);

-- Location: LCCOMB_X30_Y21_N12
\CPU|OPERATIVE_BLOCK|ALU|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux4~3_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & 
-- (((\CPU|OPERATIVE_BLOCK|ALU|Mux4~7_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux4~7_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux4~3_combout\);

-- Location: LCCOMB_X30_Y21_N14
\CPU|OPERATIVE_BLOCK|ALU|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux4~4_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Mux4~3_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux4~3_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux4~3_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux4~3_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux4~4_combout\);

-- Location: LCCOMB_X27_Y18_N24
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~1_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & (((\CPU|CONTROL_BLOCK|WideOr11~0_combout\) # (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\)))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & 
-- (!\CPU|CONTROL_BLOCK|WideOr12~combout\ & ((\CPU|CONTROL_BLOCK|WideOr11~0_combout\) # (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11),
	datab => \CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr11~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~1_combout\);

-- Location: M4K_X26_Y4
\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\,
	portbdatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\,
	portaaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\,
	portbaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\,
	portbdataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N22
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(14),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\);

-- Location: LCFF_X24_Y16_N23
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

-- Location: LCCOMB_X24_Y16_N30
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(13),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: LCFF_X24_Y16_N31
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

-- Location: M4K_X26_Y18
\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\,
	portbdatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\,
	portaaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\,
	portbaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\,
	portbdataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N4
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(12),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: LCFF_X24_Y16_N5
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

-- Location: M4K_X26_Y2
\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110222000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\,
	portbdatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\,
	portaaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\,
	portbaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\,
	portbdataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N2
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(11),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\);

-- Location: LCFF_X24_Y16_N3
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LCCOMB_X27_Y17_N14
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux2~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13))) # (!\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13),
	datab => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13),
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux2~0_combout\);

-- Location: M4K_X26_Y20
\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y21_N26
\CPU|OPERATIVE_BLOCK|ALU|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux2~3_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux2~3_combout\);

-- Location: LCCOMB_X30_Y17_N14
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14)) # (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\)))) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14) & ((!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14),
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0_combout\);

-- Location: LCCOMB_X30_Y17_N0
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~1_combout\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0_combout\ & 
-- ((\cpu_readdata[14]~35_combout\))))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~1_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0_combout\,
	datad => \cpu_readdata[14]~35_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\);

-- Location: LCCOMB_X27_Y21_N4
\CPU|OPERATIVE_BLOCK|ALU|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux2~6_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) & (\CPU|CONTROL_BLOCK|WideOr8~combout\ $ (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\))) # 
-- (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) & (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14)) # 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011101001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux2~6_combout\);

-- Location: LCCOMB_X27_Y21_N22
\CPU|OPERATIVE_BLOCK|ALU|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux2~7_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux2~6_combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # ((\CPU|CONTROL_BLOCK|WideOr8~combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux2~6_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux2~7_combout\);

-- Location: LCCOMB_X27_Y21_N28
\CPU|OPERATIVE_BLOCK|ALU|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux2~4_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux2~3_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~23_combout\) # ((!\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux2~3_combout\ & 
-- (((\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ & \CPU|OPERATIVE_BLOCK|ALU|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux1~23_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux2~3_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux2~7_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux2~4_combout\);

-- Location: LCCOMB_X30_Y20_N24
\CPU|OPERATIVE_BLOCK|ALU|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~24_combout\ = ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ $ (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12) $ (!\CPU|OPERATIVE_BLOCK|ALU|Add0~23\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~25\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12)) # (!\CPU|OPERATIVE_BLOCK|ALU|Add0~23\))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12) & !\CPU|OPERATIVE_BLOCK|ALU|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|Add0~23\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Add0~24_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|Add0~25\);

-- Location: LCCOMB_X30_Y20_N26
\CPU|OPERATIVE_BLOCK|ALU|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~26_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & (\CPU|OPERATIVE_BLOCK|ALU|Add0~25\ & VCC)) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & 
-- (!\CPU|OPERATIVE_BLOCK|ALU|Add0~25\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & (!\CPU|OPERATIVE_BLOCK|ALU|Add0~25\)) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Add0~25\) # (GND)))))
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~27\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & !\CPU|OPERATIVE_BLOCK|ALU|Add0~25\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & 
-- ((!\CPU|OPERATIVE_BLOCK|ALU|Add0~25\) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|Add0~25\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Add0~26_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|Add0~27\);

-- Location: LCCOMB_X30_Y20_N28
\CPU|OPERATIVE_BLOCK|ALU|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~28_combout\ = ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ $ (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) $ (!\CPU|OPERATIVE_BLOCK|ALU|Add0~27\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~29\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14)) # (!\CPU|OPERATIVE_BLOCK|ALU|Add0~27\))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) & !\CPU|OPERATIVE_BLOCK|ALU|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|Add0~27\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Add0~28_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|Add0~29\);

-- Location: LCCOMB_X30_Y18_N26
\CPU|OPERATIVE_BLOCK|ALU|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux2~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & (((\CPU|CONTROL_BLOCK|WideOr9~4_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Add0~28_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Add0~28_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux2~0_combout\);

-- Location: LCCOMB_X27_Y25_N4
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux0~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15)))) # (!\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15),
	datac => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux0~0_combout\);

-- Location: M4K_X26_Y19
\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \CPU|OPERATIVE_BLOCK|DATA_STACK|wren_sig~combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_writedata[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_writedata(7),
	combout => \ext_writedata~combout\(7));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_address[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_address(0),
	combout => \ext_address~combout\(0));

-- Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_address[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_address(1),
	combout => \ext_address~combout\(1));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_address[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_address(2),
	combout => \ext_address~combout\(2));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_address[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_address(3),
	combout => \ext_address~combout\(3));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_address[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_address(4),
	combout => \ext_address~combout\(4));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_address[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_address(5),
	combout => \ext_address~combout\(5));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_address[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_address(6),
	combout => \ext_address~combout\(6));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_address[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_address(7),
	combout => \ext_address~combout\(7));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_address[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_address(8),
	combout => \ext_address~combout\(8));

-- Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_address[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_address(9),
	combout => \ext_address~combout\(9));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_address[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_address(10),
	combout => \ext_address~combout\(10));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_address[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_address(11),
	combout => \ext_address~combout\(11));

-- Location: M4K_X26_Y27
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y19_N16
\cpu_readdata[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[7]~22_combout\ = (\cpu_readdata[2]~3_combout\ & ((\cpu_readdata[2]~2_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39~portadataout\)))) # (!\cpu_readdata[2]~3_combout\ & (!\cpu_readdata[2]~2_combout\ & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~3_combout\,
	datab => \cpu_readdata[2]~2_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39~portadataout\,
	combout => \cpu_readdata[7]~22_combout\);

-- Location: M4K_X26_Y13
\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110222000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\,
	portbdatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\,
	portaaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\,
	portbaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\,
	portbdataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N26
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: LCFF_X24_Y16_N27
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: M4K_X52_Y17
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N24
\cpu_readdata[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[7]~23_combout\ = (\cpu_readdata[2]~2_combout\ & ((\cpu_readdata[7]~22_combout\ & (\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(7))) # (!\cpu_readdata[7]~22_combout\ & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23~portadataout\))))) # (!\cpu_readdata[2]~2_combout\ & (\cpu_readdata[7]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~2_combout\,
	datab => \cpu_readdata[7]~22_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23~portadataout\,
	combout => \cpu_readdata[7]~23_combout\);

-- Location: LCCOMB_X30_Y17_N22
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & (((\cpu_readdata[7]~23_combout\) # (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7) & ((!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datac => \cpu_readdata[7]~23_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0_combout\);

-- Location: LCCOMB_X30_Y17_N16
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~1_combout\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7)))))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~1_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7),
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\);

-- Location: LCCOMB_X27_Y18_N18
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr12~combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0)) # ((!\CPU|CONTROL_BLOCK|WideOr11~0_combout\ & \CPU|CONTROL_BLOCK|WideOr11~2_combout\)))) # 
-- (!\CPU|CONTROL_BLOCK|WideOr12~combout\ & (((\CPU|CONTROL_BLOCK|WideOr11~0_combout\) # (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0),
	datab => \CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr11~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~1_combout\);

-- Location: LCCOMB_X31_Y19_N2
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\) # ((\cpu_readdata[0]~9_combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datac => \cpu_readdata[0]~9_combout\,
	datad => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0_combout\);

-- Location: LCCOMB_X31_Y19_N20
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~1_combout\))) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0_combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0))))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0),
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~1_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\);

-- Location: LCCOMB_X30_Y19_N16
\CPU|OPERATIVE_BLOCK|ALU|sub[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[0]~0_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0) & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\ $ (VCC))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\) # 
-- (GND)))
-- \CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\,
	datad => VCC,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[0]~0_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\);

-- Location: LCCOMB_X30_Y19_N18
\CPU|OPERATIVE_BLOCK|ALU|sub[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[1]~2_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\) # (GND))))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\ & VCC)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\))))
-- \CPU|OPERATIVE_BLOCK|ALU|sub[1]~3\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & ((!\CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[1]~2_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|sub[1]~3\);

-- Location: LCCOMB_X30_Y19_N20
\CPU|OPERATIVE_BLOCK|ALU|sub[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[2]~4_combout\ = ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ $ (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) $ (\CPU|OPERATIVE_BLOCK|ALU|sub[1]~3\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ & ((!\CPU|OPERATIVE_BLOCK|ALU|sub[1]~3\) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) & !\CPU|OPERATIVE_BLOCK|ALU|sub[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|sub[1]~3\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[2]~4_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\);

-- Location: LCCOMB_X30_Y19_N22
\CPU|OPERATIVE_BLOCK|ALU|sub[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[3]~6_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\) # (GND))))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\ & VCC)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\))))
-- \CPU|OPERATIVE_BLOCK|ALU|sub[3]~7\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & ((!\CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[3]~6_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|sub[3]~7\);

-- Location: LCCOMB_X30_Y19_N24
\CPU|OPERATIVE_BLOCK|ALU|sub[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[4]~8_combout\ = ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4) $ (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ $ (\CPU|OPERATIVE_BLOCK|ALU|sub[3]~7\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4) & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|sub[3]~7\)) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4) & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|sub[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|sub[3]~7\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[4]~8_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\);

-- Location: LCCOMB_X30_Y19_N28
\CPU|OPERATIVE_BLOCK|ALU|sub[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[6]~12_combout\ = ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) $ (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ $ (\CPU|OPERATIVE_BLOCK|ALU|sub[5]~11\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|sub[5]~11\)) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|sub[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|sub[5]~11\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[6]~12_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\);

-- Location: LCCOMB_X30_Y19_N30
\CPU|OPERATIVE_BLOCK|ALU|sub[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[7]~14_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\) # (GND))))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\ & VCC)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\))))
-- \CPU|OPERATIVE_BLOCK|ALU|sub[7]~15\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & ((!\CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[7]~14_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|sub[7]~15\);

-- Location: LCCOMB_X30_Y18_N0
\CPU|OPERATIVE_BLOCK|ALU|sub[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[8]~16_combout\ = ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8) $ (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\ $ (\CPU|OPERATIVE_BLOCK|ALU|sub[7]~15\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8) & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|sub[7]~15\)) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8) & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|sub[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|sub[7]~15\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[8]~16_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\);

-- Location: LCCOMB_X30_Y18_N2
\CPU|OPERATIVE_BLOCK|ALU|sub[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[9]~18_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\) # (GND))))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\ & VCC)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\))))
-- \CPU|OPERATIVE_BLOCK|ALU|sub[9]~19\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & ((!\CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[9]~18_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|sub[9]~19\);

-- Location: LCCOMB_X30_Y18_N4
\CPU|OPERATIVE_BLOCK|ALU|sub[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[10]~20_combout\ = ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ $ (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10) $ (\CPU|OPERATIVE_BLOCK|ALU|sub[9]~19\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ & ((!\CPU|OPERATIVE_BLOCK|ALU|sub[9]~19\) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10) & !\CPU|OPERATIVE_BLOCK|ALU|sub[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|sub[9]~19\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[10]~20_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\);

-- Location: LCCOMB_X30_Y18_N6
\CPU|OPERATIVE_BLOCK|ALU|sub[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[11]~22_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & (!\CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\)) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & 
-- (\CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\ & VCC)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & ((\CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\) # (GND))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & 
-- (!\CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\))))
-- \CPU|OPERATIVE_BLOCK|ALU|sub[11]~23\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & !\CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11)) # (!\CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[11]~22_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|sub[11]~23\);

-- Location: LCCOMB_X30_Y18_N8
\CPU|OPERATIVE_BLOCK|ALU|sub[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[12]~24_combout\ = ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ $ (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12) $ (\CPU|OPERATIVE_BLOCK|ALU|sub[11]~23\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ & ((!\CPU|OPERATIVE_BLOCK|ALU|sub[11]~23\) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12) & !\CPU|OPERATIVE_BLOCK|ALU|sub[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|sub[11]~23\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[12]~24_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\);

-- Location: LCCOMB_X30_Y18_N12
\CPU|OPERATIVE_BLOCK|ALU|sub[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[14]~28_combout\ = ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) $ (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ $ (\CPU|OPERATIVE_BLOCK|ALU|sub[13]~27\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|sub[13]~27\)) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|sub[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|sub[13]~27\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[14]~28_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\);

-- Location: LCCOMB_X30_Y18_N20
\CPU|OPERATIVE_BLOCK|ALU|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux2~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux2~0_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux2~0_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|sub[14]~28_combout\))))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux2~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|sub[14]~28_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux2~1_combout\);

-- Location: LCCOMB_X28_Y21_N12
\CPU|OPERATIVE_BLOCK|ALU|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux2~2_combout\ = (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|CONTROL_BLOCK|WideOr7~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux2~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux2~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux2~2_combout\);

-- Location: LCCOMB_X28_Y21_N26
\CPU|OPERATIVE_BLOCK|ALU|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux2~5_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux2~2_combout\) # ((\CPU|CONTROL_BLOCK|WideOr6~combout\ & \CPU|OPERATIVE_BLOCK|ALU|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux2~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux2~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux2~5_combout\);

-- Location: LCFF_X28_Y21_N27
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|ALU|Mux2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14));

-- Location: LCCOMB_X25_Y18_N14
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux1~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14))) # (!\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux1~0_combout\);

-- Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_writedata[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_writedata(11),
	combout => \ext_writedata~combout\(11));

-- Location: LCCOMB_X30_Y15_N6
\cpu_readdata[11]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[11]~31_combout\ = (\cpu_readdata[11]~30_combout\ & (((\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(11))) # (!\cpu_readdata[2]~2_combout\))) # (!\cpu_readdata[11]~30_combout\ & (\cpu_readdata[2]~2_combout\ & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[11]~30_combout\,
	datab => \cpu_readdata[2]~2_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27~portadataout\,
	combout => \cpu_readdata[11]~31_combout\);

-- Location: LCCOMB_X30_Y18_N18
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~1_combout\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0_combout\ 
-- & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & ((\cpu_readdata[11]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~1_combout\,
	datad => \cpu_readdata[11]~31_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\);

-- Location: LCCOMB_X30_Y20_N10
\CPU|OPERATIVE_BLOCK|ALU|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~10_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Add0~9\ & VCC)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|ALU|Add0~9\)))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|Add0~9\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Add0~9\) # (GND)))))
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~11\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|Add0~9\)) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & 
-- ((!\CPU|OPERATIVE_BLOCK|ALU|Add0~9\) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|Add0~9\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Add0~10_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|Add0~11\);

-- Location: LCCOMB_X30_Y20_N12
\CPU|OPERATIVE_BLOCK|ALU|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~12_combout\ = ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) $ (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ $ (!\CPU|OPERATIVE_BLOCK|ALU|Add0~11\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~13\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|Add0~11\))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|Add0~11\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Add0~12_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|Add0~13\);

-- Location: LCCOMB_X30_Y20_N14
\CPU|OPERATIVE_BLOCK|ALU|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~14_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Add0~13\ & VCC)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|ALU|Add0~13\)))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|Add0~13\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Add0~13\) # (GND)))))
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~15\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|Add0~13\)) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & 
-- ((!\CPU|OPERATIVE_BLOCK|ALU|Add0~13\) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|Add0~13\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Add0~14_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|Add0~15\);

-- Location: LCCOMB_X30_Y20_N16
\CPU|OPERATIVE_BLOCK|ALU|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~16_combout\ = ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8) $ (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\ $ (!\CPU|OPERATIVE_BLOCK|ALU|Add0~15\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~17\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|Add0~15\))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8) & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|Add0~15\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Add0~16_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|Add0~17\);

-- Location: LCCOMB_X30_Y20_N22
\CPU|OPERATIVE_BLOCK|ALU|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~22_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Add0~21\ & VCC)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|ALU|Add0~21\)))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|Add0~21\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Add0~21\) # (GND)))))
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~23\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|Add0~21\)) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & 
-- ((!\CPU|OPERATIVE_BLOCK|ALU|Add0~21\) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|Add0~21\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Add0~22_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|Add0~23\);

-- Location: LCCOMB_X30_Y21_N30
\CPU|OPERATIVE_BLOCK|ALU|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux4~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & (((\CPU|CONTROL_BLOCK|WideOr9~4_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Add0~24_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Add0~24_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux4~0_combout\);

-- Location: LCCOMB_X30_Y21_N0
\CPU|OPERATIVE_BLOCK|ALU|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux4~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux4~0_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux4~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|ALU|sub[12]~24_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux4~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|sub[12]~24_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux4~1_combout\);

-- Location: LCCOMB_X30_Y21_N10
\CPU|OPERATIVE_BLOCK|ALU|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux4~2_combout\ = (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|CONTROL_BLOCK|WideOr7~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux4~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux4~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux4~2_combout\);

-- Location: LCCOMB_X30_Y21_N16
\CPU|OPERATIVE_BLOCK|ALU|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux4~2_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Mux4~4_combout\ & \CPU|CONTROL_BLOCK|WideOr6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux4~4_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux4~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\);

-- Location: LCFF_X30_Y21_N9
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12));

-- Location: LCCOMB_X27_Y20_N12
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux3~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12))) # (!\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12),
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12),
	datac => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux3~0_combout\);

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_writedata[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_writedata(9),
	combout => \ext_writedata~combout\(9));

-- Location: M4K_X26_Y5
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y18_N0
\cpu_readdata[9]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[9]~27_combout\ = (\cpu_readdata[9]~26_combout\ & (((\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(9))) # (!\cpu_readdata[2]~2_combout\))) # (!\cpu_readdata[9]~26_combout\ & (\cpu_readdata[2]~2_combout\ & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[9]~26_combout\,
	datab => \cpu_readdata[2]~2_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25~portadataout\,
	combout => \cpu_readdata[9]~27_combout\);

-- Location: LCCOMB_X25_Y17_N30
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\cpu_readdata[9]~27_combout\) # ((\CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(9) & 
-- !\CPU|CONTROL_BLOCK|WideOr18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datab => \cpu_readdata[9]~27_combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(9),
	datad => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0_combout\);

-- Location: LCCOMB_X29_Y18_N26
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[9]~feeder_combout\ = \cpu_readdata[9]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_readdata[9]~27_combout\,
	combout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[9]~feeder_combout\);

-- Location: LCFF_X29_Y18_N27
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[9]~feeder_combout\,
	ena => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(9));

-- Location: LCCOMB_X27_Y20_N26
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0_combout\ & (((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(9)) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & (\CPU|CONTROL_BLOCK|WideOr18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(9),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1_combout\);

-- Location: LCCOMB_X27_Y20_N4
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9)))) # (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1_combout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\);

-- Location: M4K_X26_Y21
\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110222081010000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\,
	portbdatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\,
	portaaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\,
	portbaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\,
	portbdataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N12
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: LCFF_X24_Y16_N13
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_writedata[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_writedata(8),
	combout => \ext_writedata~combout\(8));

-- Location: M4K_X52_Y22
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y18_N28
\cpu_readdata[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[8]~25_combout\ = (\cpu_readdata[8]~24_combout\ & (((\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(8))) # (!\cpu_readdata[2]~3_combout\))) # (!\cpu_readdata[8]~24_combout\ & (\cpu_readdata[2]~3_combout\ & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[8]~24_combout\,
	datab => \cpu_readdata[2]~3_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40~portadataout\,
	combout => \cpu_readdata[8]~25_combout\);

-- Location: LCCOMB_X27_Y17_N22
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0_combout\ & (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(8))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0_combout\ & 
-- ((\cpu_readdata[8]~25_combout\))))) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(8),
	datab => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0_combout\,
	datad => \cpu_readdata[8]~25_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1_combout\);

-- Location: LCCOMB_X27_Y17_N0
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8)))) # (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1_combout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\);

-- Location: M4K_X13_Y17
\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DFEFEEFDDDF76F6ED7F",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\,
	portbdatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\,
	portaaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\,
	portbaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\,
	portbdataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N20
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(15),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\);

-- Location: LCFF_X24_Y16_N21
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_writedata[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_writedata(15),
	combout => \ext_writedata~combout\(15));

-- Location: LCCOMB_X29_Y17_N12
\cpu_readdata[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[15]~33_combout\ = (\cpu_readdata[15]~32_combout\ & ((\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(15)) # ((!\cpu_readdata[2]~2_combout\)))) # (!\cpu_readdata[15]~32_combout\ & (((\cpu_readdata[2]~2_combout\ & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[15]~32_combout\,
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datac => \cpu_readdata[2]~2_combout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31~portadataout\,
	combout => \cpu_readdata[15]~33_combout\);

-- Location: LCCOMB_X27_Y25_N0
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\CPU|CONTROL_BLOCK|Selector2~0_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\CPU|CONTROL_BLOCK|Selector2~0_combout\ & 
-- ((\cpu_readdata[15]~33_combout\))) # (!\CPU|CONTROL_BLOCK|Selector2~0_combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15),
	datac => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \cpu_readdata[15]~33_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0_combout\);

-- Location: LCCOMB_X29_Y17_N6
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[15]~feeder_combout\ = \cpu_readdata[15]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_readdata[15]~33_combout\,
	combout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[15]~feeder_combout\);

-- Location: LCFF_X29_Y17_N7
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[15]~feeder_combout\,
	ena => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(15));

-- Location: LCCOMB_X27_Y25_N10
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0_combout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(15)))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(15))))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(15),
	datad => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(15),
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~1_combout\);

-- Location: LCCOMB_X27_Y25_N12
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~2_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~1_combout\))) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (\CPU|CONTROL_BLOCK|Selector2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~2_combout\);

-- Location: LCCOMB_X25_Y17_N20
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~35_combout\ = (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~34\ & (((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))) # 
-- (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~34\ & ((((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))))
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~36\ = CARRY((!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~34\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~34\,
	combout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~35_combout\,
	cout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~36\);

-- Location: LCCOMB_X25_Y17_N22
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~37_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1_combout\ & (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~36\)) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1_combout\ 
-- & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~36\) # (GND))))) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (((!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~36\))))
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~38\ = CARRY(((\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & !\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1_combout\)) # (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~36\,
	combout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~37_combout\,
	cout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~38\);

-- Location: LCCOMB_X25_Y17_N24
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~39_combout\ = (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~38\ & (((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))) # 
-- (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~38\ & ((((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))))
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~40\ = CARRY((!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~38\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1_combout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~38\,
	combout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~39_combout\,
	cout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~40\);

-- Location: LCFF_X25_Y17_N25
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~39_combout\,
	ena => \CPU|CONTROL_BLOCK|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(13));

-- Location: LCCOMB_X27_Y17_N30
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0_combout\ = (\CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\cpu_readdata[13]~7_combout\) # ((\CPU|CONTROL_BLOCK|WideOr15~combout\)))) # (!\CPU|CONTROL_BLOCK|Selector2~0_combout\ & 
-- (((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13) & !\CPU|CONTROL_BLOCK|WideOr15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[13]~7_combout\,
	datab => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13),
	datad => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0_combout\);

-- Location: LCCOMB_X27_Y17_N8
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0_combout\ & (((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(13)) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(13) & ((\CPU|CONTROL_BLOCK|WideOr15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(13),
	datab => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(13),
	datac => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1_combout\);

-- Location: LCCOMB_X25_Y17_N26
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~42_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1_combout\ & (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~40\)) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1_combout\ 
-- & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~40\) # (GND))))) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (((!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~40\))))
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~43\ = CARRY(((\CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & !\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1_combout\)) # (!\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~40\,
	combout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~42_combout\,
	cout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~43\);

-- Location: LCCOMB_X25_Y17_N28
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]~44_combout\ = \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~43\ $ (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~2_combout\,
	cin => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~43\,
	combout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]~44_combout\);

-- Location: LCFF_X25_Y17_N29
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]~44_combout\,
	ena => \CPU|CONTROL_BLOCK|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(15));

-- Location: LCCOMB_X27_Y25_N22
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux0~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(15))) # (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datab => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(15),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	combout => \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux0~0_combout\);

-- Location: LCCOMB_X25_Y20_N26
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7)))) # (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1_combout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\);

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_writedata[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_writedata(14),
	combout => \ext_writedata~combout\(14));

-- Location: M4K_X26_Y34
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N2
\cpu_readdata[14]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[14]~35_combout\ = (\cpu_readdata[14]~34_combout\ & (((\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(14))) # (!\cpu_readdata[2]~3_combout\))) # (!\cpu_readdata[14]~34_combout\ & (\cpu_readdata[2]~3_combout\ & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[14]~34_combout\,
	datab => \cpu_readdata[2]~3_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46~portadataout\,
	combout => \cpu_readdata[14]~35_combout\);

-- Location: LCCOMB_X25_Y18_N18
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0_combout\ = (\CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\CPU|CONTROL_BLOCK|WideOr15~combout\)))) # (!\CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\CPU|CONTROL_BLOCK|WideOr15~combout\ & 
-- (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(14))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(14),
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14),
	datac => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0_combout\);

-- Location: LCCOMB_X25_Y18_N12
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1_combout\ = (\CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0_combout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(14)))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0_combout\ & 
-- (\cpu_readdata[14]~35_combout\)))) # (!\CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datab => \cpu_readdata[14]~35_combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(14),
	datad => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1_combout\);

-- Location: LCFF_X25_Y17_N27
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~42_combout\,
	ena => \CPU|CONTROL_BLOCK|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(14));

-- Location: LCCOMB_X25_Y18_N24
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux1~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(14))) # (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(14),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	combout => \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux1~0_combout\);

-- Location: LCCOMB_X25_Y20_N0
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux10~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5))) # (!\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5),
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux10~0_combout\);

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_writedata[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_writedata(13),
	combout => \ext_writedata~combout\(13));

-- Location: M4K_X26_Y25
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N8
\cpu_readdata[13]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[13]~6_combout\ = (\cpu_readdata[2]~2_combout\ & ((\cpu_readdata[2]~3_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29~portadataout\)))) # (!\cpu_readdata[2]~2_combout\ & (!\cpu_readdata[2]~3_combout\ & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~2_combout\,
	datab => \cpu_readdata[2]~3_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29~portadataout\,
	combout => \cpu_readdata[13]~6_combout\);

-- Location: M4K_X13_Y9
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N10
\cpu_readdata[13]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[13]~7_combout\ = (\cpu_readdata[2]~3_combout\ & ((\cpu_readdata[13]~6_combout\ & (\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(13))) # (!\cpu_readdata[13]~6_combout\ & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45~portadataout\))))) # (!\cpu_readdata[2]~3_combout\ & (((\cpu_readdata[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datab => \cpu_readdata[2]~3_combout\,
	datac => \cpu_readdata[13]~6_combout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45~portadataout\,
	combout => \cpu_readdata[13]~7_combout\);

-- Location: LCCOMB_X30_Y17_N18
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & 
-- ((\cpu_readdata[13]~7_combout\))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datac => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13),
	datad => \cpu_readdata[13]~7_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0_combout\);

-- Location: LCCOMB_X30_Y17_N20
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~1_combout\))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13))))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13),
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~1_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\);

-- Location: LCCOMB_X27_Y21_N20
\CPU|OPERATIVE_BLOCK|ALU|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux3~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|CONTROL_BLOCK|WideOr8~combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Add0~26_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (!\CPU|CONTROL_BLOCK|WideOr8~combout\ 
-- & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Add0~26_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux3~0_combout\);

-- Location: LCCOMB_X27_Y21_N14
\CPU|OPERATIVE_BLOCK|ALU|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux3~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux3~0_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux3~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|ALU|sub[13]~26_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|sub[13]~26_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux3~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux3~1_combout\);

-- Location: LCCOMB_X27_Y21_N8
\CPU|OPERATIVE_BLOCK|ALU|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux3~2_combout\ = (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|CONTROL_BLOCK|WideOr7~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- (\CPU|OPERATIVE_BLOCK|ALU|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux3~1_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux3~2_combout\);

-- Location: LCCOMB_X27_Y21_N2
\CPU|OPERATIVE_BLOCK|ALU|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux3~3_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux3~7_combout\) # ((!\CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux3~7_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux3~3_combout\);

-- Location: LCCOMB_X27_Y21_N12
\CPU|OPERATIVE_BLOCK|ALU|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux3~4_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Mux3~3_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux3~3_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux3~3_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux3~3_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux3~4_combout\);

-- Location: LCCOMB_X27_Y21_N30
\CPU|OPERATIVE_BLOCK|ALU|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux3~5_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux3~2_combout\) # ((\CPU|CONTROL_BLOCK|WideOr6~combout\ & \CPU|OPERATIVE_BLOCK|ALU|Mux3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux3~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux3~4_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux3~5_combout\);

-- Location: LCCOMB_X27_Y21_N0
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[13]~feeder_combout\ = \CPU|OPERATIVE_BLOCK|ALU|Mux3~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux3~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[13]~feeder_combout\);

-- Location: LCFF_X27_Y21_N1
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13));

-- Location: LCCOMB_X27_Y17_N4
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux2~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(13)))) # (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13),
	datad => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(13),
	combout => \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux2~0_combout\);

-- Location: LCCOMB_X29_Y21_N4
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & (\CPU|CONTROL_BLOCK|WideOr18~combout\)) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4)))) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(4),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0_combout\);

-- Location: LCCOMB_X29_Y21_N14
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0_combout\ & (((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4)) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0_combout\ & 
-- (\cpu_readdata[4]~17_combout\ & ((\CPU|CONTROL_BLOCK|WideOr17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[4]~17_combout\,
	datab => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4),
	datac => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1_combout\);

-- Location: LCCOMB_X27_Y20_N24
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4))) # (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4),
	datad => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\);

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_writedata[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_writedata(12),
	combout => \ext_writedata~combout\(12));

-- Location: M4K_X26_Y26
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y18_N2
\cpu_readdata[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[12]~5_combout\ = (\cpu_readdata[12]~4_combout\ & (((\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(12))) # (!\cpu_readdata[2]~2_combout\))) # (!\cpu_readdata[12]~4_combout\ & (\cpu_readdata[2]~2_combout\ & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[12]~4_combout\,
	datab => \cpu_readdata[2]~2_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28~portadataout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	combout => \cpu_readdata[12]~5_combout\);

-- Location: LCCOMB_X27_Y25_N2
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0_combout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(12)) # ((!\CPU|CONTROL_BLOCK|Selector2~0_combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0_combout\ & 
-- (((\CPU|CONTROL_BLOCK|Selector2~0_combout\ & \cpu_readdata[12]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(12),
	datac => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \cpu_readdata[12]~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1_combout\);

-- Location: LCFF_X25_Y17_N23
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~37_combout\,
	ena => \CPU|CONTROL_BLOCK|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(12));

-- Location: LCCOMB_X30_Y21_N28
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux3~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(12)))) # (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12),
	datab => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(12),
	datad => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux3~0_combout\);

-- Location: LCCOMB_X27_Y19_N28
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0_combout\ = (\CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\CPU|CONTROL_BLOCK|WideOr15~combout\) # ((\cpu_readdata[11]~31_combout\)))) # (!\CPU|CONTROL_BLOCK|Selector2~0_combout\ & (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & 
-- (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11),
	datad => \cpu_readdata[11]~31_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0_combout\);

-- Location: LCCOMB_X30_Y15_N24
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[11]~feeder_combout\ = \cpu_readdata[11]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_readdata[11]~31_combout\,
	combout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[11]~feeder_combout\);

-- Location: LCFF_X30_Y15_N25
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[11]~feeder_combout\,
	ena => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(11));

-- Location: LCCOMB_X27_Y19_N30
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0_combout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(11))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(11)))))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(11),
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(11),
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1_combout\);

-- Location: LCFF_X25_Y17_N21
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~35_combout\,
	ena => \CPU|CONTROL_BLOCK|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(11));

-- Location: LCCOMB_X27_Y19_N10
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux4~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(11))) # (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(11),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11),
	combout => \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux4~0_combout\);

-- Location: LCCOMB_X27_Y19_N12
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux12~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3))) # (!\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3),
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux12~0_combout\);

-- Location: LCCOMB_X29_Y18_N8
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ 
-- & ((\cpu_readdata[12]~5_combout\))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12),
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datad => \cpu_readdata[12]~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0_combout\);

-- Location: LCCOMB_X29_Y18_N10
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~1_combout\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12)))))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~1_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\);

-- Location: LCCOMB_X30_Y18_N22
\CPU|OPERATIVE_BLOCK|ALU|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux5~9_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) $ (!\CPU|CONTROL_BLOCK|WideOr8~combout\)) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\))) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & ((!\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & 
-- (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & !\CPU|CONTROL_BLOCK|WideOr9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11),
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux5~9_combout\);

-- Location: LCCOMB_X28_Y19_N6
\CPU|OPERATIVE_BLOCK|ALU|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux5~10_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux5~9_combout\ & ((\CPU|CONTROL_BLOCK|WideOr8~combout\) # ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux5~9_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux5~10_combout\);

-- Location: LCCOMB_X28_Y19_N28
\CPU|OPERATIVE_BLOCK|ALU|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux5~5_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & 
-- (((\CPU|OPERATIVE_BLOCK|ALU|Mux5~10_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux5~10_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux5~5_combout\);

-- Location: LCCOMB_X28_Y19_N14
\CPU|OPERATIVE_BLOCK|ALU|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux5~6_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Mux5~5_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux5~5_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux5~5_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux5~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux5~6_combout\);

-- Location: LCCOMB_X28_Y19_N22
\CPU|OPERATIVE_BLOCK|ALU|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux5~2_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & (((\CPU|CONTROL_BLOCK|WideOr9~4_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Add0~22_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Add0~22_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux5~2_combout\);

-- Location: LCCOMB_X28_Y19_N8
\CPU|OPERATIVE_BLOCK|ALU|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux5~3_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux5~2_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux5~2_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|ALU|sub[11]~22_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux5~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|sub[11]~22_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux5~3_combout\);

-- Location: LCCOMB_X28_Y19_N10
\CPU|OPERATIVE_BLOCK|ALU|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux5~4_combout\ = (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|CONTROL_BLOCK|WideOr7~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- (\CPU|OPERATIVE_BLOCK|ALU|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux5~3_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux5~4_combout\);

-- Location: LCCOMB_X28_Y19_N16
\CPU|OPERATIVE_BLOCK|ALU|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux5~7_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux5~4_combout\) # ((\CPU|CONTROL_BLOCK|WideOr6~combout\ & \CPU|OPERATIVE_BLOCK|ALU|Mux5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux5~6_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux5~4_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux5~7_combout\);

-- Location: LCFF_X28_Y19_N19
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|ALU|Mux5~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11));

-- Location: LCCOMB_X30_Y18_N30
\CPU|OPERATIVE_BLOCK|ALU|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Equal0~4_combout\ = (!\CPU|OPERATIVE_BLOCK|ALU|sub[13]~26_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|sub[11]~22_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|sub[12]~24_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|sub[14]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|sub[13]~26_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|sub[11]~22_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|sub[12]~24_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|sub[14]~28_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Equal0~4_combout\);

-- Location: LCCOMB_X30_Y18_N28
\CPU|OPERATIVE_BLOCK|ALU|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Equal0~3_combout\ = (!\CPU|OPERATIVE_BLOCK|ALU|sub[7]~14_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|sub[9]~18_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|sub[10]~20_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|sub[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|sub[7]~14_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|sub[9]~18_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|sub[10]~20_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|sub[8]~16_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Equal0~3_combout\);

-- Location: LCCOMB_X30_Y18_N14
\CPU|OPERATIVE_BLOCK|ALU|sub[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[15]~30_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & (!\CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\)) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & 
-- (\CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\ & VCC)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & ((\CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\) # (GND))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & 
-- (!\CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\))))
-- \CPU|OPERATIVE_BLOCK|ALU|sub[15]~31\ = CARRY((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ & (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & !\CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15)) # (!\CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[15]~30_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|sub[15]~31\);

-- Location: LCCOMB_X30_Y19_N0
\CPU|OPERATIVE_BLOCK|ALU|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Equal0~0_combout\ = (!\CPU|OPERATIVE_BLOCK|ALU|sub[2]~4_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|sub[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|OPERATIVE_BLOCK|ALU|sub[2]~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|sub[1]~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y19_N4
\CPU|OPERATIVE_BLOCK|ALU|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Equal0~2_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Equal0~1_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|sub[15]~30_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|sub[0]~0_combout\ & \CPU|OPERATIVE_BLOCK|ALU|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Equal0~1_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|sub[15]~30_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|sub[0]~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal0~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y18_N24
\CPU|OPERATIVE_BLOCK|ALU|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\ = (!\CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Equal0~4_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Equal0~3_combout\ & \CPU|OPERATIVE_BLOCK|ALU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Equal0~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Equal0~3_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal0~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\);

-- Location: LCCOMB_X28_Y18_N18
\CPU|OPERATIVE_BLOCK|ALU|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux6~1_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux6~0_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux6~0_combout\ & 
-- (\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|sub[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux6~0_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|sub[10]~20_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux6~1_combout\);

-- Location: LCCOMB_X28_Y18_N12
\CPU|OPERATIVE_BLOCK|ALU|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux6~2_combout\ = (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|CONTROL_BLOCK|WideOr7~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux6~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux6~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux6~2_combout\);

-- Location: LCCOMB_X28_Y18_N2
\CPU|OPERATIVE_BLOCK|ALU|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux6~5_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux6~2_combout\) # ((\CPU|CONTROL_BLOCK|WideOr6~combout\ & \CPU|OPERATIVE_BLOCK|ALU|Mux6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux6~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux6~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux6~5_combout\);

-- Location: LCCOMB_X28_Y18_N26
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[10]~feeder_combout\ = \CPU|OPERATIVE_BLOCK|ALU|Mux6~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux6~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[10]~feeder_combout\);

-- Location: LCFF_X28_Y18_N27
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10));

-- Location: LCCOMB_X28_Y17_N20
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux5~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(10))) # (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(10),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10),
	combout => \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux5~0_combout\);

-- Location: LCCOMB_X27_Y20_N0
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\CPU|CONTROL_BLOCK|Selector2~0_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\CPU|CONTROL_BLOCK|Selector2~0_combout\ & (\cpu_readdata[9]~27_combout\)) # 
-- (!\CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[9]~27_combout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9),
	datac => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datad => \CPU|CONTROL_BLOCK|Selector2~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y20_N10
\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0_combout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(9))) # (!\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(9)))))) # (!\CPU|CONTROL_BLOCK|WideOr15~combout\ & (\CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(9),
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(9),
	combout => \CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1_combout\);

-- Location: LCFF_X25_Y17_N17
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~31_combout\,
	ena => \CPU|CONTROL_BLOCK|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(9));

-- Location: LCCOMB_X27_Y20_N14
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux6~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(9))) # (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(9),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9),
	combout => \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y19_N6
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\) # ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10))))) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datac => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10),
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0_combout\);

-- Location: LCCOMB_X29_Y18_N20
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~1_combout\) # ((!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0_combout\ 
-- & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & \cpu_readdata[10]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~1_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datad => \cpu_readdata[10]~29_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\);

-- Location: LCCOMB_X29_Y19_N6
\CPU|OPERATIVE_BLOCK|ALU|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux7~7_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux7~6_combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # ((\CPU|CONTROL_BLOCK|WideOr8~combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux7~6_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux7~7_combout\);

-- Location: LCCOMB_X29_Y19_N10
\CPU|OPERATIVE_BLOCK|ALU|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux7~3_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & 
-- (((\CPU|OPERATIVE_BLOCK|ALU|Mux7~7_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux7~7_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux7~3_combout\);

-- Location: LCCOMB_X28_Y21_N24
\CPU|OPERATIVE_BLOCK|ALU|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux7~4_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Mux7~3_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux7~3_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux7~3_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux7~3_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux7~4_combout\);

-- Location: LCCOMB_X27_Y21_N16
\CPU|OPERATIVE_BLOCK|ALU|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux7~1_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux7~0_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux7~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|ALU|sub[9]~18_combout\ & (\CPU|CONTROL_BLOCK|WideOr8~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux7~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|sub[9]~18_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux7~1_combout\);

-- Location: LCCOMB_X27_Y21_N18
\CPU|OPERATIVE_BLOCK|ALU|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux7~2_combout\ = (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|CONTROL_BLOCK|WideOr7~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- (\CPU|OPERATIVE_BLOCK|ALU|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux7~1_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux7~2_combout\);

-- Location: LCCOMB_X28_Y21_N30
\CPU|OPERATIVE_BLOCK|ALU|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux7~5_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux7~2_combout\) # ((\CPU|CONTROL_BLOCK|WideOr6~combout\ & \CPU|OPERATIVE_BLOCK|ALU|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux7~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux7~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux7~5_combout\);

-- Location: LCFF_X28_Y21_N31
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|ALU|Mux7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9));

-- Location: LCCOMB_X27_Y17_N12
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (\CPU|CONTROL_BLOCK|WideOr11~0_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9)) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))) # 
-- (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9))) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr11~2_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~1_combout\);

-- Location: LCCOMB_X29_Y18_N22
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ 
-- & ((\cpu_readdata[9]~27_combout\))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9),
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datad => \cpu_readdata[9]~27_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~0_combout\);

-- Location: LCCOMB_X29_Y18_N24
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~1_combout\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~0_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9)))))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~1_combout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9),
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\);

-- Location: LCCOMB_X29_Y19_N12
\CPU|OPERATIVE_BLOCK|ALU|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux8~3_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|ALU|Mux8~7_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\ & (((!\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux8~7_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux8~3_combout\);

-- Location: LCCOMB_X28_Y21_N20
\CPU|OPERATIVE_BLOCK|ALU|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux8~4_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux8~3_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux8~3_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux8~3_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux8~3_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux8~4_combout\);

-- Location: LCCOMB_X29_Y20_N30
\CPU|OPERATIVE_BLOCK|ALU|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux8~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|CONTROL_BLOCK|WideOr9~4_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Add0~16_combout\)) # 
-- (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Add0~16_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux8~0_combout\);

-- Location: LCCOMB_X29_Y20_N0
\CPU|OPERATIVE_BLOCK|ALU|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux8~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux8~0_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux8~0_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|sub[8]~16_combout\))))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux8~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|sub[8]~16_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux8~1_combout\);

-- Location: LCCOMB_X28_Y21_N10
\CPU|OPERATIVE_BLOCK|ALU|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux8~2_combout\ = (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|CONTROL_BLOCK|WideOr7~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux8~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux8~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux8~2_combout\);

-- Location: LCCOMB_X28_Y21_N28
\CPU|OPERATIVE_BLOCK|ALU|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux8~5_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux8~2_combout\) # ((\CPU|CONTROL_BLOCK|WideOr6~combout\ & \CPU|OPERATIVE_BLOCK|ALU|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux8~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux8~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux8~5_combout\);

-- Location: LCFF_X28_Y21_N29
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|ALU|Mux8~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8));

-- Location: LCCOMB_X27_Y17_N26
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux7~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(8)))) # (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8),
	datad => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(8),
	combout => \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux7~0_combout\);

-- Location: LCCOMB_X29_Y17_N18
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & 
-- ((\cpu_readdata[15]~33_combout\))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datac => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15),
	datad => \cpu_readdata[15]~33_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0_combout\);

-- Location: LCCOMB_X29_Y17_N20
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~1_combout\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15)))))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~1_combout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15),
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\);

-- Location: LCCOMB_X28_Y15_N2
\CPU|OPERATIVE_BLOCK|ALU|Mux1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~23_combout\ = (!\CPU|CONTROL_BLOCK|WideOr8~0_combout\ & (\CPU|CONTROL_BLOCK|WideOr9~1_combout\ & \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~0_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~1_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~23_combout\);

-- Location: LCCOMB_X29_Y17_N30
\CPU|OPERATIVE_BLOCK|ALU|op_or[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|op_or\(15) = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\) # (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	combout => \CPU|OPERATIVE_BLOCK|ALU|op_or\(15));

-- Location: LCCOMB_X29_Y19_N18
\CPU|OPERATIVE_BLOCK|ALU|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~16_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|op_or\(15))))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & 
-- ((!\CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|op_or\(15),
	datad => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~16_combout\);

-- Location: LCCOMB_X29_Y19_N28
\CPU|OPERATIVE_BLOCK|ALU|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~17_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ & (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) $ (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~16_combout\))) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ & (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & !\CPU|OPERATIVE_BLOCK|ALU|Mux1~16_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux1~16_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~17_combout\);

-- Location: LCCOMB_X29_Y19_N30
\CPU|OPERATIVE_BLOCK|ALU|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~18_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|ALU|Mux1~17_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux1~17_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~18_combout\);

-- Location: LCCOMB_X29_Y19_N16
\CPU|OPERATIVE_BLOCK|ALU|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~19_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~18_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~23_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~18_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Mux1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux1~22_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux1~23_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux1~18_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~19_combout\);

-- Location: LCCOMB_X30_Y20_N30
\CPU|OPERATIVE_BLOCK|ALU|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~30_combout\ = \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ $ (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) $ (\CPU|OPERATIVE_BLOCK|ALU|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	cin => \CPU|OPERATIVE_BLOCK|ALU|Add0~29\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Add0~30_combout\);

-- Location: LCCOMB_X30_Y21_N2
\CPU|OPERATIVE_BLOCK|ALU|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~14_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux1~13_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~13_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|ALU|Add0~30_combout\ & (\CPU|CONTROL_BLOCK|WideOr9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux1~13_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Add0~30_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~14_combout\);

-- Location: LCCOMB_X30_Y21_N4
\CPU|OPERATIVE_BLOCK|ALU|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~15_combout\ = (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|CONTROL_BLOCK|WideOr7~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux1~14_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~15_combout\);

-- Location: LCCOMB_X29_Y21_N24
\CPU|OPERATIVE_BLOCK|ALU|Mux1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~20_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux1~15_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~19_combout\ & \CPU|CONTROL_BLOCK|WideOr6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux1~19_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux1~15_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~20_combout\);

-- Location: LCFF_X29_Y21_N25
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|ALU|Mux1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15));

-- Location: LCCOMB_X30_Y18_N16
\CPU|OPERATIVE_BLOCK|ALU|sub[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\ = \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) $ (\CPU|OPERATIVE_BLOCK|ALU|sub[15]~31\ $ (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	cin => \CPU|OPERATIVE_BLOCK|ALU|sub[15]~31\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\);

-- Location: LCCOMB_X29_Y19_N4
\CPU|OPERATIVE_BLOCK|ALU|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~6_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Equal1~4_combout\) # ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & 
-- (((!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & \CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Equal1~4_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~6_combout\);

-- Location: LCCOMB_X29_Y19_N8
\CPU|OPERATIVE_BLOCK|ALU|comp_greater\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|comp_greater~combout\ = (\CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Equal0~4_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Equal0~3_combout\ & \CPU|OPERATIVE_BLOCK|ALU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Equal0~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Equal0~3_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal0~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|comp_greater~combout\);

-- Location: LCCOMB_X29_Y19_N22
\CPU|OPERATIVE_BLOCK|ALU|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux1~6_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\) # ((!\CPU|CONTROL_BLOCK|WideOr9~4_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~6_combout\ & 
-- (((!\CPU|OPERATIVE_BLOCK|ALU|comp_greater~combout\ & \CPU|CONTROL_BLOCK|WideOr9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux1~6_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|comp_greater~combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\);

-- Location: LCCOMB_X29_Y19_N14
\CPU|OPERATIVE_BLOCK|ALU|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux9~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|CONTROL_BLOCK|WideOr9~4_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Add0~14_combout\)) # 
-- (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Add0~14_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux9~0_combout\);

-- Location: LCCOMB_X29_Y19_N0
\CPU|OPERATIVE_BLOCK|ALU|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux9~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux9~0_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux9~0_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|sub[7]~14_combout\))))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux9~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|sub[7]~14_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux9~1_combout\);

-- Location: LCCOMB_X28_Y21_N2
\CPU|OPERATIVE_BLOCK|ALU|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux9~2_combout\ = (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|CONTROL_BLOCK|WideOr7~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux9~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux9~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux9~2_combout\);

-- Location: LCCOMB_X28_Y21_N18
\CPU|OPERATIVE_BLOCK|ALU|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux9~5_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux9~2_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Mux9~4_combout\ & \CPU|CONTROL_BLOCK|WideOr6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux9~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux9~2_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux9~5_combout\);

-- Location: LCFF_X28_Y21_N19
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|ALU|Mux9~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7));

-- Location: LCFF_X25_Y17_N13
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~27_combout\,
	ena => \CPU|CONTROL_BLOCK|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(7));

-- Location: LCCOMB_X25_Y20_N22
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux8~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(7)))) # (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7),
	datad => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(7),
	combout => \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux8~0_combout\);

-- Location: LCCOMB_X27_Y19_N24
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ 
-- & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0_combout\);

-- Location: LCCOMB_X27_Y18_N14
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~1_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) & (((\CPU|CONTROL_BLOCK|WideOr11~0_combout\) # (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\)))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) & 
-- (!\CPU|CONTROL_BLOCK|WideOr12~combout\ & ((\CPU|CONTROL_BLOCK|WideOr11~0_combout\) # (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6),
	datab => \CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr11~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~1_combout\);

-- Location: LCCOMB_X31_Y19_N24
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~1_combout\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0_combout\ & 
-- ((\cpu_readdata[6]~21_combout\))))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~1_combout\,
	datad => \cpu_readdata[6]~21_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\);

-- Location: LCCOMB_X28_Y20_N14
\CPU|OPERATIVE_BLOCK|ALU|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux10~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Add0~12_combout\) # ((\CPU|CONTROL_BLOCK|WideOr8~combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & 
-- (((!\CPU|CONTROL_BLOCK|WideOr8~combout\ & \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Add0~12_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux10~0_combout\);

-- Location: LCCOMB_X28_Y20_N24
\CPU|OPERATIVE_BLOCK|ALU|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux10~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux10~0_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux10~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|ALU|sub[6]~12_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux10~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|sub[6]~12_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux10~1_combout\);

-- Location: LCCOMB_X28_Y20_N26
\CPU|OPERATIVE_BLOCK|ALU|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux10~2_combout\ = (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|CONTROL_BLOCK|WideOr7~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- (\CPU|OPERATIVE_BLOCK|ALU|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux10~1_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux10~2_combout\);

-- Location: LCCOMB_X28_Y20_N18
\CPU|OPERATIVE_BLOCK|ALU|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux10~5_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux10~2_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Mux10~4_combout\ & \CPU|CONTROL_BLOCK|WideOr6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux10~4_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux10~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux10~5_combout\);

-- Location: LCFF_X28_Y20_N19
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|ALU|Mux10~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6));

-- Location: LCCOMB_X25_Y18_N2
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux9~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(6))) # (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(6),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6),
	combout => \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux9~0_combout\);

-- Location: LCCOMB_X25_Y24_N30
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2)))) # (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1_combout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2),
	datad => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\);

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_writedata[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_writedata(0),
	combout => \ext_writedata~combout\(0));

-- Location: M4K_X13_Y20
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y20
\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FCEEEEFDDDA44E4ED7D",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y19
\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000084656418C0120326402",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\,
	portbdatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\,
	portaaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\,
	portbaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\,
	portbdataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N8
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: LCFF_X24_Y16_N9
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LCCOMB_X24_Y16_N18
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\);

-- Location: LCFF_X24_Y16_N19
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X24_Y16_N24
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\);

-- Location: LCFF_X24_Y16_N25
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X31_Y19_N16
\cpu_readdata[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[0]~9_combout\ = (\cpu_readdata[0]~8_combout\ & (((\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(0)) # (!\cpu_readdata[2]~3_combout\)))) # (!\cpu_readdata[0]~8_combout\ & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & (\cpu_readdata[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[0]~8_combout\,
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32~portadataout\,
	datac => \cpu_readdata[2]~3_combout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	combout => \cpu_readdata[0]~9_combout\);

-- Location: LCFF_X31_Y19_N17
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \cpu_readdata[0]~9_combout\,
	ena => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(0));

-- Location: LCCOMB_X31_Y19_N8
\CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\ = (\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\cpu_readdata[0]~9_combout\)) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[0]~9_combout\,
	datab => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(0),
	datad => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\);

-- Location: LCCOMB_X27_Y16_N18
\CPU|CONTROL_BLOCK|Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Selector1~2_combout\ = (((\CPU|CONTROL_BLOCK|Selector1~1_combout\ & \CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\)) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)) # (!\CPU|CONTROL_BLOCK|WideNor0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Selector1~1_combout\,
	datab => \CPU|CONTROL_BLOCK|WideNor0~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	combout => \CPU|CONTROL_BLOCK|Selector1~2_combout\);

-- Location: LCFF_X25_Y17_N1
\CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~15_combout\,
	ena => \CPU|CONTROL_BLOCK|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(1));

-- Location: LCCOMB_X31_Y17_N6
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux14~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(1))) # (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(1),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1),
	combout => \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux14~0_combout\);

-- Location: LCCOMB_X31_Y19_N30
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ 
-- & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1),
	datac => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1),
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0_combout\);

-- Location: LCCOMB_X31_Y19_N0
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~1_combout\) # ((!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\)))) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & \cpu_readdata[1]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~1_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datad => \cpu_readdata[1]~11_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\);

-- Location: LCCOMB_X30_Y20_N0
\CPU|OPERATIVE_BLOCK|ALU|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~0_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0) & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\ $ (VCC))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0) & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\ & VCC))
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~1\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0) & \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\,
	datad => VCC,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Add0~0_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|Add0~1\);

-- Location: LCCOMB_X30_Y20_N2
\CPU|OPERATIVE_BLOCK|ALU|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~2_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Add0~1\ & VCC)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|ALU|Add0~1\)))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & (!\CPU|OPERATIVE_BLOCK|ALU|Add0~1\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Add0~1\) # (GND)))))
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~3\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|Add0~1\)) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & 
-- ((!\CPU|OPERATIVE_BLOCK|ALU|Add0~1\) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|Add0~1\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Add0~2_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|Add0~3\);

-- Location: LCCOMB_X30_Y20_N4
\CPU|OPERATIVE_BLOCK|ALU|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~4_combout\ = ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) $ (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ $ (!\CPU|OPERATIVE_BLOCK|ALU|Add0~3\)))) # (GND)
-- \CPU|OPERATIVE_BLOCK|ALU|Add0~5\ = CARRY((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|Add0~3\))) # (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|ALU|Add0~3\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Add0~4_combout\,
	cout => \CPU|OPERATIVE_BLOCK|ALU|Add0~5\);

-- Location: LCCOMB_X28_Y20_N4
\CPU|OPERATIVE_BLOCK|ALU|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux11~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|CONTROL_BLOCK|WideOr8~combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Add0~10_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (!\CPU|CONTROL_BLOCK|WideOr8~combout\ 
-- & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Add0~10_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux11~0_combout\);

-- Location: LCCOMB_X28_Y20_N22
\CPU|OPERATIVE_BLOCK|ALU|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux11~1_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux11~0_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux11~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|ALU|sub[5]~10_combout\ & (\CPU|CONTROL_BLOCK|WideOr8~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|sub[5]~10_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux11~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux11~1_combout\);

-- Location: LCCOMB_X28_Y20_N16
\CPU|OPERATIVE_BLOCK|ALU|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux11~2_combout\ = (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|CONTROL_BLOCK|WideOr7~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux11~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux11~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux11~2_combout\);

-- Location: LCCOMB_X28_Y15_N12
\CPU|OPERATIVE_BLOCK|ALU|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\ = ((!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (!\CPU|CONTROL_BLOCK|WideOr8~0_combout\ & \CPU|CONTROL_BLOCK|WideOr9~1_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr8~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr9~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\);

-- Location: LCCOMB_X28_Y15_N14
\CPU|OPERATIVE_BLOCK|ALU|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\ = (\CPU|CONTROL_BLOCK|WideOr7~combout\ & (((\CPU|CONTROL_BLOCK|WideOr8~0_combout\) # (!\CPU|CONTROL_BLOCK|WideOr9~1_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr8~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr9~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\);

-- Location: LCCOMB_X28_Y20_N28
\CPU|OPERATIVE_BLOCK|ALU|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux11~6_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & (\CPU|CONTROL_BLOCK|WideOr8~combout\ $ (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\))) # 
-- (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5)) # 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011101001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5),
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux11~6_combout\);

-- Location: LCCOMB_X28_Y20_N30
\CPU|OPERATIVE_BLOCK|ALU|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux11~7_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux11~6_combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # ((\CPU|CONTROL_BLOCK|WideOr8~combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux11~6_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux11~7_combout\);

-- Location: LCCOMB_X28_Y20_N2
\CPU|OPERATIVE_BLOCK|ALU|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux11~3_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux11~7_combout\))))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\ & (((!\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux11~7_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux11~3_combout\);

-- Location: LCCOMB_X28_Y15_N26
\CPU|OPERATIVE_BLOCK|ALU|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (((\CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\) # (\CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\)) # (!\CPU|CONTROL_BLOCK|WideOr7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~0_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\);

-- Location: LCCOMB_X28_Y20_N20
\CPU|OPERATIVE_BLOCK|ALU|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux11~4_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux11~3_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux11~3_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux11~3_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux11~4_combout\);

-- Location: LCCOMB_X28_Y20_N0
\CPU|OPERATIVE_BLOCK|ALU|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux11~5_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux11~2_combout\) # ((\CPU|CONTROL_BLOCK|WideOr6~combout\ & \CPU|OPERATIVE_BLOCK|ALU|Mux11~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux11~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux11~4_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux11~5_combout\);

-- Location: LCFF_X28_Y20_N1
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|ALU|Mux11~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5));

-- Location: LCCOMB_X25_Y19_N2
\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\ & \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5),
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\);

-- Location: LCCOMB_X29_Y17_N22
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & 
-- ((\cpu_readdata[5]~19_combout\))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datac => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5),
	datad => \cpu_readdata[5]~19_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0_combout\);

-- Location: LCCOMB_X29_Y17_N8
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~1_combout\))) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0_combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5))))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5),
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~1_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\);

-- Location: LCCOMB_X29_Y21_N28
\CPU|OPERATIVE_BLOCK|ALU|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux12~4_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux12~3_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\) # ((!\CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux12~3_combout\ & 
-- (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ & \CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux12~3_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux12~4_combout\);

-- Location: LCCOMB_X29_Y21_N22
\CPU|OPERATIVE_BLOCK|ALU|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux12~1_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux12~0_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux12~0_combout\ & 
-- (\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|sub[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux12~0_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|sub[4]~8_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux12~1_combout\);

-- Location: LCCOMB_X29_Y21_N0
\CPU|OPERATIVE_BLOCK|ALU|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux12~2_combout\ = (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|CONTROL_BLOCK|WideOr7~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux12~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux12~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux12~2_combout\);

-- Location: LCCOMB_X29_Y21_N18
\CPU|OPERATIVE_BLOCK|ALU|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux12~5_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux12~2_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Mux12~4_combout\ & \CPU|CONTROL_BLOCK|WideOr6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux12~4_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux12~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux12~5_combout\);

-- Location: LCFF_X29_Y21_N19
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|ALU|Mux12~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4));

-- Location: LCCOMB_X27_Y18_N2
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (\CPU|CONTROL_BLOCK|WideOr11~0_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4)) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))) # 
-- (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4))) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr11~2_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~1_combout\);

-- Location: LCCOMB_X30_Y17_N26
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4)) # (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\)))) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4) & ((!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4),
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4),
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0_combout\);

-- Location: LCCOMB_X30_Y17_N28
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~1_combout\))) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0_combout\ & (\cpu_readdata[4]~17_combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[4]~17_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~1_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\);

-- Location: LCCOMB_X28_Y19_N2
\CPU|OPERATIVE_BLOCK|ALU|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ $ (!\CPU|CONTROL_BLOCK|WideOr8~combout\))) # 
-- (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & !\CPU|CONTROL_BLOCK|WideOr8~combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3)) # 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3),
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\);

-- Location: LCCOMB_X28_Y19_N4
\CPU|OPERATIVE_BLOCK|ALU|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\ & ((\CPU|CONTROL_BLOCK|WideOr8~combout\) # ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\);

-- Location: LCCOMB_X28_Y19_N20
\CPU|OPERATIVE_BLOCK|ALU|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux13~3_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\))))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\ & (((!\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux13~3_combout\);

-- Location: LCCOMB_X28_Y19_N30
\CPU|OPERATIVE_BLOCK|ALU|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux13~4_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux13~3_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux13~3_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\))))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux13~3_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux13~4_combout\);

-- Location: LCCOMB_X29_Y21_N26
\CPU|OPERATIVE_BLOCK|ALU|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux13~1_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux13~0_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux13~0_combout\ & 
-- (\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|sub[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux13~0_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|sub[3]~6_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux13~1_combout\);

-- Location: LCCOMB_X28_Y19_N26
\CPU|OPERATIVE_BLOCK|ALU|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux13~2_combout\ = (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|CONTROL_BLOCK|WideOr7~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux13~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux13~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux13~2_combout\);

-- Location: LCCOMB_X28_Y19_N24
\CPU|OPERATIVE_BLOCK|ALU|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux13~2_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Mux13~4_combout\ & \CPU|CONTROL_BLOCK|WideOr6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux13~4_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux13~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\);

-- Location: LCFF_X28_Y19_N1
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3));

-- Location: LCCOMB_X25_Y19_N22
\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\ & \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3),
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\);

-- Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_writedata[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_writedata(10),
	combout => \ext_writedata~combout\(10));

-- Location: M4K_X13_Y14
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N16
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(10),
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: LCFF_X24_Y16_N17
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: LCCOMB_X29_Y18_N12
\cpu_readdata[10]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[10]~29_combout\ = (\cpu_readdata[10]~28_combout\ & (((\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(10))) # (!\cpu_readdata[2]~3_combout\))) # (!\cpu_readdata[10]~28_combout\ & (\cpu_readdata[2]~3_combout\ & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[10]~28_combout\,
	datab => \cpu_readdata[2]~3_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42~portadataout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	combout => \cpu_readdata[10]~29_combout\);

-- Location: LCFF_X29_Y18_N13
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \cpu_readdata[10]~29_combout\,
	ena => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(10));

-- Location: LCCOMB_X29_Y15_N24
\CPU|CONTROL_BLOCK|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal0~9_combout\ = (\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (!\cpu_readdata[10]~29_combout\)) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (((!\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(10) & 
-- !\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[10]~29_combout\,
	datab => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(10),
	datac => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(11),
	combout => \CPU|CONTROL_BLOCK|Equal0~9_combout\);

-- Location: LCFF_X30_Y17_N11
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \cpu_readdata[13]~7_combout\,
	ena => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(13));

-- Location: LCCOMB_X29_Y17_N16
\CPU|CONTROL_BLOCK|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal0~4_combout\ = (\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (((\cpu_readdata[15]~33_combout\)))) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(15) & 
-- (!\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(15),
	datab => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(13),
	datac => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datad => \cpu_readdata[15]~33_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal0~4_combout\);

-- Location: LCCOMB_X29_Y18_N14
\CPU|CONTROL_BLOCK|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal0~7_combout\ = (\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (!\cpu_readdata[9]~27_combout\ & ((!\cpu_readdata[8]~25_combout\)))) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (((!\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datab => \cpu_readdata[9]~27_combout\,
	datac => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(9),
	datad => \cpu_readdata[8]~25_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal0~7_combout\);

-- Location: LCFF_X30_Y17_N25
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \cpu_readdata[7]~23_combout\,
	ena => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(7));

-- Location: LCCOMB_X30_Y15_N26
\CPU|CONTROL_BLOCK|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal0~6_combout\ = (\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (((!\cpu_readdata[7]~23_combout\)))) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (!\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(8) & 
-- (!\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(8),
	datab => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(7),
	datac => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datad => \cpu_readdata[7]~23_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal0~6_combout\);

-- Location: LCCOMB_X30_Y15_N4
\CPU|CONTROL_BLOCK|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal0~8_combout\ = (\CPU|CONTROL_BLOCK|Equal0~5_combout\ & (\CPU|CONTROL_BLOCK|Equal0~4_combout\ & (\CPU|CONTROL_BLOCK|Equal0~7_combout\ & \CPU|CONTROL_BLOCK|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal0~5_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal0~4_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal0~7_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal0~6_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal0~8_combout\);

-- Location: LCCOMB_X30_Y15_N30
\CPU|CONTROL_BLOCK|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal0~10_combout\ = (\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (((!\cpu_readdata[12]~5_combout\ & !\cpu_readdata[11]~31_combout\)))) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (!\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(12),
	datab => \cpu_readdata[12]~5_combout\,
	datac => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datad => \cpu_readdata[11]~31_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal0~10_combout\);

-- Location: LCCOMB_X30_Y15_N0
\CPU|CONTROL_BLOCK|Equal0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal0~11_combout\ = (\CPU|CONTROL_BLOCK|Equal0~10_combout\ & ((\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((!\cpu_readdata[14]~35_combout\))) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (!\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(14),
	datab => \CPU|CONTROL_BLOCK|Equal0~10_combout\,
	datac => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datad => \cpu_readdata[14]~35_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal0~11_combout\);

-- Location: LCCOMB_X30_Y15_N18
\CPU|CONTROL_BLOCK|Equal0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal0~14_combout\ = (\CPU|CONTROL_BLOCK|Equal0~9_combout\ & (\CPU|CONTROL_BLOCK|Equal0~8_combout\ & \CPU|CONTROL_BLOCK|Equal0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|Equal0~9_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal0~8_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal0~11_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal0~14_combout\);

-- Location: LCCOMB_X30_Y16_N20
\CPU|CONTROL_BLOCK|Equal15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal15~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\ & (\CPU|CONTROL_BLOCK|Equal0~14_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ & !\CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal0~14_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal15~0_combout\);

-- Location: LCCOMB_X29_Y15_N2
\CPU|CONTROL_BLOCK|next_state.ALU_POS~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_POS~0_combout\ = (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & (\CPU|CONTROL_BLOCK|Equal11~4_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & \CPU|CONTROL_BLOCK|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal11~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal15~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_POS~0_combout\);

-- Location: LCFF_X29_Y15_N3
\CPU|CONTROL_BLOCK|curr_state.ALU_POS\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_POS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_POS~regout\);

-- Location: LCCOMB_X29_Y15_N0
\CPU|CONTROL_BLOCK|WideOr6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr6~combout\ = (((\CPU|CONTROL_BLOCK|curr_state.ALU_OR~regout\) # (\CPU|CONTROL_BLOCK|curr_state.ALU_POS~regout\)) # (!\CPU|CONTROL_BLOCK|WideOr6~0_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr6~1_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr6~0_combout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.ALU_OR~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.ALU_POS~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr6~combout\);

-- Location: LCCOMB_X30_Y19_N8
\CPU|OPERATIVE_BLOCK|ALU|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux14~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Add0~4_combout\) # (\CPU|CONTROL_BLOCK|WideOr8~combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ & ((!\CPU|CONTROL_BLOCK|WideOr8~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Add0~4_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux14~0_combout\);

-- Location: LCCOMB_X30_Y19_N2
\CPU|OPERATIVE_BLOCK|ALU|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux14~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux14~0_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux14~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|ALU|sub[2]~4_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|sub[2]~4_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux14~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux14~1_combout\);

-- Location: LCCOMB_X30_Y21_N6
\CPU|OPERATIVE_BLOCK|ALU|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux14~2_combout\ = (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|CONTROL_BLOCK|WideOr7~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux14~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux14~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux14~2_combout\);

-- Location: LCCOMB_X30_Y21_N24
\CPU|OPERATIVE_BLOCK|ALU|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux14~5_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux14~2_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Mux14~4_combout\ & \CPU|CONTROL_BLOCK|WideOr6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux14~4_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux14~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux14~5_combout\);

-- Location: LCFF_X30_Y21_N29
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|ALU|Mux14~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2));

-- Location: LCCOMB_X25_Y19_N28
\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) & \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2),
	datac => \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0_combout\);

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_writedata[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_writedata(1),
	combout => \ext_writedata~combout\(1));

-- Location: M4K_X26_Y31
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y15_N10
\cpu_readdata[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[1]~10_combout\ = (\cpu_readdata[2]~3_combout\ & ((\cpu_readdata[2]~2_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33~portadataout\)))) # (!\cpu_readdata[2]~3_combout\ & (!\cpu_readdata[2]~2_combout\ & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~3_combout\,
	datab => \cpu_readdata[2]~2_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33~portadataout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	combout => \cpu_readdata[1]~10_combout\);

-- Location: M4K_X52_Y23
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y19_N10
\cpu_readdata[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[1]~11_combout\ = (\cpu_readdata[2]~2_combout\ & ((\cpu_readdata[1]~10_combout\ & ((\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))) # (!\cpu_readdata[1]~10_combout\ & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))) # (!\cpu_readdata[2]~2_combout\ & (\cpu_readdata[1]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~2_combout\,
	datab => \cpu_readdata[1]~10_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17~portadataout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \cpu_readdata[1]~11_combout\);

-- Location: LCCOMB_X31_Y19_N12
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[1]~feeder_combout\ = \cpu_readdata[1]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_readdata[1]~11_combout\,
	combout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[1]~feeder_combout\);

-- Location: LCFF_X31_Y19_N13
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[1]~feeder_combout\,
	ena => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1));

-- Location: LCCOMB_X29_Y20_N24
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0_combout\ & (((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1))) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0_combout\ & 
-- (\CPU|CONTROL_BLOCK|WideOr18~combout\ & (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1),
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1_combout\);

-- Location: LCCOMB_X25_Y24_N20
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1)))) # (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1_combout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\);

-- Location: M4K_X52_Y16
\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050080CC919476848940",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\,
	portbdatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\,
	portaaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\,
	portbaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\,
	portbdataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N28
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: LCFF_X24_Y16_N29
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_writedata[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_writedata(4),
	combout => \ext_writedata~combout\(4));

-- Location: M4K_X26_Y24
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N12
\cpu_readdata[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[4]~17_combout\ = (\cpu_readdata[4]~16_combout\ & (((\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(4))) # (!\cpu_readdata[2]~3_combout\))) # (!\cpu_readdata[4]~16_combout\ & (\cpu_readdata[2]~3_combout\ & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[4]~16_combout\,
	datab => \cpu_readdata[2]~3_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36~portadataout\,
	combout => \cpu_readdata[4]~17_combout\);

-- Location: LCCOMB_X30_Y17_N30
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[4]~feeder_combout\ = \cpu_readdata[4]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_readdata[4]~17_combout\,
	combout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[4]~feeder_combout\);

-- Location: LCFF_X30_Y17_N31
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[4]~feeder_combout\,
	ena => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4));

-- Location: LCCOMB_X31_Y16_N28
\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ = (\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\cpu_readdata[4]~17_combout\))) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4),
	datac => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datad => \cpu_readdata[4]~17_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\);

-- Location: LCCOMB_X30_Y16_N10
\CPU|CONTROL_BLOCK|Equal0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal0~13_combout\ = (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\ & (\CPU|CONTROL_BLOCK|Equal0~12_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & !\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal0~12_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal0~13_combout\);

-- Location: LCCOMB_X25_Y24_N12
\CPU|CONTROL_BLOCK|next_state.RET~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.RET~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ & (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & \CPU|CONTROL_BLOCK|Equal0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	datab => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal0~13_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.RET~0_combout\);

-- Location: LCFF_X25_Y24_N13
\CPU|CONTROL_BLOCK|curr_state.RET\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.RET~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.RET~regout\);

-- Location: LCCOMB_X28_Y16_N24
\CPU|CONTROL_BLOCK|WideNor0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideNor0~1_combout\ = (!\CPU|CONTROL_BLOCK|curr_state.FETCH~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.BRANCH~regout\ & !\CPU|CONTROL_BLOCK|curr_state.CALL~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.FETCH~regout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.BRANCH~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	combout => \CPU|CONTROL_BLOCK|WideNor0~1_combout\);

-- Location: LCCOMB_X28_Y16_N2
\CPU|CONTROL_BLOCK|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Selector1~0_combout\ = (!\CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\ & !\CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\,
	combout => \CPU|CONTROL_BLOCK|Selector1~0_combout\);

-- Location: LCCOMB_X28_Y16_N8
\CPU|CONTROL_BLOCK|WideNor3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideNor3~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.DECODE~regout\) # ((!\CPU|CONTROL_BLOCK|Selector1~0_combout\) # (!\CPU|CONTROL_BLOCK|WideNor0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|curr_state.DECODE~regout\,
	datac => \CPU|CONTROL_BLOCK|WideNor0~1_combout\,
	datad => \CPU|CONTROL_BLOCK|Selector1~0_combout\,
	combout => \CPU|CONTROL_BLOCK|WideNor3~0_combout\);

-- Location: LCCOMB_X28_Y16_N4
\CPU|CONTROL_BLOCK|WideOr12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr12~combout\ = ((\CPU|CONTROL_BLOCK|WideNor3~0_combout\) # ((\CPU|CONTROL_BLOCK|WideNor3~1_combout\) # (\CPU|CONTROL_BLOCK|WideOr12~0_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~0_combout\,
	datab => \CPU|CONTROL_BLOCK|WideNor3~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideNor3~1_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr12~0_combout\,
	combout => \CPU|CONTROL_BLOCK|WideOr12~combout\);

-- Location: LCCOMB_X27_Y18_N6
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (\CPU|CONTROL_BLOCK|WideOr11~0_combout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2)) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))) # 
-- (!\CPU|CONTROL_BLOCK|WideOr11~2_combout\ & (((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2))) # (!\CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr11~2_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~1_combout\);

-- Location: LCCOMB_X31_Y19_N26
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\) # ((\cpu_readdata[2]~13_combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datac => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2),
	datad => \cpu_readdata[2]~13_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0_combout\);

-- Location: LCCOMB_X31_Y19_N4
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~1_combout\)) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0_combout\ 
-- & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2)))))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~1_combout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2),
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\);

-- Location: LCCOMB_X29_Y20_N18
\CPU|OPERATIVE_BLOCK|ALU|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux15~13_combout\ = (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & ((\CPU|CONTROL_BLOCK|WideOr8~combout\ $ (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\))) # 
-- (!\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1),
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux15~13_combout\);

-- Location: LCCOMB_X29_Y20_N4
\CPU|OPERATIVE_BLOCK|ALU|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux15~14_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux15~13_combout\ & ((\CPU|CONTROL_BLOCK|WideOr8~combout\) # ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux15~13_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux15~14_combout\);

-- Location: LCCOMB_X29_Y20_N16
\CPU|OPERATIVE_BLOCK|ALU|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux15~8_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux15~14_combout\))))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\ & (((!\CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux15~11_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux15~14_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux15~12_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux15~8_combout\);

-- Location: LCCOMB_X29_Y20_N2
\CPU|OPERATIVE_BLOCK|ALU|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux15~9_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux15~8_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\)))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~8_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux15~8_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux15~9_combout\);

-- Location: LCCOMB_X29_Y20_N26
\CPU|OPERATIVE_BLOCK|ALU|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux15~4_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|CONTROL_BLOCK|WideOr9~4_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Add0~2_combout\)) # 
-- (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Add0~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux15~4_combout\);

-- Location: LCCOMB_X29_Y20_N12
\CPU|OPERATIVE_BLOCK|ALU|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux15~5_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux15~4_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux15~4_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|sub[1]~2_combout\))))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux15~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|sub[1]~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux15~5_combout\);

-- Location: LCCOMB_X29_Y20_N22
\CPU|OPERATIVE_BLOCK|ALU|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux15~6_combout\ = (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|CONTROL_BLOCK|WideOr7~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Mux15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux15~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux15~6_combout\);

-- Location: LCCOMB_X29_Y20_N20
\CPU|OPERATIVE_BLOCK|ALU|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux15~10_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux15~6_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Mux15~9_combout\ & \CPU|CONTROL_BLOCK|WideOr6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux15~9_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux15~6_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux15~10_combout\);

-- Location: LCFF_X29_Y20_N25
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|ALU|Mux15~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1));

-- Location: LCCOMB_X25_Y19_N26
\CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\ & \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1),
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\);

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_writedata[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_writedata(6),
	combout => \ext_writedata~combout\(6));

-- Location: M4K_X26_Y15
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode629w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode629w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y15_N22
\cpu_readdata[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[6]~20_combout\ = (\cpu_readdata[2]~3_combout\ & (\cpu_readdata[2]~2_combout\)) # (!\cpu_readdata[2]~3_combout\ & ((\cpu_readdata[2]~2_combout\ & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22~portadataout\))) # 
-- (!\cpu_readdata[2]~2_combout\ & (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~3_combout\,
	datab => \cpu_readdata[2]~2_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22~portadataout\,
	combout => \cpu_readdata[6]~20_combout\);

-- Location: M4K_X13_Y23
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y19
\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000305000000000002000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\,
	portbdatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\,
	portaaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\,
	portbaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\,
	portbdataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N0
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: LCFF_X24_Y16_N1
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X31_Y19_N18
\cpu_readdata[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[6]~21_combout\ = (\cpu_readdata[2]~3_combout\ & ((\cpu_readdata[6]~20_combout\ & ((\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(6)))) # (!\cpu_readdata[6]~20_combout\ & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38~portadataout\)))) # (!\cpu_readdata[2]~3_combout\ & (\cpu_readdata[6]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~3_combout\,
	datab => \cpu_readdata[6]~20_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38~portadataout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	combout => \cpu_readdata[6]~21_combout\);

-- Location: LCCOMB_X31_Y16_N8
\CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\ = (\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\cpu_readdata[6]~21_combout\))) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(6),
	datac => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datad => \cpu_readdata[6]~21_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\);

-- Location: LCCOMB_X31_Y16_N0
\CPU|CONTROL_BLOCK|Equal0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal0~15_combout\ = (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\ & \CPU|CONTROL_BLOCK|Equal0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal0~14_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal0~15_combout\);

-- Location: LCCOMB_X31_Y16_N26
\CPU|CONTROL_BLOCK|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal1~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & (\CPU|CONTROL_BLOCK|Equal0~15_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & !\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal0~15_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal1~0_combout\);

-- Location: LCCOMB_X28_Y17_N28
\CPU|CONTROL_BLOCK|next_state.LOAD_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.LOAD_0~0_combout\ = (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ & (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & \CPU|CONTROL_BLOCK|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal1~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.LOAD_0~0_combout\);

-- Location: LCFF_X28_Y17_N29
\CPU|CONTROL_BLOCK|curr_state.LOAD_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.LOAD_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\);

-- Location: LCCOMB_X28_Y17_N22
\CPU|CONTROL_BLOCK|WideOr18\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr18~combout\ = (\CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\) # ((\CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\) # (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr18~combout\);

-- Location: LCCOMB_X30_Y21_N26
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\cpu_readdata[12]~5_combout\) # ((\CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(12) 
-- & !\CPU|CONTROL_BLOCK|WideOr18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datab => \cpu_readdata[12]~5_combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(12),
	datad => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0_combout\);

-- Location: LCCOMB_X30_Y21_N8
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0_combout\ & (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(12))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12)))))) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(12),
	datab => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12),
	datad => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1_combout\);

-- Location: LCCOMB_X25_Y24_N22
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12)))) # (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1_combout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\);

-- Location: LCFF_X25_Y24_N9
\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X25_Y24_N8
\cpu_readdata[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[2]~2_combout\ = (\cpu_readdata~37_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & !\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata~37_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \cpu_readdata[2]~2_combout\);

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_writedata[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_writedata(5),
	combout => \ext_writedata~combout\(5));

-- Location: LCCOMB_X29_Y17_N14
\cpu_readdata[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[5]~18_combout\ = (\cpu_readdata[2]~2_combout\ & (((\cpu_readdata[2]~3_combout\)))) # (!\cpu_readdata[2]~2_combout\ & ((\cpu_readdata[2]~3_combout\ & (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37~portadataout\)) # 
-- (!\cpu_readdata[2]~3_combout\ & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37~portadataout\,
	datab => \cpu_readdata[2]~2_combout\,
	datac => \cpu_readdata[2]~3_combout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	combout => \cpu_readdata[5]~18_combout\);

-- Location: M4K_X13_Y18
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y17_N0
\cpu_readdata[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[5]~19_combout\ = (\cpu_readdata[2]~2_combout\ & ((\cpu_readdata[5]~18_combout\ & (\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(5))) # (!\cpu_readdata[5]~18_combout\ & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21~portadataout\))))) # (!\cpu_readdata[2]~2_combout\ & (((\cpu_readdata[5]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datab => \cpu_readdata[2]~2_combout\,
	datac => \cpu_readdata[5]~18_combout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	combout => \cpu_readdata[5]~19_combout\);

-- Location: LCFF_X29_Y17_N1
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \cpu_readdata[5]~19_combout\,
	ena => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(5));

-- Location: LCCOMB_X29_Y16_N0
\CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\ = (\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\cpu_readdata[5]~19_combout\))) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(5),
	datac => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datad => \cpu_readdata[5]~19_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\);

-- Location: LCCOMB_X30_Y16_N0
\CPU|CONTROL_BLOCK|Equal0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal0~12_combout\ = (\CPU|CONTROL_BLOCK|Equal0~9_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\ & (\CPU|CONTROL_BLOCK|Equal0~8_combout\ & \CPU|CONTROL_BLOCK|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal0~9_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal0~8_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal0~11_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal0~12_combout\);

-- Location: LCCOMB_X30_Y16_N30
\CPU|CONTROL_BLOCK|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal7~0_combout\ = (\CPU|CONTROL_BLOCK|Equal0~12_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & !\CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|Equal0~12_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal7~0_combout\);

-- Location: LCCOMB_X25_Y16_N12
\CPU|CONTROL_BLOCK|next_state.TO_R~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.TO_R~0_combout\ = (\CPU|CONTROL_BLOCK|Equal9~0_combout\ & (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & \CPU|CONTROL_BLOCK|Equal7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal9~0_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal7~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.TO_R~0_combout\);

-- Location: LCFF_X25_Y16_N13
\CPU|CONTROL_BLOCK|curr_state.TO_R\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.TO_R~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.TO_R~regout\);

-- Location: LCCOMB_X30_Y16_N6
\CPU|CONTROL_BLOCK|next_state.SWAP_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.SWAP_0~0_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\ & (\CPU|CONTROL_BLOCK|Equal0~12_combout\ & (\CPU|CONTROL_BLOCK|Equal6~0_combout\ & \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal0~12_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal6~0_combout\,
	datad => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.SWAP_0~0_combout\);

-- Location: LCFF_X30_Y16_N7
\CPU|CONTROL_BLOCK|curr_state.SWAP_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.SWAP_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\);

-- Location: LCCOMB_X27_Y16_N6
\CPU|CONTROL_BLOCK|WideOr5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr5~combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\) # ((\CPU|CONTROL_BLOCK|curr_state.TO_R~regout\) # ((\CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.TO_R~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr5~combout\);

-- Location: LCCOMB_X24_Y20_N0
\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~0_combout\))) # (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~0_combout\);

-- Location: LCCOMB_X27_Y17_N16
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13)))) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(13),
	datab => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13),
	datac => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~0_combout\);

-- Location: LCCOMB_X27_Y17_N2
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~0_combout\ & ((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(13)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~0_combout\ & 
-- (\cpu_readdata[13]~7_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[13]~7_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(13),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1_combout\);

-- Location: LCCOMB_X25_Y24_N16
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13))) # (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13),
	datad => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\);

-- Location: LCFF_X25_Y24_N11
\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X27_Y25_N14
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\CPU|CONTROL_BLOCK|WideOr17~combout\) # ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15))))) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datac => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(15),
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~1_combout\);

-- Location: LCCOMB_X27_Y25_N16
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~1_combout\ & (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(15))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~1_combout\ & 
-- ((\cpu_readdata[15]~33_combout\))))) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(15),
	datab => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~1_combout\,
	datad => \cpu_readdata[15]~33_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2_combout\);

-- Location: LCCOMB_X25_Y24_N26
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15)))) # (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3_combout\);

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reset_n~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reset_n,
	combout => \reset_n~combout\);

-- Location: CLKCTRL_G1
\reset_n~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset_n~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset_n~clkctrl_outclk\);

-- Location: LCFF_X25_Y24_N27
\last_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => last_address(15));

-- Location: LCFF_X25_Y24_N15
\last_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => last_address(13));

-- Location: LCCOMB_X25_Y24_N0
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14)))) # (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1_combout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14),
	datad => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2_combout\);

-- Location: LCFF_X25_Y24_N1
\last_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => last_address(14));

-- Location: LCCOMB_X25_Y24_N28
\LessThan3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan3~1_combout\ = (last_address(13)) # (last_address(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => last_address(13),
	datac => last_address(14),
	combout => \LessThan3~1_combout\);

-- Location: LCCOMB_X25_Y24_N14
\cpu_readdata~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata~36_combout\ = (\LessThan3~0_combout\ & (((!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\ & !\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2_combout\)))) # (!\LessThan3~0_combout\ & (!\LessThan3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan3~0_combout\,
	datab => \LessThan3~1_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2_combout\,
	combout => \cpu_readdata~36_combout\);

-- Location: LCCOMB_X25_Y24_N6
\cpu_readdata~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata~37_combout\ = (\cpu_readdata~36_combout\ & ((\LessThan3~0_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3_combout\))) # (!\LessThan3~0_combout\ & (last_address(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan3~0_combout\,
	datab => last_address(15),
	datac => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3_combout\,
	datad => \cpu_readdata~36_combout\,
	combout => \cpu_readdata~37_combout\);

-- Location: LCCOMB_X25_Y24_N10
\cpu_readdata[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[2]~3_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1)) # (\cpu_readdata~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \cpu_readdata~37_combout\,
	combout => \cpu_readdata[2]~3_combout\);

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_writedata[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_writedata(2),
	combout => \ext_writedata~combout\(2));

-- Location: M4K_X52_Y25
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y25_N8
\cpu_readdata[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[2]~12_combout\ = (\cpu_readdata[2]~2_combout\ & ((\cpu_readdata[2]~3_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))) # (!\cpu_readdata[2]~2_combout\ & (!\cpu_readdata[2]~3_combout\ & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~2_combout\,
	datab => \cpu_readdata[2]~3_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18~portadataout\,
	combout => \cpu_readdata[2]~12_combout\);

-- Location: M4K_X26_Y33
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode650w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode650w\(2),
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y19_N22
\cpu_readdata[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[2]~13_combout\ = (\cpu_readdata[2]~3_combout\ & ((\cpu_readdata[2]~12_combout\ & ((\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(2)))) # (!\cpu_readdata[2]~12_combout\ & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) # (!\cpu_readdata[2]~3_combout\ & (\cpu_readdata[2]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[2]~3_combout\,
	datab => \cpu_readdata[2]~12_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34~portadataout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \cpu_readdata[2]~13_combout\);

-- Location: LCFF_X31_Y19_N9
\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \cpu_readdata[2]~13_combout\,
	sload => VCC,
	ena => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2));

-- Location: LCCOMB_X31_Y16_N18
\CPU|CONTROL_BLOCK|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|Equal3~2_combout\ = (\CPU|CONTROL_BLOCK|Equal1~0_combout\ & ((\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\cpu_readdata[2]~13_combout\))) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2),
	datac => \cpu_readdata[2]~13_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal1~0_combout\,
	combout => \CPU|CONTROL_BLOCK|Equal3~2_combout\);

-- Location: LCCOMB_X28_Y21_N14
\CPU|OPERATIVE_BLOCK|ALU|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Equal2~1_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux6~5_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Mux8~5_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\) # (\CPU|OPERATIVE_BLOCK|ALU|Mux7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux6~5_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux8~5_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux7~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Equal2~1_combout\);

-- Location: LCCOMB_X28_Y21_N4
\CPU|OPERATIVE_BLOCK|ALU|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Equal2~3_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux14~5_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Mux11~5_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Mux10~5_combout\) # (\CPU|OPERATIVE_BLOCK|ALU|Mux9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux14~5_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux11~5_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux10~5_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux9~5_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Equal2~3_combout\);

-- Location: LCCOMB_X28_Y21_N0
\CPU|OPERATIVE_BLOCK|ALU|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Equal2~2_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Mux3~5_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Mux12~5_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\) # (\CPU|OPERATIVE_BLOCK|ALU|Mux15~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux3~5_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux12~5_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux15~10_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Equal2~2_combout\);

-- Location: LCCOMB_X28_Y21_N22
\CPU|OPERATIVE_BLOCK|ALU|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Equal2~4_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Equal2~0_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Equal2~1_combout\) # ((\CPU|OPERATIVE_BLOCK|ALU|Equal2~3_combout\) # (\CPU|OPERATIVE_BLOCK|ALU|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Equal2~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Equal2~1_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Equal2~3_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal2~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Equal2~4_combout\);

-- Location: LCCOMB_X28_Y21_N8
\CPU|CONTROL_BLOCK|next_state.IF_TRUE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.IF_TRUE~0_combout\ = (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & (\CPU|CONTROL_BLOCK|Equal3~2_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux16~1_combout\) # (\CPU|OPERATIVE_BLOCK|ALU|Equal2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux16~1_combout\,
	datab => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal3~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal2~4_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.IF_TRUE~0_combout\);

-- Location: LCFF_X28_Y21_N9
\CPU|CONTROL_BLOCK|curr_state.IF_TRUE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.IF_TRUE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.IF_TRUE~regout\);

-- Location: LCCOMB_X28_Y21_N16
\CPU|CONTROL_BLOCK|next_state.IF_FALSE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.IF_FALSE~0_combout\ = (!\CPU|OPERATIVE_BLOCK|ALU|Mux16~1_combout\ & (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & (\CPU|CONTROL_BLOCK|Equal3~2_combout\ & !\CPU|OPERATIVE_BLOCK|ALU|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Mux16~1_combout\,
	datab => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datac => \CPU|CONTROL_BLOCK|Equal3~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal2~4_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.IF_FALSE~0_combout\);

-- Location: LCFF_X28_Y21_N17
\CPU|CONTROL_BLOCK|curr_state.IF_FALSE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.IF_FALSE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\);

-- Location: LCCOMB_X27_Y16_N28
\CPU|CONTROL_BLOCK|WideNor0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideNor0~2_combout\ = (\CPU|CONTROL_BLOCK|WideNor0~1_combout\ & (!\CPU|CONTROL_BLOCK|curr_state.IF_TRUE~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\ & !\CPU|CONTROL_BLOCK|curr_state.LIT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideNor0~1_combout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.IF_TRUE~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.LIT~regout\,
	combout => \CPU|CONTROL_BLOCK|WideNor0~2_combout\);

-- Location: LCCOMB_X30_Y16_N16
\CPU|CONTROL_BLOCK|WideNor0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideNor0~0_combout\ = (!\CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\ & \CPU|CONTROL_BLOCK|curr_state.RESET~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	combout => \CPU|CONTROL_BLOCK|WideNor0~0_combout\);

-- Location: LCCOMB_X27_Y16_N10
\CPU|CONTROL_BLOCK|next_state.CALL~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ = (!\cpu_reset_n~6_combout\ & (\CPU|CONTROL_BLOCK|WideNor0~2_combout\ & (\CPU|CONTROL_BLOCK|WideNor0~0_combout\ & \CPU|CONTROL_BLOCK|Selector1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_reset_n~6_combout\,
	datab => \CPU|CONTROL_BLOCK|WideNor0~2_combout\,
	datac => \CPU|CONTROL_BLOCK|WideNor0~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Selector1~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\);

-- Location: LCCOMB_X28_Y17_N16
\CPU|CONTROL_BLOCK|next_state.BRANCH~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.BRANCH~0_combout\ = (\CPU|CONTROL_BLOCK|Equal0~13_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & !\CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal0~13_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.BRANCH~0_combout\);

-- Location: LCFF_X28_Y17_N17
\CPU|CONTROL_BLOCK|curr_state.BRANCH\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.BRANCH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.BRANCH~regout\);

-- Location: LCCOMB_X28_Y17_N10
\CPU|CONTROL_BLOCK|WideOr17\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr17~combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\) # ((\CPU|CONTROL_BLOCK|curr_state.BRANCH~regout\) # (\CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.BRANCH~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr17~combout\);

-- Location: LCCOMB_X31_Y17_N26
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0)))) # (!\CPU|CONTROL_BLOCK|WideOr18~combout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0),
	datab => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0),
	datad => \CPU|CONTROL_BLOCK|WideOr18~combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0_combout\);

-- Location: LCCOMB_X31_Y17_N28
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0_combout\ & (((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(0)) # (!\CPU|CONTROL_BLOCK|WideOr17~combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0_combout\ & 
-- (\cpu_readdata[0]~9_combout\ & (\CPU|CONTROL_BLOCK|WideOr17~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[0]~9_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr17~combout\,
	datad => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(0),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1_combout\);

-- Location: LCCOMB_X25_Y24_N18
\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\ = (\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0)))) # (!\CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1_combout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0),
	combout => \CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

-- Location: M4K_X26_Y9
\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008744445888220102001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\,
	portbdatain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\,
	portaaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\,
	portbaddr => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\,
	portbdataout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N10
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	datac => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	combout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: LCFF_X24_Y16_N11
\PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGRAM_MEMORY|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_writedata[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_writedata(3),
	combout => \ext_writedata~combout\(3));

-- Location: M4K_X52_Y10
\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12288,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12288,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode2|w_anode642w[2]~0_combout\,
	portbrewe => \MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode642w[2]~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portbdatain => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAIN_bus\,
	portaaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\,
	portbdataout => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y17_N2
\cpu_readdata[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_readdata[3]~15_combout\ = (\cpu_readdata[3]~14_combout\ & ((\PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(3)) # ((!\cpu_readdata[2]~2_combout\)))) # (!\cpu_readdata[3]~14_combout\ & (((\cpu_readdata[2]~2_combout\ & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_readdata[3]~14_combout\,
	datab => \PROGRAM_MEMORY|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datac => \cpu_readdata[2]~2_combout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19~portadataout\,
	combout => \cpu_readdata[3]~15_combout\);

-- Location: LCCOMB_X27_Y20_N22
\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ = (\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\cpu_readdata[3]~15_combout\)) # (!\CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datab => \cpu_readdata[3]~15_combout\,
	datac => \CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3),
	combout => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\);

-- Location: LCCOMB_X25_Y16_N26
\CPU|CONTROL_BLOCK|next_state.ALU_ADD~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.ALU_ADD~0_combout\ = (\CPU|CONTROL_BLOCK|Equal15~0_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & \CPU|CONTROL_BLOCK|Equal0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Equal15~0_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datac => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal0~16_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.ALU_ADD~0_combout\);

-- Location: LCFF_X25_Y16_N27
\CPU|CONTROL_BLOCK|curr_state.ALU_ADD\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.ALU_ADD~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.ALU_ADD~regout\);

-- Location: LCCOMB_X25_Y16_N30
\CPU|CONTROL_BLOCK|WideOr9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr9~0_combout\ = (!\CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.ALU_ADD~regout\ & (!\CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL~regout\ & \CPU|CONTROL_BLOCK|WideOr6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\,
	datab => \CPU|CONTROL_BLOCK|curr_state.ALU_ADD~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL~regout\,
	datad => \CPU|CONTROL_BLOCK|WideOr6~0_combout\,
	combout => \CPU|CONTROL_BLOCK|WideOr9~0_combout\);

-- Location: LCCOMB_X25_Y16_N14
\CPU|CONTROL_BLOCK|next_state.DROP~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.DROP~0_combout\ = (\CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ & (\CPU|CONTROL_BLOCK|Equal0~12_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\ & \CPU|CONTROL_BLOCK|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	datab => \CPU|CONTROL_BLOCK|Equal0~12_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	datad => \CPU|CONTROL_BLOCK|Equal6~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.DROP~0_combout\);

-- Location: LCFF_X25_Y16_N15
\CPU|CONTROL_BLOCK|curr_state.DROP\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.DROP~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.DROP~regout\);

-- Location: LCCOMB_X25_Y16_N0
\CPU|CONTROL_BLOCK|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr2~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.STORE_1~regout\) # ((\CPU|CONTROL_BLOCK|curr_state.DROP~regout\) # (\CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|curr_state.STORE_1~regout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.DROP~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\,
	combout => \CPU|CONTROL_BLOCK|WideOr2~0_combout\);

-- Location: LCCOMB_X22_Y17_N0
\CPU|CONTROL_BLOCK|WideOr2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideOr2~4_combout\ = ((\CPU|CONTROL_BLOCK|WideOr2~0_combout\) # (\CPU|CONTROL_BLOCK|WideOr2~3_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr2~0_combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	combout => \CPU|CONTROL_BLOCK|WideOr2~4_combout\);

-- Location: LCCOMB_X22_Y17_N18
\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~12_combout\ = ((\CPU|CONTROL_BLOCK|WideOr2~4_combout\ $ (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2) $ (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~11\)))) 
-- # (GND)
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\ = CARRY((\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2) & !\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~11\)) # 
-- (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2)) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr2~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~11\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~12_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\);

-- Location: LCFF_X22_Y17_N19
\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~12_combout\,
	aclr => \CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\,
	ena => \CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2));

-- Location: LCCOMB_X22_Y17_N22
\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~16_combout\ = ((\CPU|CONTROL_BLOCK|WideOr2~4_combout\ $ (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) $ (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~15\)))) 
-- # (GND)
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\ = CARRY((\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) & !\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~15\)) # 
-- (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4)) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr2~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~15\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~16_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\);

-- Location: LCFF_X22_Y17_N23
\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~16_combout\,
	aclr => \CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\,
	ena => \CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4));

-- Location: LCCOMB_X22_Y17_N24
\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~18_combout\ = (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & ((\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\)) # 
-- (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\ & VCC)))) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & ((\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\) # (GND))) # (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\))))
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~19\ = CARRY((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & (\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & !\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\)) # 
-- (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & ((\CPU|CONTROL_BLOCK|WideOr2~4_combout\) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5),
	datab => \CPU|CONTROL_BLOCK|WideOr2~4_combout\,
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~18_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~19\);

-- Location: LCCOMB_X22_Y17_N26
\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~20_combout\ = ((\CPU|CONTROL_BLOCK|WideOr2~4_combout\ $ (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6) $ (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~19\)))) 
-- # (GND)
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~21\ = CARRY((\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6) & !\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~19\)) # 
-- (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\ & ((\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6)) # (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr2~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6),
	datad => VCC,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~19\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~20_combout\,
	cout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~21\);

-- Location: LCFF_X22_Y17_N27
\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~20_combout\,
	aclr => \CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\,
	ena => \CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6));

-- Location: LCCOMB_X22_Y17_N28
\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]~22_combout\ = \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7) $ (\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~21\ $ (!\CPU|CONTROL_BLOCK|WideOr2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7),
	datad => \CPU|CONTROL_BLOCK|WideOr2~4_combout\,
	cin => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~21\,
	combout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]~22_combout\);

-- Location: LCFF_X22_Y17_N29
\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]~22_combout\,
	aclr => \CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\,
	ena => \CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7));

-- Location: LCFF_X22_Y17_N25
\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~18_combout\,
	aclr => \CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\,
	ena => \CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5));

-- Location: LCCOMB_X22_Y17_N6
\cpu_reset_n~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_reset_n~5_combout\ = (\cpu_reset_n~4_combout\ & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7) & (!\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & !\CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_reset_n~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7),
	datac => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5),
	datad => \CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6),
	combout => \cpu_reset_n~5_combout\);

-- Location: LCCOMB_X22_Y20_N8
\cpu_reset_n~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_reset_n~0_combout\ = (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) & (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) & 
-- !\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4),
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1),
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2),
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3),
	combout => \cpu_reset_n~0_combout\);

-- Location: LCCOMB_X22_Y20_N26
\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]~22_combout\ = \CPU|CONTROL_BLOCK|WideOr4~combout\ $ (\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~21\ $ (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7),
	cin => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~21\,
	combout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]~22_combout\);

-- Location: LCFF_X22_Y20_N27
\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]~22_combout\,
	aclr => \CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\,
	ena => \CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7));

-- Location: LCCOMB_X22_Y20_N2
\cpu_reset_n~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_reset_n~1_combout\ = (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & (\cpu_reset_n~0_combout\ & (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) & 
-- !\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5),
	datab => \cpu_reset_n~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6),
	datad => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7),
	combout => \cpu_reset_n~1_combout\);

-- Location: LCCOMB_X22_Y20_N28
\cpu_reset_n~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_reset_n~2_combout\ = (\cpu_reset_n~1_combout\ & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0) & (!\CPU|CONTROL_BLOCK|WideOr4~combout\ & \CPU|CONTROL_BLOCK|WideOr5~combout\)) # 
-- (!\CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0) & (\CPU|CONTROL_BLOCK|WideOr4~combout\ & !\CPU|CONTROL_BLOCK|WideOr5~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0),
	datab => \cpu_reset_n~1_combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => \CPU|CONTROL_BLOCK|WideOr5~combout\,
	combout => \cpu_reset_n~2_combout\);

-- Location: LCCOMB_X22_Y20_N6
\cpu_reset_n~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_reset_n~6_combout\ = ((\cpu_reset_n~2_combout\) # ((\cpu_reset_n~3_combout\ & \cpu_reset_n~5_combout\))) # (!\reset_n~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_reset_n~3_combout\,
	datab => \cpu_reset_n~5_combout\,
	datac => \reset_n~combout\,
	datad => \cpu_reset_n~2_combout\,
	combout => \cpu_reset_n~6_combout\);

-- Location: LCCOMB_X27_Y16_N22
\CPU|CONTROL_BLOCK|WideNor0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|WideNor0~3_combout\ = ((\CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\) # (!\CPU|CONTROL_BLOCK|curr_state.RESET~regout\)) # (!\CPU|CONTROL_BLOCK|Selector1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|Selector1~0_combout\,
	datac => \CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\,
	datad => \CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	combout => \CPU|CONTROL_BLOCK|WideNor0~3_combout\);

-- Location: LCCOMB_X28_Y17_N2
\CPU|CONTROL_BLOCK|next_state.CALL~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ = (\CPU|CONTROL_BLOCK|WideNor0~2_combout\ & (!\cpu_reset_n~6_combout\ & (!\CPU|CONTROL_BLOCK|WideNor0~3_combout\ & !\CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideNor0~2_combout\,
	datab => \cpu_reset_n~6_combout\,
	datac => \CPU|CONTROL_BLOCK|WideNor0~3_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\,
	combout => \CPU|CONTROL_BLOCK|next_state.CALL~1_combout\);

-- Location: LCFF_X28_Y17_N3
\CPU|CONTROL_BLOCK|curr_state.CALL\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\);

-- Location: LCCOMB_X31_Y17_N4
\CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux15~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0))) # (!\CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0),
	datab => \CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0),
	combout => \CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux15~0_combout\);

-- Location: LCCOMB_X29_Y18_N18
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~8_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ 
-- & ((\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8)))) # (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\ & (\CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8),
	datab => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8),
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~6_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~8_combout\);

-- Location: LCCOMB_X29_Y18_N4
\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~8_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~9_combout\) # ((!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\)))) # 
-- (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~8_combout\ & (((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\ & \cpu_readdata[8]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~9_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~8_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~7_combout\,
	datad => \cpu_readdata[8]~25_combout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\);

-- Location: LCCOMB_X29_Y18_N30
\CPU|OPERATIVE_BLOCK|ALU|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Equal1~0_combout\ = (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\ & !\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Equal1~0_combout\);

-- Location: LCCOMB_X31_Y19_N14
\CPU|OPERATIVE_BLOCK|ALU|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Equal1~3_combout\ = (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\ & !\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Equal1~3_combout\);

-- Location: LCCOMB_X29_Y17_N4
\CPU|OPERATIVE_BLOCK|ALU|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Equal1~2_combout\ = (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & (!\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ & !\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\,
	datab => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Equal1~2_combout\);

-- Location: LCCOMB_X29_Y19_N26
\CPU|OPERATIVE_BLOCK|ALU|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Equal1~4_combout\ = (\CPU|OPERATIVE_BLOCK|ALU|Equal1~1_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Equal1~0_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Equal1~3_combout\ & \CPU|OPERATIVE_BLOCK|ALU|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|ALU|Equal1~1_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Equal1~0_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Equal1~3_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal1~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Equal1~4_combout\);

-- Location: LCCOMB_X29_Y19_N24
\CPU|OPERATIVE_BLOCK|ALU|A_positive\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\ = (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\) # (\CPU|OPERATIVE_BLOCK|ALU|Equal1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Equal1~4_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\);

-- Location: LCCOMB_X28_Y18_N4
\CPU|OPERATIVE_BLOCK|ALU|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~8_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (((\CPU|CONTROL_BLOCK|WideOr8~combout\) # (\CPU|OPERATIVE_BLOCK|ALU|Add0~0_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & 
-- (!\CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\ & (!\CPU|CONTROL_BLOCK|WideOr8~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	datac => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Add0~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~8_combout\);

-- Location: LCCOMB_X28_Y18_N30
\CPU|OPERATIVE_BLOCK|ALU|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ = (\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~8_combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\ & \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0))) # 
-- (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~8_combout\ & ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\) # (\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0)))))) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux1~8_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0),
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\);

-- Location: LCCOMB_X28_Y18_N0
\CPU|OPERATIVE_BLOCK|ALU|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~10_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (\CPU|CONTROL_BLOCK|WideOr8~combout\)) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|CONTROL_BLOCK|WideOr8~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|sub[0]~0_combout\))) 
-- # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|sub[0]~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~10_combout\);

-- Location: LCCOMB_X28_Y18_N10
\CPU|OPERATIVE_BLOCK|ALU|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~11_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~10_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\)) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux1~10_combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|ALU|Add0~0_combout\))))) # (!\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux1~10_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Add0~0_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~11_combout\);

-- Location: LCCOMB_X28_Y18_N20
\CPU|OPERATIVE_BLOCK|ALU|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux16~0_combout\ = (\CPU|CONTROL_BLOCK|WideOr6~combout\ & (\CPU|CONTROL_BLOCK|WideOr7~combout\)) # (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|CONTROL_BLOCK|WideOr7~combout\ & (\CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\)) # 
-- (!\CPU|CONTROL_BLOCK|WideOr7~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr7~combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux1~11_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux16~0_combout\);

-- Location: LCCOMB_X29_Y20_N28
\CPU|OPERATIVE_BLOCK|ALU|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ = (\CPU|CONTROL_BLOCK|WideOr9~4_combout\ & ((\CPU|CONTROL_BLOCK|WideOr8~combout\ & (\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\)) # (!\CPU|CONTROL_BLOCK|WideOr8~combout\ & 
-- ((\CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr8~combout\,
	datab => \CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~10_combout\,
	datad => \CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\);

-- Location: LCCOMB_X28_Y18_N6
\CPU|OPERATIVE_BLOCK|ALU|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|ALU|Mux16~1_combout\ = (\CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux16~0_combout\ & ((\CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\))) # (!\CPU|OPERATIVE_BLOCK|ALU|Mux16~0_combout\ & 
-- (\CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\)))) # (!\CPU|CONTROL_BLOCK|WideOr6~combout\ & (((\CPU|OPERATIVE_BLOCK|ALU|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|CONTROL_BLOCK|WideOr6~combout\,
	datab => \CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\,
	datac => \CPU|OPERATIVE_BLOCK|ALU|Mux16~0_combout\,
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\,
	combout => \CPU|OPERATIVE_BLOCK|ALU|Mux16~1_combout\);

-- Location: LCCOMB_X28_Y18_N16
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[0]~feeder_combout\ = \CPU|OPERATIVE_BLOCK|ALU|Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|OPERATIVE_BLOCK|ALU|Mux16~1_combout\,
	combout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[0]~feeder_combout\);

-- Location: LCFF_X28_Y18_N17
\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0));

-- Location: LCCOMB_X31_Y17_N2
\CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux15~0_combout\ = (\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & (\CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0))) # (!\CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- ((\CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0),
	datac => \CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0),
	datad => \CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	combout => \CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux15~0_combout\);

-- Location: LCFF_X20_Y20_N19
\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ext_address~combout\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: LCCOMB_X20_Y20_N4
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[0]~0_combout\ = (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0\))) # (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0\,
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[0]~0_combout\);

-- Location: LCCOMB_X20_Y20_N14
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[0]~1_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[0]~0_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0\ & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[0]~0_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[0]~1_combout\);

-- Location: LCCOMB_X20_Y20_N24
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[1]~2_combout\ = (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0\))) # (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0\,
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[1]~2_combout\);

-- Location: LCCOMB_X20_Y20_N10
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[1]~3_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[1]~2_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0\ & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[1]~2_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[1]~3_combout\);

-- Location: LCCOMB_X25_Y21_N8
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[2]~4_combout\ = (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0\))) # (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0\,
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[2]~4_combout\);

-- Location: LCCOMB_X25_Y21_N10
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[2]~5_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[2]~4_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[2]~4_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[2]~5_combout\);

-- Location: LCCOMB_X25_Y22_N0
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[3]~6_combout\ = (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0\)) # (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[3]~6_combout\);

-- Location: LCCOMB_X25_Y22_N10
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[3]~7_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[3]~6_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[3]~6_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[3]~7_combout\);

-- Location: LCCOMB_X25_Y21_N4
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[4]~8_combout\ = (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0\))) # (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0\,
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[4]~8_combout\);

-- Location: LCCOMB_X25_Y21_N22
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[4]~9_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[4]~8_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[4]~8_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[4]~9_combout\);

-- Location: LCCOMB_X20_Y20_N28
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[5]~10_combout\ = (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0\))) # (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0\,
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[5]~10_combout\);

-- Location: LCCOMB_X20_Y20_N22
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[5]~11_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[5]~10_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0\ & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[5]~10_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[5]~11_combout\);

-- Location: LCCOMB_X20_Y20_N8
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[6]~12_combout\ = (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0\)) # (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0\,
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[6]~12_combout\);

-- Location: LCCOMB_X20_Y20_N2
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[6]~13_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[6]~12_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0\ & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[6]~12_combout\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[6]~13_combout\);

-- Location: LCCOMB_X25_Y21_N24
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[7]~14_combout\ = (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0\))) # (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0\,
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[7]~14_combout\);

-- Location: LCCOMB_X25_Y21_N18
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[7]~15_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[7]~14_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[7]~14_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[7]~15_combout\);

-- Location: LCCOMB_X25_Y21_N12
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[8]~16_combout\ = (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0\)) # (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0\,
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[8]~16_combout\);

-- Location: LCCOMB_X25_Y21_N30
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[8]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[8]~17_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[8]~16_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[8]~16_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[8]~17_combout\);

-- Location: LCCOMB_X25_Y22_N12
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[9]~18_combout\ = (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0\)) # (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[9]~18_combout\);

-- Location: LCCOMB_X25_Y22_N22
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[9]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[9]~19_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[9]~18_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0\ & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[9]~18_combout\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[9]~19_combout\);

-- Location: LCCOMB_X20_Y20_N12
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[10]~20_combout\ = (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0\)) # (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0\,
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[10]~20_combout\);

-- Location: LCCOMB_X20_Y20_N30
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[10]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[10]~21_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[10]~20_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0\ & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[10]~20_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[10]~21_combout\);

-- Location: LCCOMB_X25_Y21_N0
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[11]~22_combout\ = (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0\)) # (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0\,
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[11]~22_combout\);

-- Location: LCCOMB_X25_Y21_N26
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[11]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[11]~23_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[11]~22_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0\ & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0\,
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[11]~22_combout\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[11]~23_combout\);

-- Location: LCCOMB_X25_Y22_N24
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[12]~24_combout\ = (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0\))) # (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[12]~24_combout\);

-- Location: LCCOMB_X25_Y22_N2
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[12]~25_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[12]~24_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[12]~24_combout\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[12]~25_combout\);

-- Location: LCCOMB_X25_Y21_N28
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[13]~26_combout\ = (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0\))) # (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0\,
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[13]~26_combout\);

-- Location: LCCOMB_X25_Y21_N14
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[13]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[13]~27_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[13]~26_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0\,
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[13]~26_combout\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[13]~27_combout\);

-- Location: LCCOMB_X25_Y21_N16
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[14]~28_combout\ = (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0\)) # (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0\,
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[14]~28_combout\);

-- Location: LCCOMB_X25_Y21_N2
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[14]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[14]~29_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[14]~28_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0\ & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[14]~28_combout\,
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[14]~29_combout\);

-- Location: LCCOMB_X20_Y20_N0
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[15]~30_combout\ = (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0\)) # (!\MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0) & ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0\,
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[15]~30_combout\);

-- Location: LCCOMB_X20_Y20_N18
\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[15]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[15]~31_combout\ = (\MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[15]~30_combout\) # ((\MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0\ & 
-- \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0\,
	datac => \MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[15]~30_combout\,
	combout => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[15]~31_combout\);

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tms~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

-- Location: LCCOMB_X11_Y19_N0
\auto_hub|~GND\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X15_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X15_Y16_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_address[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_address(14));

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ext_address[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ext_address(15));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ext_readdata[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ext_readdata(0));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ext_readdata[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ext_readdata(1));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ext_readdata[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ext_readdata(2));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ext_readdata[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ext_readdata(3));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ext_readdata[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ext_readdata(4));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ext_readdata[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ext_readdata(5));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ext_readdata[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ext_readdata(6));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ext_readdata[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ext_readdata(7));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ext_readdata[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[8]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ext_readdata(8));

-- Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ext_readdata[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ext_readdata(9));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ext_readdata[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[10]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ext_readdata(10));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ext_readdata[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[11]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ext_readdata(11));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ext_readdata[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ext_readdata(12));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ext_readdata[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ext_readdata(13));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ext_readdata[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ext_readdata(14));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ext_readdata[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MAIN_MEMORY|altsyncram_component|auto_generated|mux5|result_node[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ext_readdata(15));

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\altera_reserved_tdo~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


