{
  "design": {
    "design_info": {
      "boundary_crc": "0xE0585499F80DE206",
      "device": "xcve2802-vsvh1760-2MP-e-S",
      "gen_directory": "../../../../SimpleVek280Example_project.gen/sources_1/bd/2025",
      "name": "AxiSocVersalCpuCore",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "CIPS_0": "",
      "Master_NoC": "",
      "noc_lpddr0": "",
      "ai_engine_0": "",
      "ConfigNoc": "",
      "noc_lpddr1": "",
      "noc_lpddr2": "",
      "aggr_noc": ""
    },
    "interface_ports": {
      "ch0_lpddr4_trip1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "ch0_lpddr4_trip1_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "ch0_lpddr4_trip1_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "ch0_lpddr4_trip1_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "ch0_lpddr4_trip1_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "ch0_lpddr4_trip1_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "ch0_lpddr4_trip1_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "ch0_lpddr4_trip1_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "ch0_lpddr4_trip1_cs_a",
            "direction": "O"
          },
          "CK_T_A": {
            "physical_name": "ch0_lpddr4_trip1_ck_t_a",
            "direction": "O"
          },
          "CK_C_A": {
            "physical_name": "ch0_lpddr4_trip1_ck_c_a",
            "direction": "O"
          },
          "CKE_A": {
            "physical_name": "ch0_lpddr4_trip1_cke_a",
            "direction": "O"
          },
          "DMI_A": {
            "physical_name": "ch0_lpddr4_trip1_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "ch0_lpddr4_trip1_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ch0_lpddr4_trip1_reset_n",
            "direction": "O"
          }
        }
      },
      "ch1_lpddr4_trip1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "ch1_lpddr4_trip1_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "ch1_lpddr4_trip1_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "ch1_lpddr4_trip1_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "ch1_lpddr4_trip1_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "ch1_lpddr4_trip1_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "ch1_lpddr4_trip1_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "ch1_lpddr4_trip1_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "ch1_lpddr4_trip1_cs_a",
            "direction": "O"
          },
          "CK_T_A": {
            "physical_name": "ch1_lpddr4_trip1_ck_t_a",
            "direction": "O"
          },
          "CK_C_A": {
            "physical_name": "ch1_lpddr4_trip1_ck_c_a",
            "direction": "O"
          },
          "CKE_A": {
            "physical_name": "ch1_lpddr4_trip1_cke_a",
            "direction": "O"
          },
          "DMI_A": {
            "physical_name": "ch1_lpddr4_trip1_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "ch1_lpddr4_trip1_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ch1_lpddr4_trip1_reset_n",
            "direction": "O"
          }
        }
      },
      "lpddr4_clk1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "lpddr4_clk1_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "lpddr4_clk1_clk_n",
            "direction": "I"
          }
        }
      },
      "ch0_lpddr4_trip2": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "ch0_lpddr4_trip2_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "ch0_lpddr4_trip2_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "ch0_lpddr4_trip2_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "ch0_lpddr4_trip2_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "ch0_lpddr4_trip2_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "ch0_lpddr4_trip2_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "ch0_lpddr4_trip2_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "ch0_lpddr4_trip2_cs_a",
            "direction": "O"
          },
          "CK_T_A": {
            "physical_name": "ch0_lpddr4_trip2_ck_t_a",
            "direction": "O"
          },
          "CK_C_A": {
            "physical_name": "ch0_lpddr4_trip2_ck_c_a",
            "direction": "O"
          },
          "CKE_A": {
            "physical_name": "ch0_lpddr4_trip2_cke_a",
            "direction": "O"
          },
          "DMI_A": {
            "physical_name": "ch0_lpddr4_trip2_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "ch0_lpddr4_trip2_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ch0_lpddr4_trip2_reset_n",
            "direction": "O"
          }
        }
      },
      "ch1_lpddr4_trip2": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "ch1_lpddr4_trip2_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "ch1_lpddr4_trip2_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "ch1_lpddr4_trip2_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "ch1_lpddr4_trip2_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "ch1_lpddr4_trip2_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "ch1_lpddr4_trip2_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "ch1_lpddr4_trip2_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "ch1_lpddr4_trip2_cs_a",
            "direction": "O"
          },
          "CK_T_A": {
            "physical_name": "ch1_lpddr4_trip2_ck_t_a",
            "direction": "O"
          },
          "CK_C_A": {
            "physical_name": "ch1_lpddr4_trip2_ck_c_a",
            "direction": "O"
          },
          "CKE_A": {
            "physical_name": "ch1_lpddr4_trip2_cke_a",
            "direction": "O"
          },
          "DMI_A": {
            "physical_name": "ch1_lpddr4_trip2_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "ch1_lpddr4_trip2_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ch1_lpddr4_trip2_reset_n",
            "direction": "O"
          }
        }
      },
      "lpddr4_clk2": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "lpddr4_clk2_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "lpddr4_clk2_clk_n",
            "direction": "I"
          }
        }
      },
      "ch0_lpddr4_trip3": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "ch0_lpddr4_trip3_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "ch0_lpddr4_trip3_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "ch0_lpddr4_trip3_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "ch0_lpddr4_trip3_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "ch0_lpddr4_trip3_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "ch0_lpddr4_trip3_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "ch0_lpddr4_trip3_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "ch0_lpddr4_trip3_cs_a",
            "direction": "O"
          },
          "CK_T_A": {
            "physical_name": "ch0_lpddr4_trip3_ck_t_a",
            "direction": "O"
          },
          "CK_C_A": {
            "physical_name": "ch0_lpddr4_trip3_ck_c_a",
            "direction": "O"
          },
          "CKE_A": {
            "physical_name": "ch0_lpddr4_trip3_cke_a",
            "direction": "O"
          },
          "DMI_A": {
            "physical_name": "ch0_lpddr4_trip3_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "ch0_lpddr4_trip3_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ch0_lpddr4_trip3_reset_n",
            "direction": "O"
          }
        }
      },
      "ch1_lpddr4_trip3": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "ch1_lpddr4_trip3_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "ch1_lpddr4_trip3_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "ch1_lpddr4_trip3_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "ch1_lpddr4_trip3_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "ch1_lpddr4_trip3_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "ch1_lpddr4_trip3_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "ch1_lpddr4_trip3_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "ch1_lpddr4_trip3_cs_a",
            "direction": "O"
          },
          "CK_T_A": {
            "physical_name": "ch1_lpddr4_trip3_ck_t_a",
            "direction": "O"
          },
          "CK_C_A": {
            "physical_name": "ch1_lpddr4_trip3_ck_c_a",
            "direction": "O"
          },
          "CKE_A": {
            "physical_name": "ch1_lpddr4_trip3_cke_a",
            "direction": "O"
          },
          "DMI_A": {
            "physical_name": "ch1_lpddr4_trip3_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "ch1_lpddr4_trip3_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ch1_lpddr4_trip3_reset_n",
            "direction": "O"
          }
        }
      },
      "lpddr4_clk3": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "lpddr4_clk3_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "lpddr4_clk3_clk_n",
            "direction": "I"
          }
        }
      },
      "dma": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "49"
          },
          "ARUSER_WIDTH": {
            "value": "10"
          },
          "AWUSER_WIDTH": {
            "value": "10"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_m_axi_fpd_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "6"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "dma",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0001FFFFFFFFFFFF",
          "width": "49"
        },
        "bd_attributes": {
          "TYPE": {
            "value": "END_POINT",
            "value_src": "auto"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "dma_araddr",
            "direction": "I",
            "left": "48",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "dma_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "dma_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARID": {
            "physical_name": "dma_arid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "dma_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "dma_arlock",
            "direction": "I"
          },
          "ARPROT": {
            "physical_name": "dma_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "dma_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "dma_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARUSER": {
            "physical_name": "dma_aruser",
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "dma_awaddr",
            "direction": "I",
            "left": "48",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "dma_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "dma_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "dma_awid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "dma_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "dma_awlock",
            "direction": "I"
          },
          "AWPROT": {
            "physical_name": "dma_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "dma_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "dma_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWUSER": {
            "physical_name": "dma_awuser",
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "dma_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "dma_bready",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "dma_rready",
            "direction": "I"
          },
          "WLAST": {
            "physical_name": "dma_wlast",
            "direction": "I"
          },
          "WVALID": {
            "physical_name": "dma_wvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "dma_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "dma_arvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "dma_awready",
            "direction": "O"
          },
          "BID": {
            "physical_name": "dma_bid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "dma_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "dma_bvalid",
            "direction": "O"
          },
          "RID": {
            "physical_name": "dma_rid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "dma_rlast",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "dma_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "dma_rvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "dma_wready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "dma_wdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "dma_wstrb",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "dma_rdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          }
        }
      },
      "dmaCtrl": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "44"
          },
          "ARUSER_WIDTH": {
            "value": "16",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "16",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_m_axi_fpd_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "16",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "dmaCtrl",
        "port_maps": {
          "AWID": {
            "physical_name": "dmaCtrl_awid",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "dmaCtrl_awaddr",
            "direction": "O",
            "left": "43",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "dmaCtrl_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "dmaCtrl_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "dmaCtrl_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "dmaCtrl_awlock",
            "direction": "O"
          },
          "AWCACHE": {
            "physical_name": "dmaCtrl_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "dmaCtrl_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "dmaCtrl_awvalid",
            "direction": "O"
          },
          "AWUSER": {
            "physical_name": "dmaCtrl_awuser",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "dmaCtrl_awready",
            "direction": "I"
          },
          "WLAST": {
            "physical_name": "dmaCtrl_wlast",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "dmaCtrl_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "dmaCtrl_wready",
            "direction": "I"
          },
          "BID": {
            "physical_name": "dmaCtrl_bid",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "dmaCtrl_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "dmaCtrl_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "dmaCtrl_bready",
            "direction": "O"
          },
          "ARID": {
            "physical_name": "dmaCtrl_arid",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "dmaCtrl_araddr",
            "direction": "O",
            "left": "43",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "dmaCtrl_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "dmaCtrl_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "dmaCtrl_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "dmaCtrl_arlock",
            "direction": "O"
          },
          "ARCACHE": {
            "physical_name": "dmaCtrl_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "dmaCtrl_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "dmaCtrl_arvalid",
            "direction": "O"
          },
          "ARUSER": {
            "physical_name": "dmaCtrl_aruser",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "dmaCtrl_arready",
            "direction": "I"
          },
          "RID": {
            "physical_name": "dmaCtrl_rid",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "dmaCtrl_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "dmaCtrl_rlast",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "dmaCtrl_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "dmaCtrl_rready",
            "direction": "O"
          },
          "AWQOS": {
            "physical_name": "dmaCtrl_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "dmaCtrl_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "dmaCtrl_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "dmaCtrl_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "dmaCtrl_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "axiLite": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "44"
          },
          "ARUSER_WIDTH": {
            "value": "16",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "16",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_m_axi_fpd_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "16",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "axiLite",
        "port_maps": {
          "AWID": {
            "physical_name": "axiLite_awid",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "axiLite_awaddr",
            "direction": "O",
            "left": "43",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "axiLite_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "axiLite_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "axiLite_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "axiLite_awlock",
            "direction": "O"
          },
          "AWCACHE": {
            "physical_name": "axiLite_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "axiLite_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "axiLite_awvalid",
            "direction": "O"
          },
          "AWUSER": {
            "physical_name": "axiLite_awuser",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "axiLite_awready",
            "direction": "I"
          },
          "WLAST": {
            "physical_name": "axiLite_wlast",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "axiLite_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "axiLite_wready",
            "direction": "I"
          },
          "BID": {
            "physical_name": "axiLite_bid",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "axiLite_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "axiLite_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "axiLite_bready",
            "direction": "O"
          },
          "ARID": {
            "physical_name": "axiLite_arid",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "axiLite_araddr",
            "direction": "O",
            "left": "43",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "axiLite_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "axiLite_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "axiLite_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "axiLite_arlock",
            "direction": "O"
          },
          "ARCACHE": {
            "physical_name": "axiLite_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "axiLite_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "axiLite_arvalid",
            "direction": "O"
          },
          "ARUSER": {
            "physical_name": "axiLite_aruser",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "axiLite_arready",
            "direction": "I"
          },
          "RID": {
            "physical_name": "axiLite_rid",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "axiLite_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "axiLite_rlast",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "axiLite_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "axiLite_rready",
            "direction": "O"
          },
          "AWQOS": {
            "physical_name": "axiLite_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "axiLite_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "axiLite_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "axiLite_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "axiLite_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "S00_AXIS_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S00_AXIS_0_tdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S00_AXIS_0_tkeep",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S00_AXIS_0_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "S00_AXIS_0_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S00_AXIS_0_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S01_AXIS_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S01_AXIS_0_tdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S01_AXIS_0_tkeep",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S01_AXIS_0_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "S01_AXIS_0_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S01_AXIS_0_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S02_AXIS_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S02_AXIS_0_tdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S02_AXIS_0_tkeep",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S02_AXIS_0_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "S02_AXIS_0_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S02_AXIS_0_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S03_AXIS_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S03_AXIS_0_tdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S03_AXIS_0_tkeep",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S03_AXIS_0_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "S03_AXIS_0_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S03_AXIS_0_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S04_AXIS_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S04_AXIS_0_tdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S04_AXIS_0_tkeep",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S04_AXIS_0_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "S04_AXIS_0_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S04_AXIS_0_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S05_AXIS_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S05_AXIS_0_tdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S05_AXIS_0_tkeep",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S05_AXIS_0_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "S05_AXIS_0_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S05_AXIS_0_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S06_AXIS_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S06_AXIS_0_tdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S06_AXIS_0_tkeep",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S06_AXIS_0_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "S06_AXIS_0_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S06_AXIS_0_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S07_AXIS_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S07_AXIS_0_tdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S07_AXIS_0_tkeep",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S07_AXIS_0_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "S07_AXIS_0_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S07_AXIS_0_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S08_AXIS_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S08_AXIS_0_tdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S08_AXIS_0_tkeep",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S08_AXIS_0_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "S08_AXIS_0_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S08_AXIS_0_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S09_AXIS_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S09_AXIS_0_tdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S09_AXIS_0_tkeep",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S09_AXIS_0_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "S09_AXIS_0_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S09_AXIS_0_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S10_AXIS_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S10_AXIS_0_tdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S10_AXIS_0_tkeep",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S10_AXIS_0_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "S10_AXIS_0_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S10_AXIS_0_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S11_AXIS_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S11_AXIS_0_tdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S11_AXIS_0_tkeep",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S11_AXIS_0_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "S11_AXIS_0_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S11_AXIS_0_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S12_AXIS_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S12_AXIS_0_tdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S12_AXIS_0_tkeep",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S12_AXIS_0_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "S12_AXIS_0_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S12_AXIS_0_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S13_AXIS_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S13_AXIS_0_tdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S13_AXIS_0_tkeep",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S13_AXIS_0_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "S13_AXIS_0_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S13_AXIS_0_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S14_AXIS_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S14_AXIS_0_tdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S14_AXIS_0_tkeep",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S14_AXIS_0_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "S14_AXIS_0_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S14_AXIS_0_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S15_AXIS_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S15_AXIS_0_tdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S15_AXIS_0_tkeep",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S15_AXIS_0_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "S15_AXIS_0_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S15_AXIS_0_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M00_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M00_AXIS_0_tdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M00_AXIS_0_tkeep",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M00_AXIS_0_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M00_AXIS_0_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M00_AXIS_0_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M01_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M01_AXIS_0_tdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M01_AXIS_0_tkeep",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M01_AXIS_0_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M01_AXIS_0_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M01_AXIS_0_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M02_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M02_AXIS_0_tdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M02_AXIS_0_tkeep",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M02_AXIS_0_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M02_AXIS_0_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M02_AXIS_0_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M03_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M03_AXIS_0_tdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M03_AXIS_0_tkeep",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M03_AXIS_0_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M03_AXIS_0_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M03_AXIS_0_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M04_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M04_AXIS_0_tdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M04_AXIS_0_tkeep",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M04_AXIS_0_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M04_AXIS_0_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M04_AXIS_0_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M05_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M05_AXIS_0_tdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M05_AXIS_0_tkeep",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M05_AXIS_0_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M05_AXIS_0_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M05_AXIS_0_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M06_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M06_AXIS_0_tdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M06_AXIS_0_tkeep",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M06_AXIS_0_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M06_AXIS_0_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M06_AXIS_0_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M07_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M07_AXIS_0_tdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M07_AXIS_0_tkeep",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M07_AXIS_0_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M07_AXIS_0_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M07_AXIS_0_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M08_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M08_AXIS_0_tdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M08_AXIS_0_tkeep",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M08_AXIS_0_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M08_AXIS_0_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M08_AXIS_0_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M09_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M09_AXIS_0_tdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M09_AXIS_0_tkeep",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M09_AXIS_0_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M09_AXIS_0_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M09_AXIS_0_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M10_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M10_AXIS_0_tdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M10_AXIS_0_tkeep",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M10_AXIS_0_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M10_AXIS_0_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M10_AXIS_0_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M11_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M11_AXIS_0_tdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M11_AXIS_0_tkeep",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M11_AXIS_0_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M11_AXIS_0_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M11_AXIS_0_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M12_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M12_AXIS_0_tdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M12_AXIS_0_tkeep",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M12_AXIS_0_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M12_AXIS_0_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M12_AXIS_0_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M13_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M13_AXIS_0_tdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M13_AXIS_0_tkeep",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M13_AXIS_0_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M13_AXIS_0_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M13_AXIS_0_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M14_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M14_AXIS_0_tdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M14_AXIS_0_tkeep",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M14_AXIS_0_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M14_AXIS_0_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M14_AXIS_0_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M15_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M15_AXIS_0_tdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M15_AXIS_0_tkeep",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M15_AXIS_0_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M15_AXIS_0_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M15_AXIS_0_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "dmaIrq": {
        "type": "intr",
        "direction": "I",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "dmaClk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "dma:dmaCtrl:axiLite"
          },
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_m_axi_fpd_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "plClk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_4907_pspmc_0_0_pl0_ref_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "249999756",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "plRstL": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aieClk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M00_AXIS_0:M15_AXIS_0:M14_AXIS_0:M13_AXIS_0:M12_AXIS_0:M11_AXIS_0:M10_AXIS_0:M09_AXIS_0:M08_AXIS_0:M07_AXIS_0:M06_AXIS_0:M05_AXIS_0:M04_AXIS_0:M03_AXIS_0:M02_AXIS_0:M01_AXIS_0:S00_AXIS_0:S01_AXIS_0:S02_AXIS_0:S03_AXIS_0:S04_AXIS_0:S05_AXIS_0:S06_AXIS_0:S07_AXIS_0:S08_AXIS_0:S09_AXIS_0:S10_AXIS_0:S11_AXIS_0:S12_AXIS_0:S13_AXIS_0:S14_AXIS_0:S15_AXIS_0"
          },
          "CLK_DOMAIN": {
            "value": "AxiSocVersalCpuCore_aclk0_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "CIPS_0": {
        "vlnv": "xilinx.com:ip:versal_cips:3.4",
        "ip_revision": "6",
        "xci_name": "AxiSocVersalCpuCore_CIPS_0_0",
        "xci_path": "ip/AxiSocVersalCpuCore_CIPS_0_0/AxiSocVersalCpuCore_CIPS_0_0.xci",
        "inst_hier_path": "CIPS_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLOCK_MODE": {
            "value": "Custom"
          },
          "DDR_MEMORY_MODE": {
            "value": "Custom"
          },
          "PS_BOARD_INTERFACE": {
            "value": "ps_pmc_fixed_io"
          },
          "PS_PL_CONNECTIVITY_MODE": {
            "value": "Custom"
          },
          "PS_PMC_CONFIG": {
            "value": [
              "CLOCK_MODE Custom",
              "DDR_MEMORY_MODE Custom",
              "DESIGN_MODE 1",
              "DEVICE_INTEGRITY_MODE {Sysmon temperature voltage and external IO monitoring}",
              "PMC_CRP_PL0_REF_CTRL_FREQMHZ 250",
              "PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}}",
              "PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}}",
              "PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO38 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_OSPI_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 11}} {MODE Single}}",
              "PMC_REF_CLK_FREQMHZ 33.3333",
              "PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}}",
              "PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x36} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x2C} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}}",
              "PMC_SD1_SLOT_TYPE {SD 3.0}",
              "PMC_USE_PMC_NOC_AXI0 1",
              "PS_BOARD_INTERFACE ps_pmc_fixed_io",
              "PS_CAN0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 14 .. 15}}}",
              "PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 16 .. 17}}}",
              "PS_CRL_CAN0_REF_CTRL_FREQMHZ 160",
              "PS_CRL_CAN1_REF_CTRL_FREQMHZ 160",
              "PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}}",
              "PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}}",
              "PS_GEN_IPI0_ENABLE 1",
              "PS_GEN_IPI0_MASTER A72",
              "PS_GEN_IPI1_ENABLE 1",
              "PS_GEN_IPI1_MASTER R5_0",
              "PS_GEN_IPI2_ENABLE 1",
              "PS_GEN_IPI2_MASTER R5_1",
              "PS_GEN_IPI3_ENABLE 1",
              "PS_GEN_IPI3_MASTER A72",
              "PS_GEN_IPI4_ENABLE 1",
              "PS_GEN_IPI4_MASTER A72",
              "PS_GEN_IPI5_ENABLE 1",
              "PS_GEN_IPI5_MASTER A72",
              "PS_GEN_IPI6_ENABLE 1",
              "PS_GEN_IPI6_MASTER A72",
              "PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}}",
              "PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}}",
              "PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 39 .. 40}}}",
              "PS_IRQ_USAGE {{CH0 1} {CH1 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}}",
              "PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_M_AXI_FPD_DATA_WIDTH 32",
              "PS_M_AXI_LPD_DATA_WIDTH 32",
              "PS_NUM_FABRIC_RESETS 1",
              "PS_PCIE_EP_RESET1_IO {PS_MIO 18}",
              "PS_PCIE_EP_RESET2_IO {PS_MIO 19}",
              "PS_PCIE_RESET {ENABLE 1}",
              "PS_PL_CONNECTIVITY_MODE Custom",
              "PS_TTC0_PERIPHERAL_ENABLE 1",
              "PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}}",
              "PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}}",
              "PS_USE_FPD_AXI_NOC0 1",
              "PS_USE_FPD_AXI_NOC1 1",
              "PS_USE_FPD_CCI_NOC 1",
              "PS_USE_M_AXI_FPD 1",
              "PS_USE_M_AXI_LPD 1",
              "PS_USE_NOC_LPD_AXI0 1",
              "PS_USE_PMCPL_CLK0 1",
              "PS_USE_S_AXI_FPD 1",
              "SMON_ALARMS Set_Alarms_On",
              "SMON_ENABLE_TEMP_AVERAGING 0",
              "SMON_INTERFACE_TO_USE I2C",
              "SMON_PMBUS_ADDRESS 0x18",
              "SMON_TEMP_AVERAGING_SAMPLES 0"
            ]
          }
        },
        "interface_ports": {
          "M_AXI_FPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "M_AXI_FPD",
            "base_address": {
              "minimum": "0xA4000000",
              "maximum": "0x04FFFFFFFFFF",
              "width": "44"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            }
          },
          "M_AXI_LPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "M_AXI_LPD",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "44"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            }
          },
          "S_AXI_FPD": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI_FPD"
          },
          "FPD_CCI_NOC_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_CCI_NOC_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            }
          },
          "FPD_CCI_NOC_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_CCI_NOC_1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            }
          },
          "FPD_CCI_NOC_2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_CCI_NOC_2",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            }
          },
          "FPD_CCI_NOC_3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_CCI_NOC_3",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            }
          },
          "FPD_AXI_NOC_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_AXI_NOC_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            }
          },
          "FPD_AXI_NOC_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_AXI_NOC_1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            }
          },
          "LPD_AXI_NOC_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "LPD_AXI_NOC_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            }
          },
          "PMC_NOC_AXI_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "PMC_NOC_AXI_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            }
          }
        },
        "addressing": {
          "memory_maps": {
            "S_AXI_FPD": {
              "address_blocks": {
                "pspmc_0_psv_pmc_qspi_ospi_flash_0": {
                  "base_address": "0xC0000000",
                  "range": "512M",
                  "width": "32",
                  "usage": "flash",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_qspi_ospi_flash_0;/pspmc_0/OSPI_QSPI_FLASH/psv_pmc_qspi_ospi_flash_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xC0000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "flash"
                    }
                  }
                },
                "pspmc_0_psv_pmc_ppu1_mdm_0": {
                  "base_address": "0xF0310000",
                  "range": "32K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_ppu1_mdm_0;/pspmc_0/PPU1_MDM_HSD_INT/psv_pmc_ppu1_mdm_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0310000",
                      "range": "32K",
                      "width": "15",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_0": {
                  "base_address": "0xF0800000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_0;/pspmc_0/CoreSight_PMC_ROM_INT/psv_coresight_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0800000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_pmc_cti": {
                  "base_address": "0xF08D0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_pmc_cti;/pspmc_0/CoreSight_PMC_CTI_INT/psv_coresight_pmc_cti;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF08D0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_lpd_atm": {
                  "base_address": "0xF0980000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_lpd_atm;/pspmc_0/CoreSight_LPD_ATM_INT/psv_coresight_lpd_atm;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0980000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_lpd_cti": {
                  "base_address": "0xF09D0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_lpd_cti;/pspmc_0/CoreSight_LPD_CTI_INT/psv_coresight_lpd_cti;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF09D0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_r50_cti": {
                  "base_address": "0xF0A10000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_r50_cti;/pspmc_0/CoreSight_R50_CTI_INT/psv_coresight_r50_cti;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0A10000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_r51_cti": {
                  "base_address": "0xF0A50000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_r51_cti;/pspmc_0/CoreSight_R51_CTI_INT/psv_coresight_r51_cti;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0A50000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_fpd_stm": {
                  "base_address": "0xF0B70000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_fpd_stm;/pspmc_0/CoreSight_FPD_STM_INT/psv_coresight_fpd_stm;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0B70000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_fpd_atm": {
                  "base_address": "0xF0B80000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_fpd_atm;/pspmc_0/CoreSight_FPD_ATM_INT/psv_coresight_fpd_atm;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0B80000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_fpd_cti1b": {
                  "base_address": "0xF0BB0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_fpd_cti1b;/pspmc_0/CoreSight_FPD_CTI1B_INT/psv_coresight_fpd_cti1b;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0BB0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_fpd_cti1c": {
                  "base_address": "0xF0BC0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_fpd_cti1c;/pspmc_0/CoreSight_FPD_CTI1C_INT/psv_coresight_fpd_cti1c;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0BC0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_fpd_cti1d": {
                  "base_address": "0xF0BD0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_fpd_cti1d;/pspmc_0/CoreSight_FPD_CTI1D_INT/psv_coresight_fpd_cti1d;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0BD0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_apu_fun": {
                  "base_address": "0xF0C20000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_apu_fun;/pspmc_0/CoreSight_APU_FUN_INT/psv_coresight_apu_fun;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0C20000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_apu_etf": {
                  "base_address": "0xF0C30000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_apu_etf;/pspmc_0/CoreSight_APU_ETF_INT/psv_coresight_apu_etf;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0C30000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_apu_ela": {
                  "base_address": "0xF0C60000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_apu_ela;/pspmc_0/CoreSight_APU_ELA_INT/psv_coresight_apu_ela;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0C60000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_apu_cti": {
                  "base_address": "0xF0CA0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_apu_cti;/pspmc_0/CoreSight_APU_CTI_INT/psv_coresight_apu_cti;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0CA0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_a720_dbg": {
                  "base_address": "0xF0D00000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_a720_dbg;/pspmc_0/CoreSight_A720_DBG_INT/psv_coresight_a720_dbg;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0D00000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_a720_cti": {
                  "base_address": "0xF0D10000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_a720_cti;/pspmc_0/CoreSight_A720_CTI_INT/psv_coresight_a720_cti;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0D10000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_a720_pmu": {
                  "base_address": "0xF0D20000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_a720_pmu;/pspmc_0/CoreSight_A720_PMU_INT/psv_coresight_a720_pmu;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0D20000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_a720_etm": {
                  "base_address": "0xF0D30000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_a720_etm;/pspmc_0/CoreSight_A720_ETM_INT/psv_coresight_a720_etm;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0D30000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_a721_dbg": {
                  "base_address": "0xF0D40000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_a721_dbg;/pspmc_0/CoreSight_A721_DBG_INT/psv_coresight_a721_dbg;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0D40000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_a721_cti": {
                  "base_address": "0xF0D50000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_a721_cti;/pspmc_0/CoreSight_A721_CTI_INT/psv_coresight_a721_cti;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0D50000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_a721_pmu": {
                  "base_address": "0xF0D60000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_a721_pmu;/pspmc_0/CoreSight_A721_PMU_INT/psv_coresight_a721_pmu;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0D60000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_a721_etm": {
                  "base_address": "0xF0D70000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_a721_etm;/pspmc_0/CoreSight_A721_ETM_INT/psv_coresight_a721_etm;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0D70000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_cpm_rom": {
                  "base_address": "0xF0F00000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_cpm_rom;/pspmc_0/CoreSight_CPM_ROM_INT/psv_coresight_cpm_rom;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0F00000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_cpm_fun": {
                  "base_address": "0xF0F20000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_cpm_fun;/pspmc_0/CoreSight_CPM_FUN_INT/psv_coresight_cpm_fun;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0F20000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_cpm_ela2a": {
                  "base_address": "0xF0F40000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_cpm_ela2a;/pspmc_0/CoreSight_CPM_ELA2A_INT/psv_coresight_cpm_ela2a;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0F40000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_cpm_ela2b": {
                  "base_address": "0xF0F50000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_cpm_ela2b;/pspmc_0/CoreSight_CPM_ELA2B_INT/psv_coresight_cpm_ela2b;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0F50000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_cpm_ela2c": {
                  "base_address": "0xF0F60000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_cpm_ela2c;/pspmc_0/CoreSight_CPM_ELA2C_INT/psv_coresight_cpm_ela2c;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0F60000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_cpm_ela2d": {
                  "base_address": "0xF0F70000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_cpm_ela2d;/pspmc_0/CoreSight_CPM_ELA2D_INT/psv_coresight_cpm_ela2d;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0F70000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_cpm_atm": {
                  "base_address": "0xF0F80000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_cpm_atm;/pspmc_0/CoreSight_CPM_ATM_INT/psv_coresight_cpm_atm;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0F80000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_cpm_cti2a": {
                  "base_address": "0xF0FA0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_cpm_cti2a;/pspmc_0/CoreSight_CPM_CTI2A_INT/psv_coresight_cpm_cti2a;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0FA0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_coresight_cpm_cti2d": {
                  "base_address": "0xF0FD0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_coresight_cpm_cti2d;/pspmc_0/CoreSight_CPM_CTI2D_INT/psv_coresight_cpm_cti2d;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF0FD0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_ospi_0": {
                  "base_address": "0xF1010000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_ospi_0;/pspmc_0/OSPI_INT/psv_pmc_ospi_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF1010000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_gpio_0": {
                  "base_address": "0xF1020000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_gpio_0;/pspmc_0/PMC_GPIO_INT/psv_pmc_gpio_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF1020000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_sd_1": {
                  "base_address": "0xF1050000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_sd_1;/pspmc_0/SD1_INT/psv_pmc_sd_1;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF1050000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_global_0": {
                  "base_address": "0xF1110000",
                  "range": "320K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_global_0;/pspmc_0/PMC_GLOBAL_INT/psv_pmc_global_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF1110000",
                      "range": "320K",
                      "width": "19",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_dma_0": {
                  "base_address": "0xF11C0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_dma_0;/pspmc_0/PMC_DMA0_INT/psv_pmc_dma_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF11C0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_dma_1": {
                  "base_address": "0xF11D0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_dma_1;/pspmc_0/PMC_DMA1_INT/psv_pmc_dma_1;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF11D0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_aes": {
                  "base_address": "0xF11E0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_aes;/pspmc_0/AES_INT/psv_pmc_aes;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF11E0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_bbram_ctrl": {
                  "base_address": "0xF11F0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_bbram_ctrl;/pspmc_0/BBRAM_CTRL_INT/psv_pmc_bbram_ctrl;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF11F0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_rsa": {
                  "base_address": "0xF1200000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_rsa;/pspmc_0/ECDSA_RSA_INT/psv_pmc_rsa;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF1200000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_sha": {
                  "base_address": "0xF1210000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_sha;/pspmc_0/SHA3_INT/psv_pmc_sha;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF1210000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_slave_boot": {
                  "base_address": "0xF1220000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_slave_boot;/pspmc_0/PMC_SLAVE_BOOT_INT/psv_pmc_slave_boot;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF1220000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_trng": {
                  "base_address": "0xF1230000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_trng;/pspmc_0/PSV_PMC_TRNG_INT/psv_pmc_trng;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF1230000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_efuse_ctrl": {
                  "base_address": "0xF1240000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_efuse_ctrl;/pspmc_0/EFUSE_CTRL_INT/psv_pmc_efuse_ctrl;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF1240000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_efuse_cache": {
                  "base_address": "0xF1250000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_efuse_cache;/pspmc_0/EFUSE_CACHE_INT/psv_pmc_efuse_cache;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF1250000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_crp_0": {
                  "base_address": "0xF1260000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_crp_0;/pspmc_0/CRP_INT/psv_crp_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF1260000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_sysmon_0": {
                  "base_address": "0xF1270000",
                  "range": "192K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_sysmon_0;/pspmc_0/PMC_SYSMON_INT/psv_pmc_sysmon_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF1270000",
                      "range": "192K",
                      "width": "18",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_rtc_0": {
                  "base_address": "0xF12A0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_rtc_0;/pspmc_0/RTC_INT/psv_pmc_rtc_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF12A0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_cfu_apb_0": {
                  "base_address": "0xF12B0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_cfu_apb_0;/pspmc_0/CFU_APB_INT/psv_pmc_cfu_apb_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF12B0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_cfi_cframe_0": {
                  "base_address": "0xF12D0000",
                  "range": "4K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_cfi_cframe_0;/pspmc_0/CFRAME0_REG_INT/psv_pmc_cfi_cframe_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF12D0000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_xmpu_0": {
                  "base_address": "0xF12F0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_xmpu_0;/pspmc_0/PMC_XMPU_INT/psv_pmc_xmpu_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF12F0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_xppu_npi_0": {
                  "base_address": "0xF1300000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_xppu_npi_0;/pspmc_0/PMC_XPPU_NPI_INT/psv_pmc_xppu_npi_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF1300000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_xppu_0": {
                  "base_address": "0xF1310000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_xppu_0;/pspmc_0/PMC_XPPU_INT/psv_pmc_xppu_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF1310000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_ram": {
                  "base_address": "0xF2000000",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_ram;/pspmc_0/PMC_RAM_INT/psv_pmc_ram;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF2000000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    }
                  }
                },
                "pspmc_0_psv_pmc_slave_boot_stream": {
                  "base_address": "0xF2100000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_slave_boot_stream;/pspmc_0/PMC_SLAVE_BOOT_STREAM_INT/psv_pmc_slave_boot_stream;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF2100000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_pmc_ram_npi": {
                  "base_address": "0xF6000000",
                  "range": "32M",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_pmc_ram_npi;/pspmc_0/PMC_RAM_NPI_INT/psv_pmc_ram_npi;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xF6000000",
                      "range": "32M",
                      "width": "25",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_fpd_maincci_0": {
                  "base_address": "0xFD000000",
                  "range": "1M",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_fpd_maincci_0;/pspmc_0/FPD_MAINCCI/psv_fpd_maincci_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFD000000",
                      "range": "1M",
                      "width": "20",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_crf_0": {
                  "base_address": "0xFD1A0000",
                  "range": "1280K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_crf_0;/pspmc_0/CRF/psv_crf_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFD1A0000",
                      "range": "1280K",
                      "width": "21",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_fpd_afi_0": {
                  "base_address": "0xFD360000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_fpd_afi_0;/pspmc_0/FPD_AFIFM0/psv_fpd_afi_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFD360000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_fpd_afi_2": {
                  "base_address": "0xFD380000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_fpd_afi_2;/pspmc_0/FPD_AFIFM2/psv_fpd_afi_2;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFD380000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_fpd_slave_xmpu_0": {
                  "base_address": "0xFD390000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_fpd_slave_xmpu_0;/pspmc_0/FPD_SLAVE_XMPU/psv_fpd_slave_xmpu_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFD390000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_apu_0": {
                  "base_address": "0xFD5C0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_apu_0;/pspmc_0/FPD_APU/psv_apu_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFD5C0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_fpd_cci_0": {
                  "base_address": "0xFD5E0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_fpd_cci_0;/pspmc_0/FPD_GPCCI/psv_fpd_cci_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFD5E0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_fpd_smmu_0": {
                  "base_address": "0xFD5F0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_fpd_smmu_0;/pspmc_0/FPD_SMMU/psv_fpd_smmu_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFD5F0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_fpd_slcr_0": {
                  "base_address": "0xFD610000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_fpd_slcr_0;/pspmc_0/FPD_SLCR/psv_fpd_slcr_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFD610000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_fpd_slcr_secure_0": {
                  "base_address": "0xFD690000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_fpd_slcr_secure_0;/pspmc_0/FPD_SLCR_SECURE/psv_fpd_slcr_secure_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFD690000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_fpd_gpv_0": {
                  "base_address": "0xFD700000",
                  "range": "1M",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_fpd_gpv_0;/pspmc_0/FPD_GPV/psv_fpd_gpv_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFD700000",
                      "range": "1M",
                      "width": "20",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_fpd_smmutcu_0": {
                  "base_address": "0xFD800000",
                  "range": "8M",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_fpd_smmutcu_0;/pspmc_0/FPD_SMMUTCU/psv_fpd_smmutcu_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFD800000",
                      "range": "8M",
                      "width": "23",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_usb_xhci_0": {
                  "base_address": "0xFE200000",
                  "range": "1M",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_usb_xhci_0;/pspmc_0/USB_XHCI/psv_usb_xhci_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFE200000",
                      "range": "1M",
                      "width": "20",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_sbsauart_0": {
                  "base_address": "0xFF000000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_sbsauart_0;/pspmc_0/UART0/psv_sbsauart_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF000000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_i2c_0": {
                  "base_address": "0xFF020000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_i2c_0;/pspmc_0/PS_I2C0/psv_i2c_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF020000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_i2c_1": {
                  "base_address": "0xFF030000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_i2c_1;/pspmc_0/PS_I2C1/psv_i2c_1;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF030000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_canfd_0": {
                  "base_address": "0xFF060000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_canfd_0;/pspmc_0/CANFD0/psv_canfd_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF060000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_canfd_1": {
                  "base_address": "0xFF070000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_canfd_1;/pspmc_0/CANFD1/psv_canfd_1;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF070000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_lpd_iou_slcr_0": {
                  "base_address": "0xFF080000",
                  "range": "128K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_lpd_iou_slcr_0;/pspmc_0/LPD_IOU_SLCR/psv_lpd_iou_slcr_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF080000",
                      "range": "128K",
                      "width": "17",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_lpd_iou_secure_slcr_0": {
                  "base_address": "0xFF0A0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_lpd_iou_secure_slcr_0;/pspmc_0/LPD_IOU_SECURE_SLCR/psv_lpd_iou_secure_slcr_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF0A0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_ethernet_0": {
                  "base_address": "0xFF0C0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_ethernet_0;/pspmc_0/GEM0/psv_ethernet_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF0C0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_ttc_0": {
                  "base_address": "0xFF0E0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_ttc_0;/pspmc_0/TTC0/psv_ttc_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF0E0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_scntr_0": {
                  "base_address": "0xFF130000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_scntr_0;/pspmc_0/IOU_SCNTR/psv_scntr_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF130000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_scntrs_0": {
                  "base_address": "0xFF140000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_scntrs_0;/pspmc_0/IOU_SCNTRS/psv_scntrs_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF140000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_ipi_psm": {
                  "base_address": "0xFF310000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_ipi_psm;/pspmc_0/PSM_IPI/psv_ipi_psm;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF310000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_ipi_pmc": {
                  "base_address": "0xFF320000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_ipi_pmc;/pspmc_0/PMC_IPI/psv_ipi_pmc;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF320000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_ipi_0": {
                  "base_address": "0xFF330000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_ipi_0;/pspmc_0/IPI_0/psv_ipi_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF330000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_ipi_1": {
                  "base_address": "0xFF340000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_ipi_1;/pspmc_0/IPI_1/psv_ipi_1;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF340000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_ipi_2": {
                  "base_address": "0xFF350000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_ipi_2;/pspmc_0/IPI_2/psv_ipi_2;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF350000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_ipi_3": {
                  "base_address": "0xFF360000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_ipi_3;/pspmc_0/IPI_3/psv_ipi_3;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF360000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_ipi_4": {
                  "base_address": "0xFF370000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_ipi_4;/pspmc_0/IPI_4/psv_ipi_4;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF370000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_ipi_5": {
                  "base_address": "0xFF380000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_ipi_5;/pspmc_0/IPI_5/psv_ipi_5;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF380000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_ipi_pmc_nobuf": {
                  "base_address": "0xFF390000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_ipi_pmc_nobuf;/pspmc_0/PMC_NOBUF/psv_ipi_pmc_nobuf;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF390000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_ipi_6": {
                  "base_address": "0xFF3A0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_ipi_6;/pspmc_0/IPI_6/psv_ipi_6;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF3A0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_ipi_buffer": {
                  "base_address": "0xFF3F0000",
                  "range": "4K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_ipi_buffer;/pspmc_0/IPI_BUFFER/psv_ipi_buffer;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF3F0000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_lpd_slcr_0": {
                  "base_address": "0xFF410000",
                  "range": "1M",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_lpd_slcr_0;/pspmc_0/LPD_SLCR/psv_lpd_slcr_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF410000",
                      "range": "1M",
                      "width": "20",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_lpd_slcr_secure_0": {
                  "base_address": "0xFF510000",
                  "range": "256K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_lpd_slcr_secure_0;/pspmc_0/LPD_SLCR_SECURE/psv_lpd_slcr_secure_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF510000",
                      "range": "256K",
                      "width": "18",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_crl_0": {
                  "base_address": "0xFF5E0000",
                  "range": "3M",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_crl_0;/pspmc_0/CRL/psv_crl_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF5E0000",
                      "range": "3M",
                      "width": "22",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_ocm_ctrl": {
                  "base_address": "0xFF960000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_ocm_ctrl;/pspmc_0/OCM/psv_ocm_ctrl;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF960000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_ocm_xmpu_0": {
                  "base_address": "0xFF980000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_ocm_xmpu_0;/pspmc_0/OCM_XMPU/psv_ocm_xmpu_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF980000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_lpd_xppu_0": {
                  "base_address": "0xFF990000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_lpd_xppu_0;/pspmc_0/LPD_XPPU/psv_lpd_xppu_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF990000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_rpu_0": {
                  "base_address": "0xFF9A0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_rpu_0;/pspmc_0/RPU/psv_rpu_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF9A0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_lpd_afi_0": {
                  "base_address": "0xFF9B0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_lpd_afi_0;/pspmc_0/LPD_AFIFM4/psv_lpd_afi_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF9B0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_usb_0": {
                  "base_address": "0xFF9D0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_usb_0;/pspmc_0/USB2_REGS/psv_usb_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFF9D0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_adma_0": {
                  "base_address": "0xFFA80000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_adma_0;/pspmc_0/ADMA_CH0/psv_adma_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFFA80000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_adma_1": {
                  "base_address": "0xFFA90000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_adma_1;/pspmc_0/ADMA_CH1/psv_adma_1;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFFA90000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_adma_2": {
                  "base_address": "0xFFAA0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_adma_2;/pspmc_0/ADMA_CH2/psv_adma_2;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFFAA0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_adma_3": {
                  "base_address": "0xFFAB0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_adma_3;/pspmc_0/ADMA_CH3/psv_adma_3;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFFAB0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_adma_4": {
                  "base_address": "0xFFAC0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_adma_4;/pspmc_0/ADMA_CH4/psv_adma_4;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFFAC0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_adma_5": {
                  "base_address": "0xFFAD0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_adma_5;/pspmc_0/ADMA_CH5/psv_adma_5;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFFAD0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_adma_6": {
                  "base_address": "0xFFAE0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_adma_6;/pspmc_0/ADMA_CH6/psv_adma_6;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFFAE0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_adma_7": {
                  "base_address": "0xFFAF0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_adma_7;/pspmc_0/ADMA_CH7/psv_adma_7;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFFAF0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_psm_global_reg": {
                  "base_address": "0xFFC90000",
                  "range": "60K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_psm_global_reg;/pspmc_0/PSM_GLOBAL_REG/psv_psm_global_reg;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFFC90000",
                      "range": "60K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "pspmc_0_psv_r5_tcm_ram_global": {
                  "base_address": "0xFFE00000",
                  "range": "256K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_r5_tcm_ram_global;/pspmc_0/R5__TCM_GLOBAL/psv_r5_tcm_ram_global;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFFE00000",
                      "range": "256K",
                      "width": "18",
                      "usage": "memory"
                    }
                  }
                },
                "pspmc_0_psv_r5_1_atcm_global": {
                  "base_address": "0xFFE90000",
                  "range": "64K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_r5_1_atcm_global;/pspmc_0/R5_1_ATCM/psv_r5_1_atcm_global;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFFE90000",
                      "range": "64K",
                      "width": "16",
                      "usage": "memory"
                    }
                  }
                },
                "pspmc_0_psv_r5_1_btcm_global": {
                  "base_address": "0xFFEB0000",
                  "range": "64K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_r5_1_btcm_global;/pspmc_0/R5_1_BTCM/psv_r5_1_btcm_global;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFFEB0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "memory"
                    }
                  }
                },
                "pspmc_0_psv_ocm_ram_0": {
                  "base_address": "0xFFFC0000",
                  "range": "256K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_ocm_ram_0;/pspmc_0/OCM_MEM/psv_ocm_ram_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;S_AXI_FPD;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0xFFFC0000",
                      "range": "256K",
                      "width": "18",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          },
          "address_spaces": {
            "FPD_AXI_NOC_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_AXI_NOC_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_AXI_NOC_0:APERTURE_0": {
                    "name": "FPD_AXI_NOC_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_1": {
                    "name": "FPD_AXI_NOC_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_2": {
                    "name": "FPD_AXI_NOC_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_3": {
                    "name": "FPD_AXI_NOC_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_4": {
                    "name": "FPD_AXI_NOC_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_5": {
                    "name": "FPD_AXI_NOC_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_6": {
                    "name": "FPD_AXI_NOC_0:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_AXI_NOC_1": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_AXI_NOC_1",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_AXI_NOC_1:APERTURE_0": {
                    "name": "FPD_AXI_NOC_1:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_1": {
                    "name": "FPD_AXI_NOC_1:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_2": {
                    "name": "FPD_AXI_NOC_1:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_3": {
                    "name": "FPD_AXI_NOC_1:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_4": {
                    "name": "FPD_AXI_NOC_1:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_5": {
                    "name": "FPD_AXI_NOC_1:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_6": {
                    "name": "FPD_AXI_NOC_1:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_CCI_NOC_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_CCI_NOC_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_CCI_NOC_0:APERTURE_0": {
                    "name": "FPD_CCI_NOC_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_1": {
                    "name": "FPD_CCI_NOC_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_2": {
                    "name": "FPD_CCI_NOC_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_3": {
                    "name": "FPD_CCI_NOC_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_4": {
                    "name": "FPD_CCI_NOC_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_5": {
                    "name": "FPD_CCI_NOC_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_6": {
                    "name": "FPD_CCI_NOC_0:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_CCI_NOC_1": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_CCI_NOC_1",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_CCI_NOC_1:APERTURE_0": {
                    "name": "FPD_CCI_NOC_1:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_1": {
                    "name": "FPD_CCI_NOC_1:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_2": {
                    "name": "FPD_CCI_NOC_1:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_3": {
                    "name": "FPD_CCI_NOC_1:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_4": {
                    "name": "FPD_CCI_NOC_1:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_5": {
                    "name": "FPD_CCI_NOC_1:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_6": {
                    "name": "FPD_CCI_NOC_1:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_CCI_NOC_2": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_CCI_NOC_2",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_CCI_NOC_2:APERTURE_0": {
                    "name": "FPD_CCI_NOC_2:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_1": {
                    "name": "FPD_CCI_NOC_2:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_2": {
                    "name": "FPD_CCI_NOC_2:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_3": {
                    "name": "FPD_CCI_NOC_2:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_4": {
                    "name": "FPD_CCI_NOC_2:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_5": {
                    "name": "FPD_CCI_NOC_2:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_6": {
                    "name": "FPD_CCI_NOC_2:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_CCI_NOC_3": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_CCI_NOC_3",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_CCI_NOC_3:APERTURE_0": {
                    "name": "FPD_CCI_NOC_3:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_1": {
                    "name": "FPD_CCI_NOC_3:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_2": {
                    "name": "FPD_CCI_NOC_3:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_3": {
                    "name": "FPD_CCI_NOC_3:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_4": {
                    "name": "FPD_CCI_NOC_3:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_5": {
                    "name": "FPD_CCI_NOC_3:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_6": {
                    "name": "FPD_CCI_NOC_3:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "LPD_AXI_NOC_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "LPD_AXI_NOC_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "LPD_AXI_NOC_0:APERTURE_0": {
                    "name": "LPD_AXI_NOC_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_1": {
                    "name": "LPD_AXI_NOC_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0xE0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_2": {
                    "name": "LPD_AXI_NOC_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000600000000",
                    "range": "40G",
                    "width": "36",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_3": {
                    "name": "LPD_AXI_NOC_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "1502G",
                    "width": "41",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_4": {
                    "name": "LPD_AXI_NOC_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_5": {
                    "name": "LPD_AXI_NOC_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "M_AXI_FPD": {
              "range": "16T",
              "width": "44",
              "local_memory_map": {
                "name": "M_AXI_FPD",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_FPD:APERTURE_0": {
                    "name": "M_AXI_FPD:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0xA4000000",
                    "range": "448M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_FPD:APERTURE_1": {
                    "name": "M_AXI_FPD:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000400000000",
                    "range": "8G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_FPD:APERTURE_2": {
                    "name": "M_AXI_FPD:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x040000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  }
                }
              }
            },
            "M_AXI_LPD": {
              "range": "16T",
              "width": "44",
              "local_memory_map": {
                "name": "M_AXI_LPD",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_LPD:APERTURE_0": {
                    "name": "M_AXI_LPD:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            },
            "PMC_NOC_AXI_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "PMC_NOC_AXI_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "PMC_NOC_AXI_0:APERTURE_0": {
                    "name": "PMC_NOC_AXI_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_1": {
                    "name": "PMC_NOC_AXI_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0xE0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_2": {
                    "name": "PMC_NOC_AXI_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_3": {
                    "name": "PMC_NOC_AXI_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x000600000000",
                    "range": "40G",
                    "width": "36",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_4": {
                    "name": "PMC_NOC_AXI_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x004000000000",
                    "range": "1502G",
                    "width": "41",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_5": {
                    "name": "PMC_NOC_AXI_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_6": {
                    "name": "PMC_NOC_AXI_0:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "Master_NoC": {
        "vlnv": "xilinx.com:ip:axi_noc:1.1",
        "ip_revision": "2",
        "xci_name": "AxiSocVersalCpuCore_Master_NoC_0",
        "xci_path": "ip/AxiSocVersalCpuCore_Master_NoC_0/AxiSocVersalCpuCore_Master_NoC_0.xci",
        "inst_hier_path": "Master_NoC",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_CLKS": {
            "value": "8"
          },
          "NUM_MI": {
            "value": "0"
          },
          "NUM_NMI": {
            "value": "7"
          },
          "NUM_SI": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_cci"
              },
              "CONNECTIONS": {
                "value": [
                  "M06_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M04_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M05_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M00_INI {read_bw {500} write_bw {500} initial_boot {true}}"
                ]
              }
            },
            "bridges": [
              "M00_INI",
              "M04_INI",
              "M05_INI",
              "M06_INI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_INI:M04_INI:M05_INI:M06_INI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_cci"
              },
              "CONNECTIONS": {
                "value": [
                  "M01_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M06_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M04_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M05_INI {read_bw {500} write_bw {500} initial_boot {true}}"
                ]
              }
            },
            "bridges": [
              "M01_INI",
              "M04_INI",
              "M05_INI",
              "M06_INI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M01_INI:M04_INI:M05_INI:M06_INI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_cci"
              },
              "CONNECTIONS": {
                "value": [
                  "M02_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M06_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M04_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M05_INI {read_bw {500} write_bw {500} initial_boot {true}}"
                ]
              }
            },
            "bridges": [
              "M02_INI",
              "M04_INI",
              "M05_INI",
              "M06_INI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M02_INI:M04_INI:M05_INI:M06_INI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_cci"
              },
              "CONNECTIONS": {
                "value": [
                  "M06_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M03_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M04_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M05_INI {read_bw {500} write_bw {500} initial_boot {true}}"
                ]
              }
            },
            "bridges": [
              "M03_INI",
              "M04_INI",
              "M05_INI",
              "M06_INI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M03_INI:M04_INI:M05_INI:M06_INI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_nci"
              },
              "CONNECTIONS": {
                "value": [
                  "M06_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M04_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M05_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M00_INI {read_bw {500} write_bw {500} initial_boot {true}}"
                ]
              }
            },
            "bridges": [
              "M00_INI",
              "M04_INI",
              "M05_INI",
              "M06_INI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_INI:M04_INI:M05_INI:M06_INI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_nci"
              },
              "CONNECTIONS": {
                "value": [
                  "M06_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M04_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M05_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M00_INI {read_bw {500} write_bw {500} initial_boot {true}}"
                ]
              }
            },
            "bridges": [
              "M00_INI",
              "M04_INI",
              "M05_INI",
              "M06_INI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_INI:M04_INI:M05_INI:M06_INI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_rpu"
              },
              "CONNECTIONS": {
                "value": "M00_INI {read_bw {500} write_bw {500} initial_boot {true}}"
              }
            },
            "bridges": [
              "M00_INI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_INI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "S07_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_pmc"
              },
              "CONNECTIONS": {
                "value": [
                  "M06_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M04_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M05_INI {read_bw {500} write_bw {500} initial_boot {true}}",
                  "M00_INI {read_bw {500} write_bw {500} initial_boot {true}}"
                ]
              }
            },
            "bridges": [
              "M00_INI",
              "M04_INI",
              "M05_INI",
              "M06_INI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_INI:M04_INI:M05_INI:M06_INI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "M00_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "INI_STRATEGY": {
                "value": "load"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "M01_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "INI_STRATEGY": {
                "value": "load"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "M02_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "INI_STRATEGY": {
                "value": "load"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "M03_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "INI_STRATEGY": {
                "value": "load"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "M04_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "INI_STRATEGY": {
                "value": "load"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "M05_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "INI_STRATEGY": {
                "value": "load"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "M06_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          }
        }
      },
      "noc_lpddr0": {
        "vlnv": "xilinx.com:ip:axi_noc:1.1",
        "ip_revision": "2",
        "xci_name": "AxiSocVersalCpuCore_noc_lpddr0_0",
        "xci_path": "ip/AxiSocVersalCpuCore_noc_lpddr0_0/AxiSocVersalCpuCore_noc_lpddr0_0.xci",
        "inst_hier_path": "noc_lpddr0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CH0_LPDDR4_0_BOARD_INTERFACE": {
            "value": "ch0_lpddr4_trip1"
          },
          "CH1_LPDDR4_0_BOARD_INTERFACE": {
            "value": "ch1_lpddr4_trip1"
          },
          "MC_CHANNEL_INTERLEAVING": {
            "value": "true"
          },
          "MC_CHAN_REGION1": {
            "value": "DDR_LOW1"
          },
          "MC_CH_INTERLEAVING_SIZE": {
            "value": "4K_Bytes"
          },
          "NUM_MCP": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "0"
          },
          "NUM_NSI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "0"
          },
          "sys_clk0_BOARD_INTERFACE": {
            "value": "lpddr4_clk1"
          }
        },
        "interface_ports": {
          "S00_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}"
              },
              "INI_STRATEGY": {
                "value": "load"
              }
            },
            "memory_map_ref": "S00_INI"
          },
          "S01_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_1 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}"
              },
              "INI_STRATEGY": {
                "value": "load"
              }
            },
            "memory_map_ref": "S01_INI"
          },
          "S02_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_2 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}"
              },
              "INI_STRATEGY": {
                "value": "load"
              }
            },
            "memory_map_ref": "S02_INI"
          },
          "S03_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_3 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}"
              },
              "INI_STRATEGY": {
                "value": "load"
              }
            },
            "memory_map_ref": "S03_INI"
          },
          "S04_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}"
              },
              "INI_STRATEGY": {
                "value": "load"
              }
            },
            "memory_map_ref": "S04_INI"
          },
          "sys_clk0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "CH0_LPDDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          },
          "CH1_LPDDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "S00_INI": {
              "address_blocks": {
                "C0_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S00_INI;C0_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S00_INI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C0_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S00_INI;C0_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S00_INI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S01_INI": {
              "address_blocks": {
                "C1_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S01_INI;C1_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S01_INI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C1_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S01_INI;C1_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S01_INI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S02_INI": {
              "address_blocks": {
                "C2_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S02_INI;C2_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S02_INI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C2_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S02_INI;C2_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S02_INI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S03_INI": {
              "address_blocks": {
                "C3_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S03_INI;C3_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S03_INI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C3_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S03_INI;C3_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S03_INI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S04_INI": {
              "address_blocks": {
                "C0_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S04_INI;C0_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S04_INI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C0_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S04_INI;C0_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S04_INI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "ai_engine_0": {
        "vlnv": "xilinx.com:ip:ai_engine:2.0",
        "ip_revision": "16",
        "xci_name": "AxiSocVersalCpuCore_ai_engine_0_0",
        "xci_path": "ip/AxiSocVersalCpuCore_ai_engine_0_0/AxiSocVersalCpuCore_ai_engine_0_0.xci",
        "inst_hier_path": "ai_engine_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLK_NAMES": {
            "value": "aclk0"
          },
          "NAME_MI_AXIS": {
            "value": "M00_AXIS,M01_AXIS,M02_AXIS,M03_AXIS,M04_AXIS,M05_AXIS,M06_AXIS,M07_AXIS,M08_AXIS,M09_AXIS,M10_AXIS,M11_AXIS,M12_AXIS,M13_AXIS,M14_AXIS,M15_AXIS,"
          },
          "NAME_SI_AXIS": {
            "value": "S00_AXIS,S01_AXIS,S02_AXIS,S03_AXIS,S04_AXIS,S05_AXIS,S06_AXIS,S07_AXIS,S08_AXIS,S09_AXIS,S10_AXIS,S11_AXIS,S12_AXIS,S13_AXIS,S14_AXIS,S15_AXIS,"
          },
          "NUM_CLKS": {
            "value": "1"
          },
          "NUM_MI_AXIS": {
            "value": "16"
          },
          "NUM_SI_AXIS": {
            "value": "16"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "NOC"
              }
            },
            "memory_map_ref": "S00_AXI"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "M01_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "M02_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "M03_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "M04_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "M05_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "M06_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "M07_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "M08_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "M09_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "M10_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "M11_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "M12_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "M13_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "M14_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "M15_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              }
            }
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              }
            }
          },
          "S02_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              }
            }
          },
          "S03_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              }
            }
          },
          "S04_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              }
            }
          },
          "S05_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              }
            }
          },
          "S06_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              }
            }
          },
          "S07_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              }
            }
          },
          "S08_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              }
            }
          },
          "S09_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              }
            }
          },
          "S10_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              }
            }
          },
          "S11_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              }
            }
          },
          "S12_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              }
            }
          },
          "S13_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              }
            }
          },
          "S14_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              }
            }
          },
          "S15_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "PL"
              }
            }
          }
        },
        "addressing": {
          "memory_maps": {
            "S00_AXI": {
              "address_blocks": {
                "AIE_ARRAY_0": {
                  "base_address": "0x20000000000",
                  "range": "4G",
                  "width": "42",
                  "usage": "memory",
                  "bank_blocks": {
                    "AIE_ARRAY_0;/noc_ai_mm_0/S_AXI/Reg;xilinx.com:ip:ai_noc:1.0;/noc_ai_mm_0;S_AXI;NONE;NONE": {
                      "base_address": "0x20000000000",
                      "range": "4G",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "ConfigNoc": {
        "vlnv": "xilinx.com:ip:axi_noc:1.1",
        "ip_revision": "2",
        "xci_name": "AxiSocVersalCpuCore_ConfigNoc_0",
        "xci_path": "ip/AxiSocVersalCpuCore_ConfigNoc_0/AxiSocVersalCpuCore_ConfigNoc_0.xci",
        "inst_hier_path": "ConfigNoc",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_NSI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "M00_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}"
              },
              "INI_STRATEGY": {
                "value": "load"
              }
            },
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "aie"
              }
            },
            "base_address": {
              "minimum": "0x020000000000",
              "maximum": "0x0200FFFFFFFF",
              "width": "64"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          }
        }
      },
      "noc_lpddr1": {
        "vlnv": "xilinx.com:ip:axi_noc:1.1",
        "ip_revision": "2",
        "xci_name": "AxiSocVersalCpuCore_noc_lpddr1_0",
        "xci_path": "ip/AxiSocVersalCpuCore_noc_lpddr1_0/AxiSocVersalCpuCore_noc_lpddr1_0.xci",
        "inst_hier_path": "noc_lpddr1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CH0_LPDDR4_0_BOARD_INTERFACE": {
            "value": "ch0_lpddr4_trip2"
          },
          "CH1_LPDDR4_0_BOARD_INTERFACE": {
            "value": "ch1_lpddr4_trip2"
          },
          "MC_CHAN_REGION0": {
            "value": "DDR_CH1"
          },
          "NUM_MCP": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "0"
          },
          "NUM_NSI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "0"
          },
          "sys_clk0_BOARD_INTERFACE": {
            "value": "lpddr4_clk2"
          }
        },
        "interface_ports": {
          "S00_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_1 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}"
              },
              "INI_STRATEGY": {
                "value": "load"
              }
            },
            "memory_map_ref": "S00_INI"
          },
          "S01_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}"
              },
              "INI_STRATEGY": {
                "value": "load"
              }
            },
            "memory_map_ref": "S01_INI"
          },
          "sys_clk0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "CH0_LPDDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          },
          "CH1_LPDDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "S00_INI": {
              "address_blocks": {
                "C1_DDR_CH1": {
                  "base_address": "0x50000000000",
                  "range": "512G",
                  "width": "43",
                  "usage": "memory",
                  "bank_blocks": {
                    "S00_INI;C1_DDR_CH1;xilinx.com:boundary:axi_slave:1.0;/;S00_INI;NONE;NONE": {
                      "base_address": "0x50000000000",
                      "range": "512G",
                      "width": "39",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S01_INI": {
              "address_blocks": {
                "C0_DDR_CH1": {
                  "base_address": "0x50000000000",
                  "range": "512G",
                  "width": "43",
                  "usage": "memory",
                  "bank_blocks": {
                    "S01_INI;C0_DDR_CH1;xilinx.com:boundary:axi_slave:1.0;/;S01_INI;NONE;NONE": {
                      "base_address": "0x50000000000",
                      "range": "512G",
                      "width": "39",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "noc_lpddr2": {
        "vlnv": "xilinx.com:ip:axi_noc:1.1",
        "ip_revision": "2",
        "xci_name": "AxiSocVersalCpuCore_noc_lpddr2_0",
        "xci_path": "ip/AxiSocVersalCpuCore_noc_lpddr2_0/AxiSocVersalCpuCore_noc_lpddr2_0.xci",
        "inst_hier_path": "noc_lpddr2",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CH0_LPDDR4_0_BOARD_INTERFACE": {
            "value": "ch0_lpddr4_trip3"
          },
          "CH1_LPDDR4_0_BOARD_INTERFACE": {
            "value": "ch1_lpddr4_trip3"
          },
          "MC_CHAN_REGION0": {
            "value": "DDR_CH2"
          },
          "NUM_MCP": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "0"
          },
          "NUM_NSI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "0"
          },
          "sys_clk0_BOARD_INTERFACE": {
            "value": "lpddr4_clk3"
          }
        },
        "interface_ports": {
          "S00_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_1 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}"
              },
              "INI_STRATEGY": {
                "value": "load"
              }
            },
            "memory_map_ref": "S00_INI"
          },
          "S01_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}"
              },
              "INI_STRATEGY": {
                "value": "load"
              }
            },
            "memory_map_ref": "S01_INI"
          },
          "sys_clk0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "CH0_LPDDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          },
          "CH1_LPDDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "S00_INI": {
              "address_blocks": {
                "C1_DDR_CH2": {
                  "base_address": "0x60000000000",
                  "range": "512G",
                  "width": "43",
                  "usage": "memory",
                  "bank_blocks": {
                    "S00_INI;C1_DDR_CH2;xilinx.com:boundary:axi_slave:1.0;/;S00_INI;NONE;NONE": {
                      "base_address": "0x60000000000",
                      "range": "512G",
                      "width": "39",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S01_INI": {
              "address_blocks": {
                "C0_DDR_CH2": {
                  "base_address": "0x60000000000",
                  "range": "512G",
                  "width": "43",
                  "usage": "memory",
                  "bank_blocks": {
                    "S01_INI;C0_DDR_CH2;xilinx.com:boundary:axi_slave:1.0;/;S01_INI;NONE;NONE": {
                      "base_address": "0x60000000000",
                      "range": "512G",
                      "width": "39",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "aggr_noc": {
        "vlnv": "xilinx.com:ip:axi_noc:1.1",
        "ip_revision": "2",
        "xci_name": "AxiSocVersalCpuCore_aggr_noc_0",
        "xci_path": "ip/AxiSocVersalCpuCore_aggr_noc_0/AxiSocVersalCpuCore_aggr_noc_0.xci",
        "inst_hier_path": "aggr_noc",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_MI": {
            "value": "0"
          },
          "NUM_NMI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M00_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "INI_STRATEGY": {
                "value": "load"
              }
            }
          },
          "M01_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "INI_STRATEGY": {
                "value": "load"
              }
            }
          },
          "M02_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "INI_STRATEGY": {
                "value": "load"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "CIPS_0_FPD_AXI_NOC_0": {
        "interface_ports": [
          "CIPS_0/FPD_AXI_NOC_0",
          "Master_NoC/S04_AXI"
        ]
      },
      "CIPS_0_FPD_AXI_NOC_1": {
        "interface_ports": [
          "CIPS_0/FPD_AXI_NOC_1",
          "Master_NoC/S05_AXI"
        ]
      },
      "CIPS_0_FPD_CCI_NOC_0": {
        "interface_ports": [
          "CIPS_0/FPD_CCI_NOC_0",
          "Master_NoC/S00_AXI"
        ]
      },
      "CIPS_0_FPD_CCI_NOC_1": {
        "interface_ports": [
          "CIPS_0/FPD_CCI_NOC_1",
          "Master_NoC/S01_AXI"
        ]
      },
      "CIPS_0_FPD_CCI_NOC_2": {
        "interface_ports": [
          "CIPS_0/FPD_CCI_NOC_2",
          "Master_NoC/S02_AXI"
        ]
      },
      "CIPS_0_FPD_CCI_NOC_3": {
        "interface_ports": [
          "CIPS_0/FPD_CCI_NOC_3",
          "Master_NoC/S03_AXI"
        ]
      },
      "CIPS_0_LPD_AXI_NOC_0": {
        "interface_ports": [
          "CIPS_0/LPD_AXI_NOC_0",
          "Master_NoC/S06_AXI"
        ]
      },
      "CIPS_0_M_AXI_FPD": {
        "interface_ports": [
          "axiLite",
          "CIPS_0/M_AXI_FPD"
        ]
      },
      "CIPS_0_M_AXI_LPD": {
        "interface_ports": [
          "dmaCtrl",
          "CIPS_0/M_AXI_LPD"
        ]
      },
      "CIPS_0_PMC_NOC_AXI_0": {
        "interface_ports": [
          "CIPS_0/PMC_NOC_AXI_0",
          "Master_NoC/S07_AXI"
        ]
      },
      "ConfigNoc_M00_AXI": {
        "interface_ports": [
          "ConfigNoc/M00_AXI",
          "ai_engine_0/S00_AXI"
        ]
      },
      "Master_NoC_M00_INI": {
        "interface_ports": [
          "Master_NoC/M00_INI",
          "noc_lpddr0/S00_INI"
        ]
      },
      "Master_NoC_M01_INI": {
        "interface_ports": [
          "Master_NoC/M01_INI",
          "noc_lpddr0/S01_INI"
        ]
      },
      "Master_NoC_M02_INI": {
        "interface_ports": [
          "Master_NoC/M02_INI",
          "noc_lpddr0/S02_INI"
        ]
      },
      "Master_NoC_M03_INI": {
        "interface_ports": [
          "Master_NoC/M03_INI",
          "noc_lpddr0/S03_INI"
        ]
      },
      "Master_NoC_M04_INI": {
        "interface_ports": [
          "Master_NoC/M04_INI",
          "noc_lpddr1/S00_INI"
        ]
      },
      "Master_NoC_M05_INI": {
        "interface_ports": [
          "Master_NoC/M05_INI",
          "noc_lpddr2/S00_INI"
        ]
      },
      "Master_NoC_M06_INI": {
        "interface_ports": [
          "Master_NoC/M06_INI",
          "ConfigNoc/S00_INI"
        ]
      },
      "S00_AXIS_0_1": {
        "interface_ports": [
          "S00_AXIS_0",
          "ai_engine_0/S00_AXIS"
        ]
      },
      "S01_AXIS_0_1": {
        "interface_ports": [
          "S01_AXIS_0",
          "ai_engine_0/S01_AXIS"
        ]
      },
      "S02_AXIS_0_1": {
        "interface_ports": [
          "S02_AXIS_0",
          "ai_engine_0/S02_AXIS"
        ]
      },
      "S03_AXIS_0_1": {
        "interface_ports": [
          "S03_AXIS_0",
          "ai_engine_0/S03_AXIS"
        ]
      },
      "S04_AXIS_0_1": {
        "interface_ports": [
          "S04_AXIS_0",
          "ai_engine_0/S04_AXIS"
        ]
      },
      "S05_AXIS_0_1": {
        "interface_ports": [
          "S05_AXIS_0",
          "ai_engine_0/S05_AXIS"
        ]
      },
      "S06_AXIS_0_1": {
        "interface_ports": [
          "S06_AXIS_0",
          "ai_engine_0/S06_AXIS"
        ]
      },
      "S07_AXIS_0_1": {
        "interface_ports": [
          "S07_AXIS_0",
          "ai_engine_0/S07_AXIS"
        ]
      },
      "S08_AXIS_0_1": {
        "interface_ports": [
          "S08_AXIS_0",
          "ai_engine_0/S08_AXIS"
        ]
      },
      "S09_AXIS_0_1": {
        "interface_ports": [
          "S09_AXIS_0",
          "ai_engine_0/S09_AXIS"
        ]
      },
      "S10_AXIS_0_1": {
        "interface_ports": [
          "S10_AXIS_0",
          "ai_engine_0/S10_AXIS"
        ]
      },
      "S11_AXIS_0_1": {
        "interface_ports": [
          "S11_AXIS_0",
          "ai_engine_0/S11_AXIS"
        ]
      },
      "S12_AXIS_0_1": {
        "interface_ports": [
          "S12_AXIS_0",
          "ai_engine_0/S12_AXIS"
        ]
      },
      "S13_AXIS_0_1": {
        "interface_ports": [
          "S13_AXIS_0",
          "ai_engine_0/S13_AXIS"
        ]
      },
      "S14_AXIS_0_1": {
        "interface_ports": [
          "S14_AXIS_0",
          "ai_engine_0/S14_AXIS"
        ]
      },
      "S15_AXIS_0_1": {
        "interface_ports": [
          "S15_AXIS_0",
          "ai_engine_0/S15_AXIS"
        ]
      },
      "S_AXI_FPD_0_1": {
        "interface_ports": [
          "dma",
          "CIPS_0/S_AXI_FPD"
        ]
      },
      "aggr_noc_M00_INI": {
        "interface_ports": [
          "aggr_noc/M00_INI",
          "noc_lpddr0/S04_INI"
        ]
      },
      "aggr_noc_M01_INI": {
        "interface_ports": [
          "aggr_noc/M01_INI",
          "noc_lpddr1/S01_INI"
        ]
      },
      "aggr_noc_M02_INI": {
        "interface_ports": [
          "aggr_noc/M02_INI",
          "noc_lpddr2/S01_INI"
        ]
      },
      "ai_engine_0_M00_AXIS": {
        "interface_ports": [
          "M00_AXIS_0",
          "ai_engine_0/M00_AXIS"
        ]
      },
      "ai_engine_0_M01_AXIS": {
        "interface_ports": [
          "M01_AXIS_0",
          "ai_engine_0/M01_AXIS"
        ]
      },
      "ai_engine_0_M02_AXIS": {
        "interface_ports": [
          "M02_AXIS_0",
          "ai_engine_0/M02_AXIS"
        ]
      },
      "ai_engine_0_M03_AXIS": {
        "interface_ports": [
          "M03_AXIS_0",
          "ai_engine_0/M03_AXIS"
        ]
      },
      "ai_engine_0_M04_AXIS": {
        "interface_ports": [
          "M04_AXIS_0",
          "ai_engine_0/M04_AXIS"
        ]
      },
      "ai_engine_0_M05_AXIS": {
        "interface_ports": [
          "M05_AXIS_0",
          "ai_engine_0/M05_AXIS"
        ]
      },
      "ai_engine_0_M06_AXIS": {
        "interface_ports": [
          "M06_AXIS_0",
          "ai_engine_0/M06_AXIS"
        ]
      },
      "ai_engine_0_M07_AXIS": {
        "interface_ports": [
          "M07_AXIS_0",
          "ai_engine_0/M07_AXIS"
        ]
      },
      "ai_engine_0_M08_AXIS": {
        "interface_ports": [
          "M08_AXIS_0",
          "ai_engine_0/M08_AXIS"
        ]
      },
      "ai_engine_0_M09_AXIS": {
        "interface_ports": [
          "M09_AXIS_0",
          "ai_engine_0/M09_AXIS"
        ]
      },
      "ai_engine_0_M10_AXIS": {
        "interface_ports": [
          "M10_AXIS_0",
          "ai_engine_0/M10_AXIS"
        ]
      },
      "ai_engine_0_M11_AXIS": {
        "interface_ports": [
          "M11_AXIS_0",
          "ai_engine_0/M11_AXIS"
        ]
      },
      "ai_engine_0_M12_AXIS": {
        "interface_ports": [
          "M12_AXIS_0",
          "ai_engine_0/M12_AXIS"
        ]
      },
      "ai_engine_0_M13_AXIS": {
        "interface_ports": [
          "M13_AXIS_0",
          "ai_engine_0/M13_AXIS"
        ]
      },
      "ai_engine_0_M14_AXIS": {
        "interface_ports": [
          "M14_AXIS_0",
          "ai_engine_0/M14_AXIS"
        ]
      },
      "ai_engine_0_M15_AXIS": {
        "interface_ports": [
          "M15_AXIS_0",
          "ai_engine_0/M15_AXIS"
        ]
      },
      "lpddr4_clk1_1": {
        "interface_ports": [
          "lpddr4_clk1",
          "noc_lpddr0/sys_clk0"
        ]
      },
      "lpddr4_clk2_1": {
        "interface_ports": [
          "lpddr4_clk2",
          "noc_lpddr1/sys_clk0"
        ]
      },
      "lpddr4_clk3_1": {
        "interface_ports": [
          "lpddr4_clk3",
          "noc_lpddr2/sys_clk0"
        ]
      },
      "noc_lpddr0_CH0_LPDDR4_0": {
        "interface_ports": [
          "ch0_lpddr4_trip1",
          "noc_lpddr0/CH0_LPDDR4_0"
        ]
      },
      "noc_lpddr0_CH1_LPDDR4_0": {
        "interface_ports": [
          "ch1_lpddr4_trip1",
          "noc_lpddr0/CH1_LPDDR4_0"
        ]
      },
      "noc_lpddr1_CH0_LPDDR4_0": {
        "interface_ports": [
          "ch0_lpddr4_trip2",
          "noc_lpddr1/CH0_LPDDR4_0"
        ]
      },
      "noc_lpddr1_CH1_LPDDR4_0": {
        "interface_ports": [
          "ch1_lpddr4_trip2",
          "noc_lpddr1/CH1_LPDDR4_0"
        ]
      },
      "noc_lpddr2_CH0_LPDDR4_0": {
        "interface_ports": [
          "ch0_lpddr4_trip3",
          "noc_lpddr2/CH0_LPDDR4_0"
        ]
      },
      "noc_lpddr2_CH1_LPDDR4_0": {
        "interface_ports": [
          "ch1_lpddr4_trip3",
          "noc_lpddr2/CH1_LPDDR4_0"
        ]
      }
    },
    "nets": {
      "CIPS_0_fpd_axi_noc_axi0_clk": {
        "ports": [
          "CIPS_0/fpd_axi_noc_axi0_clk",
          "Master_NoC/aclk4"
        ]
      },
      "CIPS_0_fpd_axi_noc_axi1_clk": {
        "ports": [
          "CIPS_0/fpd_axi_noc_axi1_clk",
          "Master_NoC/aclk5"
        ]
      },
      "CIPS_0_fpd_cci_noc_axi0_clk": {
        "ports": [
          "CIPS_0/fpd_cci_noc_axi0_clk",
          "Master_NoC/aclk0"
        ]
      },
      "CIPS_0_fpd_cci_noc_axi1_clk": {
        "ports": [
          "CIPS_0/fpd_cci_noc_axi1_clk",
          "Master_NoC/aclk1"
        ]
      },
      "CIPS_0_fpd_cci_noc_axi2_clk": {
        "ports": [
          "CIPS_0/fpd_cci_noc_axi2_clk",
          "Master_NoC/aclk2"
        ]
      },
      "CIPS_0_fpd_cci_noc_axi3_clk": {
        "ports": [
          "CIPS_0/fpd_cci_noc_axi3_clk",
          "Master_NoC/aclk3"
        ]
      },
      "CIPS_0_lpd_axi_noc_clk": {
        "ports": [
          "CIPS_0/lpd_axi_noc_clk",
          "Master_NoC/aclk6"
        ]
      },
      "CIPS_0_pl0_ref_clk": {
        "ports": [
          "CIPS_0/pl0_ref_clk",
          "plClk"
        ]
      },
      "CIPS_0_pl0_resetn": {
        "ports": [
          "CIPS_0/pl0_resetn",
          "plRstL"
        ]
      },
      "CIPS_0_pmc_axi_noc_axi0_clk": {
        "ports": [
          "CIPS_0/pmc_axi_noc_axi0_clk",
          "Master_NoC/aclk7"
        ]
      },
      "aclk0_0_1": {
        "ports": [
          "aieClk",
          "ai_engine_0/aclk0"
        ]
      },
      "ai_engine_0_s00_axi_aclk": {
        "ports": [
          "ai_engine_0/s00_axi_aclk",
          "ConfigNoc/aclk0"
        ]
      },
      "m_axi_fpd_aclk_0_1": {
        "ports": [
          "dmaClk",
          "CIPS_0/m_axi_fpd_aclk",
          "CIPS_0/m_axi_lpd_aclk",
          "CIPS_0/s_axi_fpd_aclk"
        ]
      },
      "pl_ps_irq0_0_1": {
        "ports": [
          "dmaIrq",
          "CIPS_0/pl_ps_irq0"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "dma": {
            "range": "512T",
            "width": "49",
            "segments": {
              "SEG_CIPS_0_pspmc_0_psv_adma_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_adma_0",
                "offset": "0x00000FFA80000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_adma_1": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_adma_1",
                "offset": "0x00000FFA90000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_adma_2": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_adma_2",
                "offset": "0x00000FFAA0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_adma_3": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_adma_3",
                "offset": "0x00000FFAB0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_adma_4": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_adma_4",
                "offset": "0x00000FFAC0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_adma_5": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_adma_5",
                "offset": "0x00000FFAD0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_adma_6": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_adma_6",
                "offset": "0x00000FFAE0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_adma_7": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_adma_7",
                "offset": "0x00000FFAF0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_apu_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_apu_0",
                "offset": "0x00000FD5C0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_canfd_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_canfd_0",
                "offset": "0x00000FF060000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_canfd_1": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_canfd_1",
                "offset": "0x00000FF070000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_0",
                "offset": "0x00000F0800000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_a720_cti": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_a720_cti",
                "offset": "0x00000F0D10000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_a720_dbg": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_a720_dbg",
                "offset": "0x00000F0D00000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_a720_etm": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_a720_etm",
                "offset": "0x00000F0D30000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_a720_pmu": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_a720_pmu",
                "offset": "0x00000F0D20000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_a721_cti": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_a721_cti",
                "offset": "0x00000F0D50000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_a721_dbg": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_a721_dbg",
                "offset": "0x00000F0D40000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_a721_etm": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_a721_etm",
                "offset": "0x00000F0D70000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_a721_pmu": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_a721_pmu",
                "offset": "0x00000F0D60000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_apu_cti": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_apu_cti",
                "offset": "0x00000F0CA0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_apu_ela": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_apu_ela",
                "offset": "0x00000F0C60000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_apu_etf": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_apu_etf",
                "offset": "0x00000F0C30000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_apu_fun": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_apu_fun",
                "offset": "0x00000F0C20000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_cpm_atm": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_cpm_atm",
                "offset": "0x00000F0F80000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_cpm_cti2a": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_cpm_cti2a",
                "offset": "0x00000F0FA0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_cpm_cti2d": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_cpm_cti2d",
                "offset": "0x00000F0FD0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_cpm_ela2a": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_cpm_ela2a",
                "offset": "0x00000F0F40000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_cpm_ela2b": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_cpm_ela2b",
                "offset": "0x00000F0F50000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_cpm_ela2c": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_cpm_ela2c",
                "offset": "0x00000F0F60000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_cpm_ela2d": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_cpm_ela2d",
                "offset": "0x00000F0F70000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_cpm_fun": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_cpm_fun",
                "offset": "0x00000F0F20000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_cpm_rom": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_cpm_rom",
                "offset": "0x00000F0F00000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_fpd_atm": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_fpd_atm",
                "offset": "0x00000F0B80000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_fpd_cti1b": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_fpd_cti1b",
                "offset": "0x00000F0BB0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_fpd_cti1c": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_fpd_cti1c",
                "offset": "0x00000F0BC0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_fpd_cti1d": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_fpd_cti1d",
                "offset": "0x00000F0BD0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_fpd_stm": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_fpd_stm",
                "offset": "0x00000F0B70000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_lpd_atm": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_lpd_atm",
                "offset": "0x00000F0980000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_lpd_cti": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_lpd_cti",
                "offset": "0x00000F09D0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_pmc_cti": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_pmc_cti",
                "offset": "0x00000F08D0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_r50_cti": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_r50_cti",
                "offset": "0x00000F0A10000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_coresight_r51_cti": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_coresight_r51_cti",
                "offset": "0x00000F0A50000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_crf_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_crf_0",
                "offset": "0x00000FD1A0000",
                "range": "1280K"
              },
              "SEG_CIPS_0_pspmc_0_psv_crl_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_crl_0",
                "offset": "0x00000FF5E0000",
                "range": "3M"
              },
              "SEG_CIPS_0_pspmc_0_psv_crp_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_crp_0",
                "offset": "0x00000F1260000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_ethernet_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_ethernet_0",
                "offset": "0x00000FF0C0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_fpd_afi_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_fpd_afi_0",
                "offset": "0x00000FD360000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_fpd_afi_2": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_fpd_afi_2",
                "offset": "0x00000FD380000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_fpd_cci_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_fpd_cci_0",
                "offset": "0x00000FD5E0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_fpd_gpv_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_fpd_gpv_0",
                "offset": "0x00000FD700000",
                "range": "1M"
              },
              "SEG_CIPS_0_pspmc_0_psv_fpd_maincci_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_fpd_maincci_0",
                "offset": "0x00000FD000000",
                "range": "1M"
              },
              "SEG_CIPS_0_pspmc_0_psv_fpd_slave_xmpu_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_fpd_slave_xmpu_0",
                "offset": "0x00000FD390000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_fpd_slcr_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_fpd_slcr_0",
                "offset": "0x00000FD610000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_fpd_slcr_secure_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_fpd_slcr_secure_0",
                "offset": "0x00000FD690000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_fpd_smmu_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_fpd_smmu_0",
                "offset": "0x00000FD5F0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_fpd_smmutcu_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_fpd_smmutcu_0",
                "offset": "0x00000FD800000",
                "range": "8M"
              },
              "SEG_CIPS_0_pspmc_0_psv_i2c_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_i2c_0",
                "offset": "0x00000FF020000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_i2c_1": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_i2c_1",
                "offset": "0x00000FF030000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_ipi_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_ipi_0",
                "offset": "0x00000FF330000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_ipi_1": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_ipi_1",
                "offset": "0x00000FF340000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_ipi_2": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_ipi_2",
                "offset": "0x00000FF350000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_ipi_3": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_ipi_3",
                "offset": "0x00000FF360000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_ipi_4": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_ipi_4",
                "offset": "0x00000FF370000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_ipi_5": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_ipi_5",
                "offset": "0x00000FF380000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_ipi_6": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_ipi_6",
                "offset": "0x00000FF3A0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_ipi_buffer": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_ipi_buffer",
                "offset": "0x00000FF3F0000",
                "range": "4K"
              },
              "SEG_CIPS_0_pspmc_0_psv_ipi_pmc": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_ipi_pmc",
                "offset": "0x00000FF320000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_ipi_pmc_nobuf": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_ipi_pmc_nobuf",
                "offset": "0x00000FF390000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_ipi_psm": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_ipi_psm",
                "offset": "0x00000FF310000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_lpd_afi_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_lpd_afi_0",
                "offset": "0x00000FF9B0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_lpd_iou_secure_slcr_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_lpd_iou_secure_slcr_0",
                "offset": "0x00000FF0A0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_lpd_iou_slcr_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_lpd_iou_slcr_0",
                "offset": "0x00000FF080000",
                "range": "128K"
              },
              "SEG_CIPS_0_pspmc_0_psv_lpd_slcr_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_lpd_slcr_0",
                "offset": "0x00000FF410000",
                "range": "1M"
              },
              "SEG_CIPS_0_pspmc_0_psv_lpd_slcr_secure_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_lpd_slcr_secure_0",
                "offset": "0x00000FF510000",
                "range": "256K"
              },
              "SEG_CIPS_0_pspmc_0_psv_lpd_xppu_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_lpd_xppu_0",
                "offset": "0x00000FF990000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_ocm_ctrl": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_ocm_ctrl",
                "offset": "0x00000FF960000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_ocm_ram_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_ocm_ram_0",
                "offset": "0x00000FFFC0000",
                "range": "256K"
              },
              "SEG_CIPS_0_pspmc_0_psv_ocm_xmpu_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_ocm_xmpu_0",
                "offset": "0x00000FF980000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_aes": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_aes",
                "offset": "0x00000F11E0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_bbram_ctrl": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_bbram_ctrl",
                "offset": "0x00000F11F0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_cfi_cframe_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_cfi_cframe_0",
                "offset": "0x00000F12D0000",
                "range": "4K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_cfu_apb_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_cfu_apb_0",
                "offset": "0x00000F12B0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_dma_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_dma_0",
                "offset": "0x00000F11C0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_dma_1": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_dma_1",
                "offset": "0x00000F11D0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_efuse_cache": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_efuse_cache",
                "offset": "0x00000F1250000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_efuse_ctrl": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_efuse_ctrl",
                "offset": "0x00000F1240000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_global_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_global_0",
                "offset": "0x00000F1110000",
                "range": "320K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_gpio_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_gpio_0",
                "offset": "0x00000F1020000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_ospi_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_ospi_0",
                "offset": "0x00000F1010000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_ppu1_mdm_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_ppu1_mdm_0",
                "offset": "0x00000F0310000",
                "range": "32K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_qspi_ospi_flash_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_qspi_ospi_flash_0",
                "offset": "0x00000C0000000",
                "range": "512M"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_ram": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_ram",
                "offset": "0x00000F2000000",
                "range": "128K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_ram_npi": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_ram_npi",
                "offset": "0x00000F6000000",
                "range": "32M"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_rsa": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_rsa",
                "offset": "0x00000F1200000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_rtc_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_rtc_0",
                "offset": "0x00000F12A0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_sd_1": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_sd_1",
                "offset": "0x00000F1050000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_sha": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_sha",
                "offset": "0x00000F1210000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_slave_boot": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_slave_boot",
                "offset": "0x00000F1220000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_slave_boot_stream": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_slave_boot_stream",
                "offset": "0x00000F2100000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_sysmon_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_sysmon_0",
                "offset": "0x00000F1270000",
                "range": "192K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_trng": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_trng",
                "offset": "0x00000F1230000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_xmpu_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_xmpu_0",
                "offset": "0x00000F12F0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_xppu_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_xppu_0",
                "offset": "0x00000F1310000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_pmc_xppu_npi_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_pmc_xppu_npi_0",
                "offset": "0x00000F1300000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_psm_global_reg": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_psm_global_reg",
                "offset": "0x00000FFC90000",
                "range": "60K"
              },
              "SEG_CIPS_0_pspmc_0_psv_r5_1_atcm_global": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_r5_1_atcm_global",
                "offset": "0x00000FFE90000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_r5_1_btcm_global": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_r5_1_btcm_global",
                "offset": "0x00000FFEB0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_r5_tcm_ram_global": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_r5_tcm_ram_global",
                "offset": "0x00000FFE00000",
                "range": "256K"
              },
              "SEG_CIPS_0_pspmc_0_psv_rpu_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_rpu_0",
                "offset": "0x00000FF9A0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_sbsauart_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_sbsauart_0",
                "offset": "0x00000FF000000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_scntr_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_scntr_0",
                "offset": "0x00000FF130000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_scntrs_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_scntrs_0",
                "offset": "0x00000FF140000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_ttc_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_ttc_0",
                "offset": "0x00000FF0E0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_usb_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_usb_0",
                "offset": "0x00000FF9D0000",
                "range": "64K"
              },
              "SEG_CIPS_0_pspmc_0_psv_usb_xhci_0": {
                "address_block": "/CIPS_0/S_AXI_FPD/pspmc_0_psv_usb_xhci_0",
                "offset": "0x00000FE200000",
                "range": "1M"
              }
            }
          }
        },
        "memory_maps": {
          "axiLite": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "dmaCtrl": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/CIPS_0": {
        "address_spaces": {
          "FPD_AXI_NOC_0": {
            "segments": {
              "SEG_ai_engine_0_AIE_ARRAY_0": {
                "address_block": "/ai_engine_0/S00_AXI/AIE_ARRAY_0",
                "offset": "0x0000020000000000",
                "range": "4G"
              },
              "SEG_noc_lpddr0_C0_DDR_LOW0": {
                "address_block": "/noc_lpddr0/S00_INI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_lpddr0_C0_DDR_LOW1": {
                "address_block": "/noc_lpddr0/S00_INI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              },
              "SEG_noc_lpddr1_C1_DDR_CH1": {
                "address_block": "/noc_lpddr1/S00_INI/C1_DDR_CH1",
                "offset": "0x0000050000000000",
                "range": "4G"
              },
              "SEG_noc_lpddr2_C1_DDR_CH2": {
                "address_block": "/noc_lpddr2/S00_INI/C1_DDR_CH2",
                "offset": "0x0000060000000000",
                "range": "4G"
              }
            }
          },
          "FPD_AXI_NOC_1": {
            "segments": {
              "SEG_ai_engine_0_AIE_ARRAY_0": {
                "address_block": "/ai_engine_0/S00_AXI/AIE_ARRAY_0",
                "offset": "0x0000020000000000",
                "range": "4G"
              },
              "SEG_noc_lpddr0_C0_DDR_LOW0": {
                "address_block": "/noc_lpddr0/S00_INI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_lpddr0_C0_DDR_LOW1": {
                "address_block": "/noc_lpddr0/S00_INI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              },
              "SEG_noc_lpddr1_C1_DDR_CH1": {
                "address_block": "/noc_lpddr1/S00_INI/C1_DDR_CH1",
                "offset": "0x0000050000000000",
                "range": "4G"
              },
              "SEG_noc_lpddr2_C1_DDR_CH2": {
                "address_block": "/noc_lpddr2/S00_INI/C1_DDR_CH2",
                "offset": "0x0000060000000000",
                "range": "4G"
              }
            }
          },
          "FPD_CCI_NOC_0": {
            "segments": {
              "SEG_ai_engine_0_AIE_ARRAY_0": {
                "address_block": "/ai_engine_0/S00_AXI/AIE_ARRAY_0",
                "offset": "0x0000020000000000",
                "range": "4G"
              },
              "SEG_noc_lpddr0_C0_DDR_LOW0": {
                "address_block": "/noc_lpddr0/S00_INI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_lpddr0_C0_DDR_LOW1": {
                "address_block": "/noc_lpddr0/S00_INI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              },
              "SEG_noc_lpddr1_C1_DDR_CH1": {
                "address_block": "/noc_lpddr1/S00_INI/C1_DDR_CH1",
                "offset": "0x0000050000000000",
                "range": "4G"
              },
              "SEG_noc_lpddr2_C1_DDR_CH2": {
                "address_block": "/noc_lpddr2/S00_INI/C1_DDR_CH2",
                "offset": "0x0000060000000000",
                "range": "4G"
              }
            }
          },
          "FPD_CCI_NOC_1": {
            "segments": {
              "SEG_ai_engine_0_AIE_ARRAY_0": {
                "address_block": "/ai_engine_0/S00_AXI/AIE_ARRAY_0",
                "offset": "0x0000020000000000",
                "range": "4G"
              },
              "SEG_noc_lpddr0_C1_DDR_LOW0": {
                "address_block": "/noc_lpddr0/S01_INI/C1_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_lpddr0_C1_DDR_LOW1": {
                "address_block": "/noc_lpddr0/S01_INI/C1_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              },
              "SEG_noc_lpddr1_C1_DDR_CH1": {
                "address_block": "/noc_lpddr1/S00_INI/C1_DDR_CH1",
                "offset": "0x0000050000000000",
                "range": "4G"
              },
              "SEG_noc_lpddr2_C1_DDR_CH2": {
                "address_block": "/noc_lpddr2/S00_INI/C1_DDR_CH2",
                "offset": "0x0000060000000000",
                "range": "4G"
              }
            }
          },
          "FPD_CCI_NOC_2": {
            "segments": {
              "SEG_ai_engine_0_AIE_ARRAY_0": {
                "address_block": "/ai_engine_0/S00_AXI/AIE_ARRAY_0",
                "offset": "0x0000020000000000",
                "range": "4G"
              },
              "SEG_noc_lpddr0_C2_DDR_LOW0": {
                "address_block": "/noc_lpddr0/S02_INI/C2_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_lpddr0_C2_DDR_LOW1": {
                "address_block": "/noc_lpddr0/S02_INI/C2_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              },
              "SEG_noc_lpddr1_C1_DDR_CH1": {
                "address_block": "/noc_lpddr1/S00_INI/C1_DDR_CH1",
                "offset": "0x0000050000000000",
                "range": "4G"
              },
              "SEG_noc_lpddr2_C1_DDR_CH2": {
                "address_block": "/noc_lpddr2/S00_INI/C1_DDR_CH2",
                "offset": "0x0000060000000000",
                "range": "4G"
              }
            }
          },
          "FPD_CCI_NOC_3": {
            "segments": {
              "SEG_ai_engine_0_AIE_ARRAY_0": {
                "address_block": "/ai_engine_0/S00_AXI/AIE_ARRAY_0",
                "offset": "0x0000020000000000",
                "range": "4G"
              },
              "SEG_noc_lpddr0_C3_DDR_LOW0": {
                "address_block": "/noc_lpddr0/S03_INI/C3_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_lpddr0_C3_DDR_LOW1": {
                "address_block": "/noc_lpddr0/S03_INI/C3_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              },
              "SEG_noc_lpddr1_C1_DDR_CH1": {
                "address_block": "/noc_lpddr1/S00_INI/C1_DDR_CH1",
                "offset": "0x0000050000000000",
                "range": "4G"
              },
              "SEG_noc_lpddr2_C1_DDR_CH2": {
                "address_block": "/noc_lpddr2/S00_INI/C1_DDR_CH2",
                "offset": "0x0000060000000000",
                "range": "4G"
              }
            }
          },
          "LPD_AXI_NOC_0": {
            "segments": {
              "SEG_noc_lpddr0_C0_DDR_LOW0": {
                "address_block": "/noc_lpddr0/S00_INI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_lpddr0_C0_DDR_LOW1": {
                "address_block": "/noc_lpddr0/S00_INI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              }
            }
          },
          "M_AXI_FPD": {
            "segments": {
              "SEG_axiLite_Reg": {
                "address_block": "/axiLite/Reg",
                "offset": "0x00400000000",
                "range": "4G"
              }
            }
          },
          "M_AXI_LPD": {
            "segments": {
              "SEG_dmaCtrl_Reg": {
                "address_block": "/dmaCtrl/Reg",
                "offset": "0x00080000000",
                "range": "64K"
              }
            }
          },
          "PMC_NOC_AXI_0": {
            "segments": {
              "SEG_ai_engine_0_AIE_ARRAY_0": {
                "address_block": "/ai_engine_0/S00_AXI/AIE_ARRAY_0",
                "offset": "0x0000020000000000",
                "range": "4G"
              },
              "SEG_noc_lpddr0_C0_DDR_LOW0": {
                "address_block": "/noc_lpddr0/S00_INI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_lpddr0_C0_DDR_LOW1": {
                "address_block": "/noc_lpddr0/S00_INI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              },
              "SEG_noc_lpddr1_C1_DDR_CH1": {
                "address_block": "/noc_lpddr1/S00_INI/C1_DDR_CH1",
                "offset": "0x0000050000000000",
                "range": "4G"
              },
              "SEG_noc_lpddr2_C1_DDR_CH2": {
                "address_block": "/noc_lpddr2/S00_INI/C1_DDR_CH2",
                "offset": "0x0000060000000000",
                "range": "4G"
              }
            }
          }
        }
      }
    }
  }
}