//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__unsafe_index_add_4 // -- Begin function triton_poi_fused__unsafe_index_add_4
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused__unsafe_index_add_4
.visible .entry triton_poi_fused__unsafe_index_add_4(
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_4_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_4_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_4_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_4_param_3,
	.param .u32 triton_poi_fused__unsafe_index_add_4_param_4,
	.param .u32 triton_poi_fused__unsafe_index_add_4_param_5
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<35>;
	.reg .b32 	%r<120>;
	.reg .f32 	%f<25>;
	.reg .b64 	%rd<74>;
	.loc	1 19 0                          // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:19:0

// %bb.0:
	ld.param.u64 	%rd39, [triton_poi_fused__unsafe_index_add_4_param_0];
	ld.param.u64 	%rd40, [triton_poi_fused__unsafe_index_add_4_param_1];
$L__tmp0:
	.loc	1 22 28                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:22:33
	shl.b32 	%r43, %r1, 6;
	ld.param.u64 	%rd41, [triton_poi_fused__unsafe_index_add_4_param_2];
	ld.param.u64 	%rd42, [triton_poi_fused__unsafe_index_add_4_param_3];
	.loc	1 23 44                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:23:44
	mov.u32 	%r44, %tid.x;
	shr.u32 	%r45, %r44, 2;
	bfe.u32 	%r46, %r44, 2, 5;
	shl.b32 	%r47, %r44, 2;
	and.b32  	%r48, %r47, 12;
	and.b32  	%r49, %r47, 60;
	.loc	1 23 23                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:23:23
	or.b32  	%r50, %r43, %r46;
	or.b32  	%r51, %r50, 32;
	or.b32  	%r52, %r43, %r49;
	.loc	1 24 21                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:24:21
	setp.lt.s32 	%p31, %r50, 512;
	setp.lt.s32 	%p32, %r51, 512;
	setp.lt.s32 	%p33, %r52, 512;
	.loc	1 25 28                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:25:33
	shl.b32 	%r53, %r2, 4;
	.loc	1 26 44                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:26:44
	bfe.u32 	%r54, %r44, 4, 3;
	.loc	1 26 23                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:26:23
	or.b32  	%r55, %r53, %r54;
	or.b32  	%r56, %r55, 8;
	or.b32  	%r57, %r53, %r48;
	.loc	1 27 21                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:27:21
	setp.lt.s32 	%p1, %r55, 16;
	setp.lt.s32 	%p5, %r56, 16;
	setp.lt.s32 	%p34, %r57, 16;
	.loc	1 28 19                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:28:19
	shr.s32 	%r59, %r55, 31;
	shr.u32 	%r60, %r59, 30;
	add.s32 	%r61, %r55, %r60;
	shr.s32 	%r62, %r61, 2;
	bfe.s32 	%r63, %r2, 27, 1;
	shr.u32 	%r64, %r63, 30;
	add.s32 	%r65, %r56, %r64;
	shr.s32 	%r66, %r65, 2;
	.loc	1 29 19                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:29:19
	and.b32  	%r67, %r61, -4;
	sub.s32 	%r68, %r55, %r67;
	.loc	1 31 19                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:31:19
	shr.s32 	%r70, %r52, 31;
	shr.u32 	%r71, %r70, 25;
	add.s32 	%r72, %r52, %r71;
	shr.s32 	%r73, %r72, 7;
	.loc	1 30 19                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:30:19
	and.b32  	%r74, %r72, -128;
	sub.s32 	%r75, %r52, %r74;
	.loc	1 34 30                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:34:30
	mul.wide.s32 	%rd43, %r62, 8;
	add.s64 	%rd2, %rd39, %rd43;
	mul.wide.s32 	%rd44, %r66, 8;
	add.s64 	%rd10, %rd39, %rd44;
	.loc	1 34 35                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:34:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd5, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd5 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd7, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd7 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd9, 0x0;
	@%p5 ld.global.L1::evict_last.b64 { %rd9 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd11, 0x0;
	@%p5 ld.global.L1::evict_last.b64 { %rd11 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd13, 0x0;
	@%p5 ld.global.L1::evict_last.b64 { %rd13 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd15, 0x0;
	@%p5 ld.global.L1::evict_last.b64 { %rd15 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 35 30                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:35:30
	mul.wide.s32 	%rd45, %r68, 8;
	add.s64 	%rd18, %rd39, %rd45;
	.loc	1 35 35                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:35:35
	// begin inline asm
	mov.u64 %rd17, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd17 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd19, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd19 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd21, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd21 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd23, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd23 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd25, 0x0;
	@%p5 ld.global.L1::evict_last.b64 { %rd25 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd27, 0x0;
	@%p5 ld.global.L1::evict_last.b64 { %rd27 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd29, 0x0;
	@%p5 ld.global.L1::evict_last.b64 { %rd29 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd31, 0x0;
	@%p5 ld.global.L1::evict_last.b64 { %rd31 }, [ %rd18 + 0 ];
	// end inline asm
	.loc	1 36 39                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:36:39
	shl.b32 	%r76, %r50, 4;
	shl.b32 	%r77, %r51, 4;
	.loc	1 36 36                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:36:36
	add.s32 	%r78, %r57, %r76;
	add.s32 	%r79, %r57, %r77;
	.loc	1 36 31                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:36:31
	mul.wide.s32 	%rd46, %r78, 4;
	add.s64 	%rd33, %rd41, %rd46;
	mul.wide.s32 	%rd47, %r79, 4;
	add.s64 	%rd34, %rd41, %rd47;
	.loc	1 36 52                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:36:52
	and.pred  	%p17, %p31, %p34;
	and.pred  	%p18, %p32, %p34;
	and.pred  	%p27, %p33, %p1;
	and.pred  	%p28, %p5, %p33;
	.loc	1 36 44                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:36:44
	// begin inline asm
	mov.u32 %r12, 0x0;
	mov.u32 %r14, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r18, 0x0;
	@%p17 ld.global.L1::evict_last.v4.b32 { %r12, %r14, %r16, %r18 }, [ %rd33 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	mov.u32 %r22, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r26, 0x0;
	@%p18 ld.global.L1::evict_last.v4.b32 { %r20, %r22, %r24, %r26 }, [ %rd34 + 0 ];
	// end inline asm
	shl.b32 	%r80, %r44, 8;
	and.b32  	%r81, %r80, 768;
	or.b32  	%r82, %r81, %r46;
	and.b32  	%r83, %r47, 508;
	shr.u32 	%r84, %r81, 4;
	add.s32 	%r85, %r84, %r82;
	shl.b32 	%r86, %r85, 2;
	mov.u32 	%r87, global_smem;
	add.s32 	%r11, %r87, %r86;
	mov.pred 	%p19, -1;
	// begin inline asm
	@%p19 st.shared.b32 [ %r11 + 0 ], %r12;
	// end inline asm
	or.b32  	%r88, %r81, 64;
	shr.u32 	%r89, %r88, 4;
	add.s32 	%r90, %r89, %r82;
	shl.b32 	%r91, %r90, 2;
	add.s32 	%r92, %r87, %r91;
	add.s32 	%r13, %r92, 256;
	// begin inline asm
	@%p19 st.shared.b32 [ %r13 + 0 ], %r14;
	// end inline asm
	or.b32  	%r93, %r81, 128;
	shr.u32 	%r94, %r93, 4;
	add.s32 	%r95, %r94, %r82;
	shl.b32 	%r96, %r95, 2;
	add.s32 	%r97, %r87, %r96;
	add.s32 	%r15, %r97, 512;
	// begin inline asm
	@%p19 st.shared.b32 [ %r15 + 0 ], %r16;
	// end inline asm
	or.b32  	%r98, %r81, 192;
	shr.u32 	%r99, %r98, 4;
	add.s32 	%r100, %r99, %r82;
	shl.b32 	%r101, %r100, 2;
	add.s32 	%r102, %r87, %r101;
	add.s32 	%r17, %r102, 768;
	// begin inline asm
	@%p19 st.shared.b32 [ %r17 + 0 ], %r18;
	// end inline asm
	add.s32 	%r19, %r11, 128;
	// begin inline asm
	@%p19 st.shared.b32 [ %r19 + 0 ], %r20;
	// end inline asm
	add.s32 	%r21, %r92, 384;
	// begin inline asm
	@%p19 st.shared.b32 [ %r21 + 0 ], %r22;
	// end inline asm
	add.s32 	%r23, %r97, 640;
	// begin inline asm
	@%p19 st.shared.b32 [ %r23 + 0 ], %r24;
	// end inline asm
	add.s32 	%r25, %r102, 896;
	// begin inline asm
	@%p19 st.shared.b32 [ %r25 + 0 ], %r26;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r103, %r45, 28;
	add.s32 	%r104, %r103, %r83;
	shl.b32 	%r105, %r104, 2;
	add.s32 	%r106, %r87, %r105;
	ld.shared.v4.f32 	{%f1, %f2, %f3, %f4}, [%r106];
	or.b32  	%r107, %r83, 512;
	shr.u32 	%r108, %r107, 4;
	and.b32  	%r109, %r108, 60;
	add.s32 	%r110, %r109, %r83;
	shl.b32 	%r111, %r110, 2;
	add.s32 	%r112, %r87, %r111;
	ld.shared.v4.f32 	{%f5, %f6, %f7, %f8}, [%r112+2048];
	.loc	1 40 32                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:40:32
	shr.u64 	%rd48, %rd7, 57;
	and.b64  	%rd49, %rd48, 64;
	add.s64 	%rd50, %rd49, %rd7;
	shr.u64 	%rd51, %rd15, 57;
	and.b64  	%rd52, %rd51, 64;
	add.s64 	%rd53, %rd52, %rd15;
	.loc	1 43 32                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:43:32
	shr.u64 	%rd54, %rd23, 57;
	and.b64  	%rd55, %rd54, 64;
	add.s64 	%rd56, %rd55, %rd23;
	shr.u64 	%rd57, %rd31, 57;
	and.b64  	%rd58, %rd57, 64;
	add.s64 	%rd59, %rd58, %rd31;
	.loc	1 44 65                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:44:65
	shl.b32 	%r113, %r73, 19;
	.loc	1 44 30                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:44:30
	shl.b64 	%rd60, %rd56, 9;
	add.s64 	%rd61, %rd40, %rd60;
	mul.wide.s32 	%rd62, %r75, 4;
	add.s64 	%rd63, %rd61, %rd62;
	shl.b64 	%rd64, %rd50, 15;
	add.s64 	%rd65, %rd63, %rd64;
	mul.wide.s32 	%rd66, %r113, 4;
	add.s64 	%rd35, %rd65, %rd66;
	shl.b64 	%rd67, %rd59, 9;
	add.s64 	%rd68, %rd40, %rd67;
	add.s64 	%rd69, %rd68, %rd62;
	shl.b64 	%rd70, %rd53, 15;
	add.s64 	%rd71, %rd69, %rd70;
	add.s64 	%rd36, %rd71, %rd66;
	.loc	1 44 70                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:44:70
	// begin inline asm
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	mov.u32 %r30, 0x0;
	@%p27 ld.global.v4.b32 { %r27, %r28, %r29, %r30 }, [ %rd35 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r27;
	mov.b32 	%f10, %r28;
	mov.b32 	%f11, %r29;
	mov.b32 	%f12, %r30;
	// begin inline asm
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	mov.u32 %r34, 0x0;
	@%p28 ld.global.v4.b32 { %r31, %r32, %r33, %r34 }, [ %rd36 + 0 ];
	// end inline asm
	mov.b32 	%f13, %r31;
	mov.b32 	%f14, %r32;
	mov.b32 	%f15, %r33;
	mov.b32 	%f16, %r34;
	.loc	1 45 19                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:45:19
	add.f32 	%f17, %f1, %f9;
	add.f32 	%f18, %f2, %f10;
	add.f32 	%f19, %f3, %f11;
	add.f32 	%f20, %f4, %f12;
	add.f32 	%f21, %f5, %f13;
	add.f32 	%f22, %f6, %f14;
	add.f32 	%f23, %f7, %f15;
	add.f32 	%f24, %f8, %f16;
	.loc	1 46 34                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:46:34
	shl.b32 	%r114, %r55, 7;
	shl.b32 	%r115, %r56, 7;
	.loc	1 46 44                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:46:44
	shl.b32 	%r116, %r73, 11;
	.loc	1 46 30                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:46:30
	add.s32 	%r117, %r116, %r75;
	.loc	1 46 39                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:46:39
	add.s32 	%r118, %r117, %r114;
	add.s32 	%r119, %r117, %r115;
	.loc	1 46 25                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:46:25
	mul.wide.s32 	%rd72, %r118, 4;
	add.s64 	%rd37, %rd42, %rd72;
	mul.wide.s32 	%rd73, %r119, 4;
	add.s64 	%rd38, %rd42, %rd73;
	.loc	1 46 56                         // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:46:56
	mov.b32 	%r35, %f17;
	mov.b32 	%r36, %f18;
	mov.b32 	%r37, %f19;
	mov.b32 	%r38, %f20;
	// begin inline asm
	@%p27 st.global.v4.b32 [ %rd37 + 0 ], { %r35, %r36, %r37, %r38 };
	// end inline asm
	mov.b32 	%r39, %f21;
	mov.b32 	%r40, %f22;
	mov.b32 	%r41, %f23;
	mov.b32 	%r42, %f24;
	// begin inline asm
	@%p28 st.global.v4.b32 [ %rd38 + 0 ], { %r39, %r40, %r41, %r42 };
	// end inline asm
	.loc	1 46 4                          // cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py:46:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/v5/cv5lqiyv2o7e3u2pkp4yb7derdn4hbss36shhmvaympeuv4wlue5.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 118
.b8 53
.b8 108
.b8 113
.b8 105
.b8 121
.b8 118
.b8 50
.b8 111
.b8 55
.b8 101
.b8 51
.b8 117
.b8 50
.b8 112
.b8 107
.b8 112
.b8 52
.b8 121
.b8 98
.b8 55
.b8 100
.b8 101
.b8 114
.b8 100
.b8 110
.b8 52
.b8 104
.b8 98
.b8 115
.b8 115
.b8 51
.b8 54
.b8 115
.b8 104
.b8 104
.b8 109
.b8 118
.b8 97
.b8 121
.b8 109
.b8 112
.b8 101
.b8 117
.b8 118
.b8 52
.b8 119
.b8 108
.b8 117
.b8 101
.b8 53
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 118
.b8 53
.b8 0
	}
	.section	.debug_macinfo	{	}
