// Seed: 3348002121
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output tri1 id_2,
    output supply1 id_3
);
  assign id_3 = 1;
  assign id_3 = 1 == 1;
  assign id_0 = 1;
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wor id_2,
    input uwire id_3,
    output wand id_4,
    output tri id_5,
    input wand id_6,
    output wand id_7,
    input wor id_8,
    input supply0 id_9,
    input supply0 id_10,
    input supply1 id_11,
    output supply0 id_12,
    output wor id_13,
    input wor id_14,
    input uwire id_15,
    input wor id_16,
    output tri1 id_17
);
  generate
    wire id_19;
    tri1 id_20 = id_3, id_21, id_22, id_23;
  endgenerate
  wire id_24;
  assign id_20 = 1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_13,
      id_13
  );
  assign modCall_1.id_1 = 0;
endmodule
