<<<<<<< HEAD
vhdl work "../modules/debounce.vhd"
vhdl work "addersub8.vhd"
vhdl work "../../../../../../Documents/Xlink_projects/lab_final/modules/col_strobe.vhd"
=======
vhdl work "addersub8.vhd"
>>>>>>> debugmode
vhdl work "../modules/SSD_1dig.vhd"
vhdl work "../modules/sel_strobeB.vhd"
vhdl work "../modules/mux4SSD.vhd"
vhdl work "../modules/DCM_100M.vhd"
vhdl work "../modules/CRenc4bin.vhd"
vhdl work "../modules/bin2BCD3en.vhd"
vhdl work "Full_AdderSub8.vhf"
vhdl work "Eight_Register_Shift.vhf"
vhdl work "ISA.vhf"
vhdl work "../modules/sRAM32x8_ex_pgm_instr.vhd"
vhdl work "../modules/sRAM32x8_ex_pgm_data.vhd"
vhdl work "Register_8bit.vhf"
vhdl work "Registers.vhf"
vhdl work "Output_DebugMode.vhf"
vhdl work "MUX_DR.vhf"
vhdl work "MUX8_generic.vhf"
vhdl work "MUX8Bit.vhf"
vhdl work "ALU_Final.vhf"
vhdl work "lab_KEYPAD_FINAL.vhf"
vhdl work "P_Counter.vhf"
vhdl work "ProgramGround.vhf"
vhdl work "MemoryV2.vhf"
vhdl work "lab_final.vhf"
