# CPE 487 -- Digital System Design
## Assignment 1: VHDL Modeling
1. Find a VHDL model not included in the course material
2. Add a comment citing the source
3. Upload the VHDL file to the GitHub repository
 

Program Outcome 1: (Complex Problem Solving)

2.1 The student will be able to apply VHDL entity/architecture modeling to represent component inputs and outputs and also internal signals, variables, and operations.

### Submission: [assignment1.vhd](./assignment1.vhd)
