INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/xxy/project_1/project_1.srcs/sources_1/new/LogicOr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicOr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/xxy/project_1/project_1.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/xxy/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
