{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572313213561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572313213561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 22:40:13 2019 " "Processing started: Mon Oct 28 22:40:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572313213561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572313213561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572313213561 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572313214280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_9-arc_add9 " "Found design unit 1: add_9-arc_add9" {  } { { "add_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/add_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215170 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_9 " "Found entity 1: add_9" {  } { { "add_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/add_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572313215170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_9-arc_sub9 " "Found design unit 1: sub_9-arc_sub9" {  } { { "sub_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sub_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215186 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_9 " "Found entity 1: sub_9" {  } { { "sub_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sub_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572313215186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sll_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sll_9-arc_sll9 " "Found design unit 1: sll_9-arc_sll9" {  } { { "sll_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sll_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215186 ""} { "Info" "ISGN_ENTITY_NAME" "1 sll_9 " "Found entity 1: sll_9" {  } { { "sll_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sll_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572313215186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sra_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sra_9-arc_sra9 " "Found design unit 1: sra_9-arc_sra9" {  } { { "sra_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sra_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215186 ""} { "Info" "ISGN_ENTITY_NAME" "1 sra_9 " "Found entity 1: sra_9" {  } { { "sra_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sra_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572313215186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srl_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file srl_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srl_9-arc_srl9 " "Found design unit 1: srl_9-arc_srl9" {  } { { "srl_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/srl_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215202 ""} { "Info" "ISGN_ENTITY_NAME" "1 srl_9 " "Found entity 1: srl_9" {  } { { "srl_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/srl_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572313215202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arc_ula " "Found design unit 1: ula-arc_ula" {  } { { "ula.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215202 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572313215202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_9-arc_xor9 " "Found design unit 1: xor_9-arc_xor9" {  } { { "xor_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/xor_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215217 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_9 " "Found entity 1: xor_9" {  } { { "xor_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/xor_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572313215217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_9-arc_or9 " "Found design unit 1: or_9-arc_or9" {  } { { "or_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/or_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215233 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_9 " "Found entity 1: or_9" {  } { { "or_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/or_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572313215233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_9-arc_and9 " "Found design unit 1: and_9-arc_and9" {  } { { "and_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/and_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215233 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_9 " "Found entity 1: and_9" {  } { { "and_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/and_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572313215233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x1_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_9-arc_mux8x1_9 " "Found design unit 1: mux8x1_9-arc_mux8x1_9" {  } { { "mux8x1_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/mux8x1_9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215233 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_9 " "Found entity 1: mux8x1_9" {  } { { "mux8x1_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/mux8x1_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572313215233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572313215233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572313215311 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_out_9 ula.vhd(100) " "VHDL Process Statement warning at ula.vhd(100): signal \"ula_out_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572313215327 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_out_9 ula.vhd(107) " "VHDL Process Statement warning at ula.vhd(107): signal \"ula_out_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572313215327 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_out_9 ula.vhd(113) " "VHDL Process Statement warning at ula.vhd(113): signal \"ula_out_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572313215327 "|ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_9 add_9:add_comp " "Elaborating entity \"add_9\" for hierarchy \"add_9:add_comp\"" {  } { { "ula.vhd" "add_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572313215327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_9 sub_9:sub_comp " "Elaborating entity \"sub_9\" for hierarchy \"sub_9:sub_comp\"" {  } { { "ula.vhd" "sub_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572313215342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_9 and_9:and_comp " "Elaborating entity \"and_9\" for hierarchy \"and_9:and_comp\"" {  } { { "ula.vhd" "and_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572313215342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_9 or_9:or_comp " "Elaborating entity \"or_9\" for hierarchy \"or_9:or_comp\"" {  } { { "ula.vhd" "or_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572313215342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_9 xor_9:xor_comp " "Elaborating entity \"xor_9\" for hierarchy \"xor_9:xor_comp\"" {  } { { "ula.vhd" "xor_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572313215358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl_9 srl_9:srl_comp " "Elaborating entity \"srl_9\" for hierarchy \"srl_9:srl_comp\"" {  } { { "ula.vhd" "srl_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572313215358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_9 sll_9:sll_comp " "Elaborating entity \"sll_9\" for hierarchy \"sll_9:sll_comp\"" {  } { { "ula.vhd" "sll_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572313215358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_9 sra_9:sra_comp " "Elaborating entity \"sra_9\" for hierarchy \"sra_9:sra_comp\"" {  } { { "ula.vhd" "sra_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572313215358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1_9 mux8x1_9:mux_comp " "Elaborating entity \"mux8x1_9\" for hierarchy \"mux8x1_9:mux_comp\"" {  } { { "ula.vhd" "mux_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572313215374 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572313217608 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572313217608 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572313217795 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572313217795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1572313217795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572313217795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572313217952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 22:40:17 2019 " "Processing ended: Mon Oct 28 22:40:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572313217952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572313217952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572313217952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572313217952 ""}
