report number csl tr 89 378 institution stanford university computer systems laboratory title analysis of parallelism and deadlocks in distributed time logic simulation author soule larry author gupta anoop date may 1989 abstract this paper explores the suitability of the chandy misra algorithm for digital logic simulation we use four realistic circuits as benchmarks for our analysis with one of them being the vector unit controller for the titan supercomputer from ardent our results show that the average number of logic elements available for concurrent execution ranges from 10 to 111 for the four circuits with an overall average of 68 although this is twice as much parallelism as that obtained by traditional event driven algorithms for these circuits we feel it is still too low one major factor limiting concurrency is the large number of global synchronization points deadlocks in the chandy misra terminology that occur during execution towards the goal of reducing the number of deadlocks the paper presents a classification of the types of deadlocks that occur during digital logic simulation four different types are identified and described intuitively in terms of circuit structure using domain specific knowledge the paper proposes methods for reducing these deadlock occurrences for one of the benchmark circuits the use of the proposed techniques eliminated all deadlocks and increased the average parallelism from 40 to 160 we believe that the use of such domain knowledge will make the chandy misra algorithm significantly more effective than it would be in its generic form ftp reports stanford edu pub cstr reports csl tr 89 378 csl tr 89 378 pdf
