# Reading D:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do tbird_lights_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 2 - tbird_lights/tbird_lights.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:59 on Mar 07,2019
# vcom -reportprogress 300 -2008 -work work G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 2 - tbird_lights/tbird_lights.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tbird_lights
# -- Compiling architecture behavioral of tbird_lights
# End time: 21:33:59 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 2 - tbird_lights/simulation/modelsim/tbird_lights.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:59 on Mar 07,2019
# vcom -reportprogress 300 -2008 -work work G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 2 - tbird_lights/simulation/modelsim/tbird_lights.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tbird_lights_vhd_tst
# -- Compiling architecture tbird_lights_arch of tbird_lights_vhd_tst
# End time: 21:33:59 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  NEWTB
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" NEWTB 
# Start time: 21:33:59 on Mar 07,2019
# ** Error: (vsim-3170) Could not find 'NEWTB'.
#         Searched libraries:
#             D:/intelFPGA_lite/17.1/modelsim_ase/altera/vhdl/altera
#             D:/intelFPGA_lite/17.1/modelsim_ase/altera/vhdl/220model
#             D:/intelFPGA_lite/17.1/modelsim_ase/altera/vhdl/sgate
#             D:/intelFPGA_lite/17.1/modelsim_ase/altera/vhdl/altera_mf
#             D:/intelFPGA_lite/17.1/modelsim_ase/altera/vhdl/altera_lnsim
#             D:/intelFPGA_lite/17.1/modelsim_ase/altera/vhdl/cycloneive
#             G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 2 - tbird_lights/simulation/modelsim/rtl_work
#             G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 2 - tbird_lights/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tbird_lights_run_msim_rtl_vhdl.do PAUSED at line 12
vcom -reportprogress 300 -work work {G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 2 - tbird_lights/simulation/modelsim/tbird_lights.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:30 on Mar 07,2019
# vcom -reportprogress 300 -work work G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 2 - tbird_lights/simulation/modelsim/tbird_lights.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tbird_lights_vhd_tst
# -- Compiling architecture tbird_lights_arch of tbird_lights_vhd_tst
# End time: 21:34:30 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 2 - tbird_lights/simulation/modelsim/tbird_lights.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:31 on Mar 07,2019
# vcom -reportprogress 300 -work work G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 2 - tbird_lights/simulation/modelsim/tbird_lights.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tbird_lights_vhd_tst
# -- Compiling architecture tbird_lights_arch of tbird_lights_vhd_tst
# End time: 21:34:31 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tbird_lights_vhd_tst
# vsim work.tbird_lights_vhd_tst 
# Start time: 21:33:59 on Mar 07,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbird_lights_vhd_tst(tbird_lights_arch)
# Loading work.tbird_lights(behavioral)
add wave -position insertpoint  \
sim:/tbird_lights_vhd_tst/CLK \
sim:/tbird_lights_vhd_tst/L \
sim:/tbird_lights_vhd_tst/LA \
sim:/tbird_lights_vhd_tst/LB \
sim:/tbird_lights_vhd_tst/LC \
sim:/tbird_lights_vhd_tst/R \
sim:/tbird_lights_vhd_tst/RA \
sim:/tbird_lights_vhd_tst/RB \
sim:/tbird_lights_vhd_tst/RC \
sim:/tbird_lights_vhd_tst/reset \
sim:/tbird_lights_vhd_tst/S
run -all
# End time: 21:38:23 on Mar 07,2019, Elapsed time: 0:04:24
# Errors: 1, Warnings: 0
