[14:02:27.518] <TB0>     INFO: *** Welcome to pxar ***
[14:02:27.518] <TB0>     INFO: *** Today: 2016/05/19
[14:02:27.525] <TB0>     INFO: *** Version: b2a7-dirty
[14:02:27.525] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C15.dat
[14:02:27.526] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:02:27.526] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//defaultMaskFile.dat
[14:02:27.526] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters_C15.dat
[14:02:27.600] <TB0>     INFO:         clk: 4
[14:02:27.600] <TB0>     INFO:         ctr: 4
[14:02:27.600] <TB0>     INFO:         sda: 19
[14:02:27.600] <TB0>     INFO:         tin: 9
[14:02:27.600] <TB0>     INFO:         level: 15
[14:02:27.600] <TB0>     INFO:         triggerdelay: 0
[14:02:27.600] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:02:27.600] <TB0>     INFO: Log level: DEBUG
[14:02:27.611] <TB0>     INFO: Found DTB DTB_WWXGRB
[14:02:27.623] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[14:02:27.626] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[14:02:27.629] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[14:02:29.182] <TB0>     INFO: DUT info: 
[14:02:29.182] <TB0>     INFO: The DUT currently contains the following objects:
[14:02:29.182] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:02:29.182] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[14:02:29.182] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[14:02:29.182] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:02:29.182] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:29.182] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:29.182] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:29.182] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:29.182] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:29.182] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:29.182] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:29.182] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:29.182] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:29.182] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:29.182] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:29.183] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:29.183] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:29.183] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:29.183] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:29.183] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:02:29.183] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:02:29.184] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:02:29.185] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:02:29.194] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29528064
[14:02:29.194] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x173ef90
[14:02:29.194] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x16b3770
[14:02:29.194] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f9819d94010
[14:02:29.194] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f981ffff510
[14:02:29.194] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29593600 fPxarMemory = 0x7f9819d94010
[14:02:29.195] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 372.2mA
[14:02:29.196] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[14:02:29.196] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.7 C
[14:02:29.196] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:02:29.596] <TB0>     INFO: enter 'restricted' command line mode
[14:02:29.596] <TB0>     INFO: enter test to run
[14:02:29.597] <TB0>     INFO:   test: FPIXTest no parameter change
[14:02:29.597] <TB0>     INFO:   running: fpixtest
[14:02:29.597] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:02:29.599] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:02:29.600] <TB0>     INFO: ######################################################################
[14:02:29.600] <TB0>     INFO: PixTestFPIXTest::doTest()
[14:02:29.600] <TB0>     INFO: ######################################################################
[14:02:29.603] <TB0>     INFO: ######################################################################
[14:02:29.603] <TB0>     INFO: PixTestPretest::doTest()
[14:02:29.603] <TB0>     INFO: ######################################################################
[14:02:29.606] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:29.606] <TB0>     INFO:    PixTestPretest::programROC() 
[14:02:29.606] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:47.623] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:02:47.623] <TB0>     INFO: IA differences per ROC:  17.7 17.7 16.9 18.5 16.9 19.3 19.3 16.9 20.9 18.5 19.3 18.5 18.5 17.7 17.7 19.3
[14:02:47.692] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:47.692] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:02:47.692] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:47.796] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 68.5312 mA
[14:02:47.897] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[14:02:47.998] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.6688 mA
[14:02:48.099] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  81 Ia 24.6688 mA
[14:02:48.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  78 Ia 23.0687 mA
[14:02:48.301] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  84 Ia 24.6688 mA
[14:02:48.402] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  81 Ia 24.6688 mA
[14:02:48.502] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  78 Ia 23.0687 mA
[14:02:48.603] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  84 Ia 24.6688 mA
[14:02:48.703] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  81 Ia 24.6688 mA
[14:02:48.804] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  78 Ia 23.0687 mA
[14:02:48.904] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  84 Ia 24.6688 mA
[14:02:49.005] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  81 Ia 24.6688 mA
[14:02:49.107] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.8687 mA
[14:02:49.208] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.2688 mA
[14:02:49.309] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  88 Ia 23.8687 mA
[14:02:49.411] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.8687 mA
[14:02:49.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.2688 mA
[14:02:49.613] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  88 Ia 23.8687 mA
[14:02:49.714] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.6688 mA
[14:02:49.815] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  75 Ia 23.8687 mA
[14:02:49.917] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.6688 mA
[14:02:50.017] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  75 Ia 23.8687 mA
[14:02:50.119] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.2688 mA
[14:02:50.219] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  88 Ia 24.6688 mA
[14:02:50.320] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  85 Ia 24.6688 mA
[14:02:50.420] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  82 Ia 23.8687 mA
[14:02:50.521] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 26.2687 mA
[14:02:50.622] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  65 Ia 23.0687 mA
[14:02:50.723] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  71 Ia 24.6688 mA
[14:02:50.823] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  68 Ia 23.8687 mA
[14:02:50.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.8687 mA
[14:02:51.026] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.6688 mA
[14:02:51.127] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  75 Ia 23.8687 mA
[14:02:51.229] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.8687 mA
[14:02:51.330] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.8687 mA
[14:02:51.432] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[14:02:51.532] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  84 Ia 24.6688 mA
[14:02:51.633] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  81 Ia 23.8687 mA
[14:02:51.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[14:02:51.834] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  84 Ia 24.6688 mA
[14:02:51.935] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  81 Ia 23.8687 mA
[14:02:52.036] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.6688 mA
[14:02:52.137] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  75 Ia 23.8687 mA
[14:02:52.166] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  81
[14:02:52.166] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[14:02:52.166] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  88
[14:02:52.166] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[14:02:52.166] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  88
[14:02:52.166] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  75
[14:02:52.166] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  75
[14:02:52.166] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  82
[14:02:52.166] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  68
[14:02:52.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[14:02:52.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  75
[14:02:52.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[14:02:52.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[14:02:52.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  81
[14:02:52.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  81
[14:02:52.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  75
[14:02:53.996] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 377.8 mA = 23.6125 mA/ROC
[14:02:53.996] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  18.5  19.3  18.5  19.3  18.5  18.5  19.3  18.5  19.3  18.5  18.5  18.5  19.3  18.5  19.3
[14:02:54.029] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:54.029] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[14:02:54.029] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:54.165] <TB0>     INFO: Expecting 231680 events.
[14:03:02.235] <TB0>     INFO: 231680 events read in total (7352ms).
[14:03:02.391] <TB0>     INFO: Test took 8359ms.
[14:03:02.592] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 83 and Delta(CalDel) = 64
[14:03:02.595] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 77 and Delta(CalDel) = 62
[14:03:02.599] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 88 and Delta(CalDel) = 61
[14:03:02.603] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 92 and Delta(CalDel) = 62
[14:03:02.607] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 81 and Delta(CalDel) = 62
[14:03:02.610] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 83 and Delta(CalDel) = 63
[14:03:02.614] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 62
[14:03:02.617] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 66 and Delta(CalDel) = 62
[14:03:02.623] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 84 and Delta(CalDel) = 61
[14:03:02.627] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 88 and Delta(CalDel) = 58
[14:03:02.630] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 91 and Delta(CalDel) = 62
[14:03:02.634] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 76 and Delta(CalDel) = 67
[14:03:02.638] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 100 and Delta(CalDel) = 59
[14:03:02.641] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 92 and Delta(CalDel) = 58
[14:03:02.645] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 75 and Delta(CalDel) = 62
[14:03:02.649] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 79 and Delta(CalDel) = 64
[14:03:02.691] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:03:02.724] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:02.724] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:03:02.725] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:02.860] <TB0>     INFO: Expecting 231680 events.
[14:03:10.929] <TB0>     INFO: 231680 events read in total (7354ms).
[14:03:10.933] <TB0>     INFO: Test took 8204ms.
[14:03:10.954] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 159 +/- 32
[14:03:11.276] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 31
[14:03:11.280] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[14:03:11.283] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[14:03:11.287] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[14:03:11.290] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31.5
[14:03:11.294] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[14:03:11.297] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[14:03:11.300] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30
[14:03:11.304] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 28.5
[14:03:11.307] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30
[14:03:11.311] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 159 +/- 33
[14:03:11.314] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[14:03:11.318] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[14:03:11.321] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 31.5
[14:03:11.325] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31.5
[14:03:11.365] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:03:11.365] <TB0>     INFO: CalDel:      159   154   136   137   143   153   129   141   138   120   139   159   143   144   154   153
[14:03:11.365] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:03:11.369] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C0.dat
[14:03:11.369] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C1.dat
[14:03:11.370] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C2.dat
[14:03:11.370] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C3.dat
[14:03:11.370] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C4.dat
[14:03:11.370] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C5.dat
[14:03:11.370] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C6.dat
[14:03:11.370] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C7.dat
[14:03:11.370] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C8.dat
[14:03:11.370] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C9.dat
[14:03:11.371] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C10.dat
[14:03:11.371] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C11.dat
[14:03:11.371] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C12.dat
[14:03:11.371] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C13.dat
[14:03:11.371] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C14.dat
[14:03:11.371] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C15.dat
[14:03:11.371] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:03:11.372] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:03:11.372] <TB0>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[14:03:11.372] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:03:11.462] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:03:11.462] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:03:11.462] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:03:11.462] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:03:11.465] <TB0>     INFO: ######################################################################
[14:03:11.465] <TB0>     INFO: PixTestTiming::doTest()
[14:03:11.465] <TB0>     INFO: ######################################################################
[14:03:11.465] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:11.465] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[14:03:11.465] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:11.465] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:03:13.362] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:03:15.637] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:03:17.910] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:03:20.184] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:03:22.457] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:03:24.730] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:03:27.004] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:03:29.277] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:03:31.552] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:03:33.826] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:03:36.100] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:03:38.372] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:03:40.645] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:03:42.919] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:03:45.194] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:03:47.466] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:03:48.988] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:03:50.509] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:03:52.029] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:03:53.549] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:03:55.069] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:03:56.590] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:03:58.109] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:03:59.629] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:04:03.029] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:04:04.550] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:04:06.073] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:04:07.593] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:04:09.114] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:04:10.634] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:04:12.156] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:04:13.679] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:04:15.199] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:04:16.720] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:04:18.241] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:04:19.761] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:04:21.281] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:04:22.801] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:04:24.322] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:04:25.842] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:04:28.115] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:04:30.389] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:04:32.662] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:04:34.935] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:04:37.208] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:04:39.481] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:04:41.754] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:04:44.027] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:04:46.300] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:04:48.573] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:04:50.847] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:04:53.121] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:04:55.394] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:04:57.667] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:05:02.385] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:05:04.658] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:05:06.931] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:05:09.204] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:05:11.477] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:05:13.750] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:05:16.023] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:05:18.296] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:05:20.569] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:05:22.842] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:05:25.117] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:05:27.390] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:05:29.663] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:05:31.936] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:05:34.210] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:05:36.484] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:05:38.757] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:05:41.030] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:05:43.303] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:05:45.576] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:05:47.849] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:05:50.123] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:05:52.396] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:05:54.670] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:05:56.944] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:05:59.219] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:06:03.183] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:06:04.702] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:06:06.222] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:06:07.742] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:06:09.261] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:06:10.782] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:06:12.300] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:06:13.820] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:06:15.340] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:06:19.114] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:06:35.101] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:06:38.878] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:06:42.653] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:06:46.430] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:06:50.393] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:06:54.169] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:06:55.692] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:06:57.214] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:06:58.734] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:07:00.255] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:07:01.776] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:07:03.296] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:07:04.817] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:07:06.338] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:07:08.612] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:07:10.885] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:07:13.159] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:07:15.432] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:07:17.705] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:07:19.978] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:07:22.251] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:07:24.524] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:07:26.798] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:07:29.071] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:07:31.344] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:07:33.618] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:07:35.891] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:07:38.164] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:07:52.111] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:07:54.384] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:07:56.657] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:07:58.931] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:08:01.204] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:08:03.477] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:08:05.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:08:08.024] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:08:10.298] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:08:12.955] <TB0>     INFO: TBM Phase Settings: 232
[14:08:12.955] <TB0>     INFO: 400MHz Phase: 2
[14:08:12.955] <TB0>     INFO: 160MHz Phase: 7
[14:08:12.955] <TB0>     INFO: Functional Phase Area: 5
[14:08:12.958] <TB0>     INFO: Test took 301493 ms.
[14:08:12.958] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:08:12.958] <TB0>     INFO:    ----------------------------------------------------------------------
[14:08:12.958] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:08:12.958] <TB0>     INFO:    ----------------------------------------------------------------------
[14:08:12.958] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:08:14.476] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:08:17.313] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:08:20.712] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:08:24.299] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:08:28.075] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:08:31.851] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:08:35.062] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:08:42.223] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:08:43.931] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:08:45.452] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:08:46.973] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:08:48.492] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:08:50.014] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:08:51.535] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:08:53.055] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:08:57.960] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:09:00.233] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:09:01.754] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:09:04.027] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:09:06.301] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:09:08.573] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:09:10.846] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:09:13.119] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:09:18.023] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:09:20.107] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:09:21.627] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:09:23.901] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:09:26.175] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:09:28.448] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:09:30.722] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:09:32.995] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:09:37.901] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:09:39.797] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:09:41.316] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:09:43.592] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:09:45.866] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:09:48.140] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:09:50.413] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:09:52.687] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:09:57.590] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:10:00.050] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:10:01.570] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:10:03.843] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:10:06.119] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:10:08.392] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:10:10.665] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:10:12.938] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:10:17.843] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:10:20.114] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:10:21.634] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:10:23.907] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:10:26.181] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:10:28.454] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:10:30.727] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:10:33.000] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:10:37.904] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:10:39.989] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:10:41.509] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:10:43.029] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:10:44.549] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:10:46.069] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:10:47.589] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:10:49.109] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:10:54.395] <TB0>     INFO: ROC Delay Settings: 228
[14:10:54.395] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:10:54.395] <TB0>     INFO: ROC Port 0 Delay: 4
[14:10:54.395] <TB0>     INFO: ROC Port 1 Delay: 4
[14:10:54.395] <TB0>     INFO: Functional ROC Area: 5
[14:10:54.398] <TB0>     INFO: Test took 161440 ms.
[14:10:54.398] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:10:54.399] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:54.399] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:10:54.399] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:55.538] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4038 4038 4038 4038 4039 4039 4039 4039 e062 c000 a101 80c0 4038 4038 4038 4038 4039 4039 4039 4038 e062 c000 
[14:10:55.538] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4038 4038 4039 4039 4038 4038 4039 4039 e022 c000 a102 8000 4038 4038 4039 4039 4038 4038 4039 4038 e022 c000 
[14:10:55.538] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4038 4039 4038 4039 4038 4039 4038 4039 e022 c000 a103 8040 4038 4039 4038 4039 4038 4039 4038 4038 e022 c000 
[14:10:55.538] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:11:09.716] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:09.717] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:11:23.890] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:23.891] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:11:38.020] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:38.021] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:11:52.092] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:52.092] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:12:06.158] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:06.158] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:12:20.270] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:20.270] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:12:34.306] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:34.306] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:12:48.468] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:48.468] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:13:02.599] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:02.599] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:13:16.596] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:16.975] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:16.992] <TB0>     INFO: Decoding statistics:
[14:13:16.992] <TB0>     INFO:   General information:
[14:13:16.992] <TB0>     INFO: 	 16bit words read:         240000000
[14:13:16.992] <TB0>     INFO: 	 valid events total:       20000000
[14:13:16.993] <TB0>     INFO: 	 empty events:             20000000
[14:13:16.993] <TB0>     INFO: 	 valid events with pixels: 0
[14:13:16.993] <TB0>     INFO: 	 valid pixel hits:         0
[14:13:16.993] <TB0>     INFO:   Event errors: 	           0
[14:13:16.993] <TB0>     INFO: 	 start marker:             0
[14:13:16.993] <TB0>     INFO: 	 stop marker:              0
[14:13:16.993] <TB0>     INFO: 	 overflow:                 0
[14:13:16.993] <TB0>     INFO: 	 invalid 5bit words:       0
[14:13:16.993] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:13:16.993] <TB0>     INFO:   TBM errors: 		           0
[14:13:16.993] <TB0>     INFO: 	 flawed TBM headers:       0
[14:13:16.993] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:13:16.993] <TB0>     INFO: 	 event ID mismatches:      0
[14:13:16.993] <TB0>     INFO:   ROC errors: 		           0
[14:13:16.993] <TB0>     INFO: 	 missing ROC header(s):    0
[14:13:16.993] <TB0>     INFO: 	 misplaced readback start: 0
[14:13:16.993] <TB0>     INFO:   Pixel decoding errors:	   0
[14:13:16.993] <TB0>     INFO: 	 pixel data incomplete:    0
[14:13:16.993] <TB0>     INFO: 	 pixel address:            0
[14:13:16.993] <TB0>     INFO: 	 pulse height fill bit:    0
[14:13:16.993] <TB0>     INFO: 	 buffer corruption:        0
[14:13:16.993] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:16.993] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:13:16.993] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:16.993] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:16.993] <TB0>     INFO:    Read back bit status: 1
[14:13:16.993] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:16.993] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:16.993] <TB0>     INFO:    Timings are good!
[14:13:16.993] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:16.993] <TB0>     INFO: Test took 142594 ms.
[14:13:16.993] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:13:16.993] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:13:16.993] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:13:16.994] <TB0>     INFO: PixTestTiming::doTest took 605532 ms.
[14:13:16.994] <TB0>     INFO: PixTestTiming::doTest() done
[14:13:16.994] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:13:16.994] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:13:16.994] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:13:16.994] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:13:16.994] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:13:16.995] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:13:16.995] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:13:17.343] <TB0>     INFO: ######################################################################
[14:13:17.343] <TB0>     INFO: PixTestAlive::doTest()
[14:13:17.343] <TB0>     INFO: ######################################################################
[14:13:17.346] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:17.346] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:13:17.346] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:17.348] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:13:17.691] <TB0>     INFO: Expecting 41600 events.
[14:13:21.757] <TB0>     INFO: 41600 events read in total (3351ms).
[14:13:21.758] <TB0>     INFO: Test took 4410ms.
[14:13:21.766] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:21.766] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:13:21.766] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:13:22.144] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:13:22.144] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
[14:13:22.144] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
[14:13:22.147] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:22.147] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:13:22.147] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:22.148] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:13:22.492] <TB0>     INFO: Expecting 41600 events.
[14:13:25.478] <TB0>     INFO: 41600 events read in total (2271ms).
[14:13:25.479] <TB0>     INFO: Test took 3331ms.
[14:13:25.479] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:25.479] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:13:25.479] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:13:25.480] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:13:25.887] <TB0>     INFO: PixTestAlive::maskTest() done
[14:13:25.887] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:13:25.890] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:25.890] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:13:25.890] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:25.891] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:13:26.236] <TB0>     INFO: Expecting 41600 events.
[14:13:30.312] <TB0>     INFO: 41600 events read in total (3360ms).
[14:13:30.313] <TB0>     INFO: Test took 4421ms.
[14:13:30.321] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:30.321] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:13:30.321] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:13:30.699] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:13:30.699] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:13:30.699] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:13:30.699] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:13:30.707] <TB0>     INFO: ######################################################################
[14:13:30.707] <TB0>     INFO: PixTestTrim::doTest()
[14:13:30.707] <TB0>     INFO: ######################################################################
[14:13:30.710] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:30.710] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:13:30.710] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:30.786] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:13:30.786] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:13:30.811] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:30.812] <TB0>     INFO:     run 1 of 1
[14:13:30.812] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:31.155] <TB0>     INFO: Expecting 5025280 events.
[14:14:16.018] <TB0>     INFO: 1389168 events read in total (44148ms).
[14:15:00.201] <TB0>     INFO: 2762256 events read in total (88331ms).
[14:15:44.288] <TB0>     INFO: 4146320 events read in total (132419ms).
[14:16:12.286] <TB0>     INFO: 5025280 events read in total (160416ms).
[14:16:12.333] <TB0>     INFO: Test took 161521ms.
[14:16:12.397] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:12.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:14.084] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:15.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:17.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:18.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:20.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:21.849] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:23.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:24.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:26.452] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:27.980] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:29.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:31.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:32.517] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:34.038] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:35.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:37.013] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 210817024
[14:16:37.017] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.6541 minThrLimit = 80.6526 minThrNLimit = 105.246 -> result = 80.6541 -> 80
[14:16:37.017] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.3834 minThrLimit = 85.3703 minThrNLimit = 111.997 -> result = 85.3834 -> 85
[14:16:37.018] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7845 minThrLimit = 94.7735 minThrNLimit = 119.537 -> result = 94.7845 -> 94
[14:16:37.018] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5264 minThrLimit = 93.5256 minThrNLimit = 113.805 -> result = 93.5264 -> 93
[14:16:37.018] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2056 minThrLimit = 87.1494 minThrNLimit = 113.281 -> result = 87.2056 -> 87
[14:16:37.019] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.0713 minThrLimit = 83.0708 minThrNLimit = 108.937 -> result = 83.0713 -> 83
[14:16:37.020] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5 minThrLimit = 94.4861 minThrNLimit = 119.438 -> result = 94.5 -> 94
[14:16:37.021] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.3447 minThrLimit = 89.282 minThrNLimit = 111.992 -> result = 89.3447 -> 89
[14:16:37.021] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1235 minThrLimit = 90.0404 minThrNLimit = 113.353 -> result = 90.1235 -> 90
[14:16:37.021] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.564 minThrLimit = 92.506 minThrNLimit = 114.539 -> result = 92.564 -> 92
[14:16:37.022] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7069 minThrLimit = 94.7016 minThrNLimit = 118.323 -> result = 94.7069 -> 94
[14:16:37.022] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.4984 minThrLimit = 84.4828 minThrNLimit = 107.873 -> result = 84.4984 -> 84
[14:16:37.023] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.8947 minThrLimit = 83.8718 minThrNLimit = 108.41 -> result = 83.8947 -> 83
[14:16:37.023] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.7892 minThrLimit = 81.7842 minThrNLimit = 109.252 -> result = 81.7892 -> 81
[14:16:37.023] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9992 minThrLimit = 86.9022 minThrNLimit = 106.241 -> result = 86.9992 -> 86
[14:16:37.024] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0709 minThrLimit = 89.0655 minThrNLimit = 108.382 -> result = 89.0709 -> 89
[14:16:37.024] <TB0>     INFO: ROC 0 VthrComp = 80
[14:16:37.024] <TB0>     INFO: ROC 1 VthrComp = 85
[14:16:37.024] <TB0>     INFO: ROC 2 VthrComp = 94
[14:16:37.024] <TB0>     INFO: ROC 3 VthrComp = 93
[14:16:37.024] <TB0>     INFO: ROC 4 VthrComp = 87
[14:16:37.024] <TB0>     INFO: ROC 5 VthrComp = 83
[14:16:37.024] <TB0>     INFO: ROC 6 VthrComp = 94
[14:16:37.025] <TB0>     INFO: ROC 7 VthrComp = 89
[14:16:37.025] <TB0>     INFO: ROC 8 VthrComp = 90
[14:16:37.025] <TB0>     INFO: ROC 9 VthrComp = 92
[14:16:37.025] <TB0>     INFO: ROC 10 VthrComp = 94
[14:16:37.025] <TB0>     INFO: ROC 11 VthrComp = 84
[14:16:37.025] <TB0>     INFO: ROC 12 VthrComp = 83
[14:16:37.026] <TB0>     INFO: ROC 13 VthrComp = 81
[14:16:37.026] <TB0>     INFO: ROC 14 VthrComp = 86
[14:16:37.028] <TB0>     INFO: ROC 15 VthrComp = 89
[14:16:37.028] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:16:37.028] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:16:37.047] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:37.047] <TB0>     INFO:     run 1 of 1
[14:16:37.047] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:37.390] <TB0>     INFO: Expecting 5025280 events.
[14:17:13.823] <TB0>     INFO: 880992 events read in total (35718ms).
[14:17:49.588] <TB0>     INFO: 1760848 events read in total (71483ms).
[14:18:25.322] <TB0>     INFO: 2640184 events read in total (107217ms).
[14:19:01.028] <TB0>     INFO: 3511648 events read in total (142923ms).
[14:19:38.271] <TB0>     INFO: 4379680 events read in total (180167ms).
[14:20:04.722] <TB0>     INFO: 5025280 events read in total (206617ms).
[14:20:04.801] <TB0>     INFO: Test took 207754ms.
[14:20:04.980] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:05.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:07.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:08.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:10.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:12.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:14.011] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:15.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:17.479] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:19.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:20.991] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:22.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:24.497] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:26.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:28.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:29.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:31.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:33.553] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277680128
[14:20:33.557] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.3028 for pixel 13/0 mean/min/max = 44.2735/33.1876/55.3595
[14:20:33.557] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.2367 for pixel 24/79 mean/min/max = 43.4732/32.1753/54.7711
[14:20:33.557] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.0161 for pixel 22/3 mean/min/max = 44.6453/33.1023/56.1884
[14:20:33.558] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.7487 for pixel 15/26 mean/min/max = 45.2625/33.6631/56.862
[14:20:33.558] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 53.9221 for pixel 18/79 mean/min/max = 43.16/31.7059/54.6141
[14:20:33.559] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 53.595 for pixel 21/79 mean/min/max = 42.6761/31.7225/53.6296
[14:20:33.559] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.7202 for pixel 13/75 mean/min/max = 44.8187/33.4214/56.216
[14:20:33.559] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.2744 for pixel 15/9 mean/min/max = 44.3993/33.3205/55.478
[14:20:33.560] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 61.5807 for pixel 6/79 mean/min/max = 46.6713/31.595/61.7476
[14:20:33.560] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.3594 for pixel 12/2 mean/min/max = 45.4126/33.2849/57.5403
[14:20:33.561] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.7858 for pixel 0/4 mean/min/max = 45.4432/32.0812/58.8052
[14:20:33.561] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.8613 for pixel 5/1 mean/min/max = 44.803/32.5193/57.0867
[14:20:33.562] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.9473 for pixel 0/4 mean/min/max = 44.3463/32.6285/56.0641
[14:20:33.562] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.5315 for pixel 0/60 mean/min/max = 43.8969/33.0426/54.7513
[14:20:33.562] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.2948 for pixel 0/6 mean/min/max = 44.7124/32.8984/56.5264
[14:20:33.563] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.1617 for pixel 48/73 mean/min/max = 45.6702/33.066/58.2743
[14:20:33.563] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:33.696] <TB0>     INFO: Expecting 411648 events.
[14:20:41.552] <TB0>     INFO: 411648 events read in total (7135ms).
[14:20:41.559] <TB0>     INFO: Expecting 411648 events.
[14:20:49.727] <TB0>     INFO: 411648 events read in total (7504ms).
[14:20:49.745] <TB0>     INFO: Expecting 411648 events.
[14:20:57.743] <TB0>     INFO: 411648 events read in total (7356ms).
[14:20:57.760] <TB0>     INFO: Expecting 411648 events.
[14:21:05.386] <TB0>     INFO: 411648 events read in total (6972ms).
[14:21:05.400] <TB0>     INFO: Expecting 411648 events.
[14:21:13.583] <TB0>     INFO: 411648 events read in total (7522ms).
[14:21:13.600] <TB0>     INFO: Expecting 411648 events.
[14:21:21.312] <TB0>     INFO: 411648 events read in total (7051ms).
[14:21:21.331] <TB0>     INFO: Expecting 411648 events.
[14:21:28.997] <TB0>     INFO: 411648 events read in total (7012ms).
[14:21:29.019] <TB0>     INFO: Expecting 411648 events.
[14:21:36.653] <TB0>     INFO: 411648 events read in total (6979ms).
[14:21:36.678] <TB0>     INFO: Expecting 411648 events.
[14:21:44.367] <TB0>     INFO: 411648 events read in total (7042ms).
[14:21:44.395] <TB0>     INFO: Expecting 411648 events.
[14:21:52.034] <TB0>     INFO: 411648 events read in total (6996ms).
[14:21:52.066] <TB0>     INFO: Expecting 411648 events.
[14:21:59.863] <TB0>     INFO: 411648 events read in total (7155ms).
[14:21:59.897] <TB0>     INFO: Expecting 411648 events.
[14:22:07.487] <TB0>     INFO: 411648 events read in total (6949ms).
[14:22:07.520] <TB0>     INFO: Expecting 411648 events.
[14:22:15.093] <TB0>     INFO: 411648 events read in total (6928ms).
[14:22:15.130] <TB0>     INFO: Expecting 411648 events.
[14:22:22.859] <TB0>     INFO: 411648 events read in total (7089ms).
[14:22:22.903] <TB0>     INFO: Expecting 411648 events.
[14:22:30.649] <TB0>     INFO: 411648 events read in total (7114ms).
[14:22:30.696] <TB0>     INFO: Expecting 411648 events.
[14:22:38.368] <TB0>     INFO: 411648 events read in total (7034ms).
[14:22:38.412] <TB0>     INFO: Test took 124850ms.
[14:22:38.919] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1692 < 35 for itrim = 98; old thr = 34.5662 ... break
[14:22:38.954] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.08 < 35 for itrim = 97; old thr = 33.499 ... break
[14:22:38.998] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6863 < 35 for itrim = 100; old thr = 34.2356 ... break
[14:22:39.036] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2903 < 35 for itrim+1 = 103; old thr = 34.7584 ... break
[14:22:39.072] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7051 < 35 for itrim+1 = 87; old thr = 34.6749 ... break
[14:22:39.111] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0569 < 35 for itrim = 95; old thr = 34.6739 ... break
[14:22:39.149] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1471 < 35 for itrim = 96; old thr = 33.3992 ... break
[14:22:39.184] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2006 < 35 for itrim = 97; old thr = 34.6494 ... break
[14:22:39.212] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2974 < 35 for itrim+1 = 105; old thr = 34.8563 ... break
[14:22:39.251] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3495 < 35 for itrim = 103; old thr = 34.0782 ... break
[14:22:39.285] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1483 < 35 for itrim = 113; old thr = 34.5419 ... break
[14:22:39.318] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6216 < 35 for itrim+1 = 93; old thr = 34.6547 ... break
[14:22:39.351] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0954 < 35 for itrim = 102; old thr = 33.436 ... break
[14:22:39.391] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2758 < 35 for itrim+1 = 95; old thr = 34.9561 ... break
[14:22:39.418] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0185 < 35 for itrim = 88; old thr = 34.5091 ... break
[14:22:39.446] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7107 < 35 for itrim+1 = 98; old thr = 34.5456 ... break
[14:22:39.523] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:22:39.534] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:39.534] <TB0>     INFO:     run 1 of 1
[14:22:39.534] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:39.877] <TB0>     INFO: Expecting 5025280 events.
[14:23:15.601] <TB0>     INFO: 868152 events read in total (35009ms).
[14:23:50.645] <TB0>     INFO: 1735536 events read in total (70053ms).
[14:24:25.931] <TB0>     INFO: 2602656 events read in total (105339ms).
[14:25:01.073] <TB0>     INFO: 3461568 events read in total (140481ms).
[14:25:42.213] <TB0>     INFO: 4316504 events read in total (181621ms).
[14:26:11.858] <TB0>     INFO: 5025280 events read in total (211266ms).
[14:26:11.956] <TB0>     INFO: Test took 212422ms.
[14:26:12.162] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:12.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:14.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:16.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:17.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:19.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:21.418] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:23.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:24.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:26.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:28.491] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:30.343] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:32.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:34.058] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:35.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:37.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:40.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:41.945] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 285290496
[14:26:41.946] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.641178 .. 62.183477
[14:26:42.022] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 72 (-1/-1) hits flags = 528 (plus default)
[14:26:42.032] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:42.032] <TB0>     INFO:     run 1 of 1
[14:26:42.033] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:42.381] <TB0>     INFO: Expecting 2196480 events.
[14:27:21.244] <TB0>     INFO: 1026872 events read in total (38142ms).
[14:28:00.488] <TB0>     INFO: 2039056 events read in total (77386ms).
[14:28:06.775] <TB0>     INFO: 2196480 events read in total (83674ms).
[14:28:06.803] <TB0>     INFO: Test took 84771ms.
[14:28:06.864] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:07.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:08.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:09.234] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:10.339] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:11.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:12.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:13.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:14.807] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:15.917] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:17.044] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:18.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:19.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:20.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:21.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:22.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:23.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:25.005] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378654720
[14:28:25.096] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.460028 .. 48.960645
[14:28:25.178] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 58 (-1/-1) hits flags = 528 (plus default)
[14:28:25.189] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:25.189] <TB0>     INFO:     run 1 of 1
[14:28:25.190] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:25.550] <TB0>     INFO: Expecting 1763840 events.
[14:29:07.369] <TB0>     INFO: 1123944 events read in total (41104ms).
[14:29:31.464] <TB0>     INFO: 1763840 events read in total (65199ms).
[14:29:31.488] <TB0>     INFO: Test took 66298ms.
[14:29:31.553] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:31.681] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:33.101] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:34.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:35.364] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:36.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:37.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:38.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:39.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:40.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:41.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:42.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:43.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:44.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:45.876] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:46.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:47.869] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:48.866] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 211501056
[14:29:48.947] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.156575 .. 46.716886
[14:29:49.022] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:29:49.032] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:29:49.032] <TB0>     INFO:     run 1 of 1
[14:29:49.032] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:49.377] <TB0>     INFO: Expecting 1564160 events.
[14:30:30.810] <TB0>     INFO: 1112960 events read in total (40718ms).
[14:30:47.707] <TB0>     INFO: 1564160 events read in total (57615ms).
[14:30:47.725] <TB0>     INFO: Test took 58694ms.
[14:30:47.762] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:47.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:48.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:49.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:50.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:51.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:52.730] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:53.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:54.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:55.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:56.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:57.719] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:58.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:59.714] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:00.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:01.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:02.807] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:03.825] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264957952
[14:31:03.920] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.207146 .. 46.092849
[14:31:04.038] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:31:04.052] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:31:04.053] <TB0>     INFO:     run 1 of 1
[14:31:04.055] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:04.486] <TB0>     INFO: Expecting 1431040 events.
[14:31:44.804] <TB0>     INFO: 1076312 events read in total (39602ms).
[14:31:57.987] <TB0>     INFO: 1431040 events read in total (52785ms).
[14:31:58.004] <TB0>     INFO: Test took 53948ms.
[14:31:58.039] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:58.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:59.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:00.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:01.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:02.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:03.034] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:04.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:04.986] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:05.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:06.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:07.915] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:08.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:09.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:10.851] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:11.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:12.823] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:13.806] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258473984
[14:32:13.892] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:32:13.892] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:32:13.906] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:32:13.906] <TB0>     INFO:     run 1 of 1
[14:32:13.906] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:14.263] <TB0>     INFO: Expecting 1364480 events.
[14:32:53.089] <TB0>     INFO: 1075736 events read in total (38112ms).
[14:33:04.032] <TB0>     INFO: 1364480 events read in total (49055ms).
[14:33:04.046] <TB0>     INFO: Test took 50140ms.
[14:33:04.086] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:04.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:05.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:06.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:07.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:08.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:09.341] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:10.380] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:11.416] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:12.454] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:13.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:14.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:15.561] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:16.598] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:17.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:18.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:19.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:20.740] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 222593024
[14:33:20.778] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C0.dat
[14:33:20.778] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C1.dat
[14:33:20.778] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C2.dat
[14:33:20.778] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C3.dat
[14:33:20.778] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C4.dat
[14:33:20.778] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C5.dat
[14:33:20.779] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C6.dat
[14:33:20.779] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C7.dat
[14:33:20.779] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C8.dat
[14:33:20.779] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C9.dat
[14:33:20.779] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C10.dat
[14:33:20.779] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C11.dat
[14:33:20.779] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C12.dat
[14:33:20.779] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C13.dat
[14:33:20.779] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C14.dat
[14:33:20.779] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C15.dat
[14:33:20.780] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C0.dat
[14:33:20.788] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C1.dat
[14:33:20.795] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C2.dat
[14:33:20.803] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C3.dat
[14:33:20.810] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C4.dat
[14:33:20.817] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C5.dat
[14:33:20.824] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C6.dat
[14:33:20.831] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C7.dat
[14:33:20.837] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C8.dat
[14:33:20.845] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C9.dat
[14:33:20.852] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C10.dat
[14:33:20.859] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C11.dat
[14:33:20.866] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C12.dat
[14:33:20.873] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C13.dat
[14:33:20.880] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C14.dat
[14:33:20.887] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C15.dat
[14:33:20.893] <TB0>     INFO: PixTestTrim::trimTest() done
[14:33:20.894] <TB0>     INFO: vtrim:      98  97 100 103  87  95  96  97 105 103 113  93 102  95  88  98 
[14:33:20.894] <TB0>     INFO: vthrcomp:   80  85  94  93  87  83  94  89  90  92  94  84  83  81  86  89 
[14:33:20.894] <TB0>     INFO: vcal mean:  34.99  34.95  34.99  34.98  34.97  34.94  34.99  35.03  34.97  35.00  34.98  34.94  35.00  35.02  34.96  35.02 
[14:33:20.894] <TB0>     INFO: vcal RMS:    0.76   0.77   0.82   0.83   0.80   0.80   0.80   0.81   0.79   0.83   0.86   0.99   0.80   0.73   0.79   0.89 
[14:33:20.894] <TB0>     INFO: bits mean:   9.89  10.24   9.72   9.34  10.28  10.49   9.63   9.90   9.00   9.54   9.51   9.52   9.92   9.66   9.46   9.59 
[14:33:20.894] <TB0>     INFO: bits RMS:    2.47   2.46   2.57   2.60   2.55   2.43   2.55   2.40   2.89   2.56   2.72   2.71   2.53   2.58   2.71   2.48 
[14:33:20.906] <TB0>     INFO:    ----------------------------------------------------------------------
[14:33:20.906] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:33:20.906] <TB0>     INFO:    ----------------------------------------------------------------------
[14:33:20.908] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:33:20.908] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:33:20.918] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:33:20.918] <TB0>     INFO:     run 1 of 1
[14:33:20.918] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:21.261] <TB0>     INFO: Expecting 4160000 events.
[14:34:06.806] <TB0>     INFO: 1095950 events read in total (44830ms).
[14:34:51.212] <TB0>     INFO: 2184970 events read in total (89236ms).
[14:35:34.781] <TB0>     INFO: 3263615 events read in total (132805ms).
[14:36:10.500] <TB0>     INFO: 4160000 events read in total (168524ms).
[14:36:10.577] <TB0>     INFO: Test took 169659ms.
[14:36:10.726] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:11.027] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:12.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:14.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:16.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:18.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:20.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:22.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:24.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:26.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:28.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:29.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:31.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:33.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:35.691] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:37.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:39.484] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:41.376] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273260544
[14:36:41.377] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:36:41.452] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:36:41.452] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:36:41.462] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:36:41.462] <TB0>     INFO:     run 1 of 1
[14:36:41.462] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:41.806] <TB0>     INFO: Expecting 3577600 events.
[14:37:28.515] <TB0>     INFO: 1130460 events read in total (45994ms).
[14:38:13.692] <TB0>     INFO: 2247660 events read in total (91171ms).
[14:38:59.242] <TB0>     INFO: 3356500 events read in total (136721ms).
[14:39:08.487] <TB0>     INFO: 3577600 events read in total (145966ms).
[14:39:08.539] <TB0>     INFO: Test took 147077ms.
[14:39:08.654] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:08.910] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:10.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:12.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:14.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:16.004] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:17.774] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:19.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:21.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:23.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:24.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:26.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:28.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:30.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:31.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:33.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:35.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:37.169] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227323904
[14:39:37.170] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:39:37.244] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:39:37.244] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:39:37.255] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:39:37.255] <TB0>     INFO:     run 1 of 1
[14:39:37.255] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:37.598] <TB0>     INFO: Expecting 3307200 events.
[14:40:25.257] <TB0>     INFO: 1176215 events read in total (46944ms).
[14:41:14.571] <TB0>     INFO: 2334905 events read in total (96258ms).
[14:41:54.053] <TB0>     INFO: 3307200 events read in total (135741ms).
[14:41:54.115] <TB0>     INFO: Test took 136861ms.
[14:41:54.227] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:54.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:56.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:57.876] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:59.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:01.239] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:02.975] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:04.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:06.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:08.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:09.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:11.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:13.132] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:14.836] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:16.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:18.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:19.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:21.630] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296468480
[14:42:21.631] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:42:21.704] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:42:21.704] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:42:21.715] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:42:21.715] <TB0>     INFO:     run 1 of 1
[14:42:21.715] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:22.060] <TB0>     INFO: Expecting 3307200 events.
[14:43:10.068] <TB0>     INFO: 1175345 events read in total (47293ms).
[14:43:59.330] <TB0>     INFO: 2334070 events read in total (96555ms).
[14:44:38.760] <TB0>     INFO: 3307200 events read in total (135986ms).
[14:44:38.822] <TB0>     INFO: Test took 137108ms.
[14:44:38.936] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:39.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:40.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:42.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:44.377] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:46.027] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:47.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:49.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:51.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:52.960] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:54.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:56.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:57.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:59.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:01.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:03.044] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:04.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:06.407] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254447616
[14:45:06.408] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:45:06.481] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:45:06.481] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[14:45:06.492] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:45:06.492] <TB0>     INFO:     run 1 of 1
[14:45:06.492] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:06.838] <TB0>     INFO: Expecting 3328000 events.
[14:45:54.412] <TB0>     INFO: 1171075 events read in total (46859ms).
[14:46:42.813] <TB0>     INFO: 2326255 events read in total (95260ms).
[14:47:23.427] <TB0>     INFO: 3328000 events read in total (135875ms).
[14:47:23.488] <TB0>     INFO: Test took 136997ms.
[14:47:23.602] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:23.814] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:47:25.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:47:27.247] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:47:28.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:47:30.620] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:47:32.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:47:34.076] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:47:35.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:37.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:47:39.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:40.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:42.491] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:44.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:45.917] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:47.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:49.378] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:51.066] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 272367616
[14:47:51.067] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.8919, thr difference RMS: 1.14925
[14:47:51.067] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.35253, thr difference RMS: 1.29489
[14:47:51.068] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.66238, thr difference RMS: 1.59892
[14:47:51.068] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.14295, thr difference RMS: 1.61209
[14:47:51.068] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.85264, thr difference RMS: 1.23882
[14:47:51.068] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.29013, thr difference RMS: 1.20019
[14:47:51.069] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.95112, thr difference RMS: 1.66526
[14:47:51.069] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.39245, thr difference RMS: 1.26346
[14:47:51.069] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.08134, thr difference RMS: 1.45525
[14:47:51.069] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.63677, thr difference RMS: 1.63962
[14:47:51.069] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.12193, thr difference RMS: 1.55175
[14:47:51.070] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.51311, thr difference RMS: 1.36008
[14:47:51.070] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.95934, thr difference RMS: 1.33129
[14:47:51.070] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.24215, thr difference RMS: 1.229
[14:47:51.070] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.82164, thr difference RMS: 1.42227
[14:47:51.070] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.15426, thr difference RMS: 1.60023
[14:47:51.071] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.8198, thr difference RMS: 1.13691
[14:47:51.071] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.42418, thr difference RMS: 1.31087
[14:47:51.071] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.64046, thr difference RMS: 1.62348
[14:47:51.071] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.07605, thr difference RMS: 1.60837
[14:47:51.071] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.00979, thr difference RMS: 1.23016
[14:47:51.072] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.19184, thr difference RMS: 1.17573
[14:47:51.072] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.9715, thr difference RMS: 1.63395
[14:47:51.072] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.37453, thr difference RMS: 1.2763
[14:47:51.072] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.12868, thr difference RMS: 1.44185
[14:47:51.072] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.65023, thr difference RMS: 1.61663
[14:47:51.073] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.06865, thr difference RMS: 1.54639
[14:47:51.073] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.57607, thr difference RMS: 1.3378
[14:47:51.073] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.98057, thr difference RMS: 1.34307
[14:47:51.073] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.19099, thr difference RMS: 1.22031
[14:47:51.073] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.87793, thr difference RMS: 1.39561
[14:47:51.074] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.12228, thr difference RMS: 1.58898
[14:47:51.074] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.82367, thr difference RMS: 1.13454
[14:47:51.074] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.49085, thr difference RMS: 1.30532
[14:47:51.074] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.77936, thr difference RMS: 1.61766
[14:47:51.074] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.99943, thr difference RMS: 1.62255
[14:47:51.075] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.25809, thr difference RMS: 1.22686
[14:47:51.075] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.23301, thr difference RMS: 1.181
[14:47:51.075] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.05976, thr difference RMS: 1.64451
[14:47:51.075] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.52447, thr difference RMS: 1.24602
[14:47:51.075] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.24499, thr difference RMS: 1.41691
[14:47:51.076] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.7352, thr difference RMS: 1.61488
[14:47:51.076] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.11148, thr difference RMS: 1.53932
[14:47:51.076] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.7639, thr difference RMS: 1.34796
[14:47:51.076] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.08431, thr difference RMS: 1.33365
[14:47:51.076] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.25187, thr difference RMS: 1.21238
[14:47:51.077] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.95112, thr difference RMS: 1.36272
[14:47:51.077] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.25513, thr difference RMS: 1.59971
[14:47:51.077] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.82462, thr difference RMS: 1.13174
[14:47:51.077] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.59093, thr difference RMS: 1.30017
[14:47:51.077] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.89149, thr difference RMS: 1.60445
[14:47:51.077] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.96663, thr difference RMS: 1.59989
[14:47:51.078] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.40333, thr difference RMS: 1.23564
[14:47:51.078] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.23961, thr difference RMS: 1.18175
[14:47:51.078] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.1789, thr difference RMS: 1.62399
[14:47:51.078] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.63423, thr difference RMS: 1.24729
[14:47:51.078] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.3431, thr difference RMS: 1.43326
[14:47:51.079] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.73896, thr difference RMS: 1.58405
[14:47:51.079] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.22501, thr difference RMS: 1.53269
[14:47:51.079] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.88217, thr difference RMS: 1.34885
[14:47:51.079] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.16054, thr difference RMS: 1.32815
[14:47:51.079] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.40179, thr difference RMS: 1.20735
[14:47:51.080] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.0482, thr difference RMS: 1.38442
[14:47:51.080] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.2728, thr difference RMS: 1.60442
[14:47:51.190] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:47:51.193] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2060 seconds
[14:47:51.193] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:47:51.900] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:47:51.900] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:47:51.904] <TB0>     INFO: ######################################################################
[14:47:51.904] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:47:51.904] <TB0>     INFO: ######################################################################
[14:47:51.904] <TB0>     INFO:    ----------------------------------------------------------------------
[14:47:51.905] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:47:51.905] <TB0>     INFO:    ----------------------------------------------------------------------
[14:47:51.905] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:47:51.915] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:47:51.915] <TB0>     INFO:     run 1 of 1
[14:47:51.916] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:47:52.261] <TB0>     INFO: Expecting 59072000 events.
[14:48:21.645] <TB0>     INFO: 1072800 events read in total (28669ms).
[14:48:49.897] <TB0>     INFO: 2141400 events read in total (56921ms).
[14:49:18.471] <TB0>     INFO: 3210600 events read in total (85495ms).
[14:49:46.821] <TB0>     INFO: 4282600 events read in total (113845ms).
[14:50:15.421] <TB0>     INFO: 5351000 events read in total (142445ms).
[14:50:43.980] <TB0>     INFO: 6420800 events read in total (171004ms).
[14:51:12.506] <TB0>     INFO: 7492200 events read in total (199530ms).
[14:51:41.096] <TB0>     INFO: 8561200 events read in total (228120ms).
[14:52:09.633] <TB0>     INFO: 9633000 events read in total (256657ms).
[14:52:38.134] <TB0>     INFO: 10702600 events read in total (285158ms).
[14:53:06.647] <TB0>     INFO: 11771200 events read in total (313671ms).
[14:53:35.303] <TB0>     INFO: 12842800 events read in total (342327ms).
[14:54:03.817] <TB0>     INFO: 13912200 events read in total (370841ms).
[14:54:32.478] <TB0>     INFO: 14981200 events read in total (399502ms).
[14:55:01.111] <TB0>     INFO: 16053600 events read in total (428135ms).
[14:55:29.742] <TB0>     INFO: 17122200 events read in total (456766ms).
[14:55:58.342] <TB0>     INFO: 18191600 events read in total (485366ms).
[14:56:27.006] <TB0>     INFO: 19263600 events read in total (514030ms).
[14:56:55.547] <TB0>     INFO: 20332000 events read in total (542571ms).
[14:57:24.266] <TB0>     INFO: 21402200 events read in total (571290ms).
[14:57:52.853] <TB0>     INFO: 22473200 events read in total (599877ms).
[14:58:21.355] <TB0>     INFO: 23541800 events read in total (628379ms).
[14:58:49.936] <TB0>     INFO: 24612000 events read in total (656960ms).
[14:59:18.550] <TB0>     INFO: 25682800 events read in total (685574ms).
[14:59:46.963] <TB0>     INFO: 26751000 events read in total (713987ms).
[15:00:15.546] <TB0>     INFO: 27822200 events read in total (742570ms).
[15:00:44.085] <TB0>     INFO: 28892800 events read in total (771109ms).
[15:01:12.647] <TB0>     INFO: 29961000 events read in total (799671ms).
[15:01:41.319] <TB0>     INFO: 31032200 events read in total (828343ms).
[15:02:09.846] <TB0>     INFO: 32101800 events read in total (856870ms).
[15:02:38.503] <TB0>     INFO: 33170000 events read in total (885527ms).
[15:03:07.042] <TB0>     INFO: 34241400 events read in total (914066ms).
[15:03:35.547] <TB0>     INFO: 35311200 events read in total (942571ms).
[15:04:04.224] <TB0>     INFO: 36379400 events read in total (971248ms).
[15:04:32.817] <TB0>     INFO: 37450800 events read in total (999841ms).
[15:05:01.485] <TB0>     INFO: 38520800 events read in total (1028509ms).
[15:05:30.039] <TB0>     INFO: 39589400 events read in total (1057063ms).
[15:05:58.686] <TB0>     INFO: 40661400 events read in total (1085710ms).
[15:06:27.228] <TB0>     INFO: 41729400 events read in total (1114252ms).
[15:06:55.732] <TB0>     INFO: 42797800 events read in total (1142756ms).
[15:07:24.328] <TB0>     INFO: 43868400 events read in total (1171352ms).
[15:07:52.863] <TB0>     INFO: 44937800 events read in total (1199887ms).
[15:08:21.411] <TB0>     INFO: 46005400 events read in total (1228435ms).
[15:08:50.052] <TB0>     INFO: 47073000 events read in total (1257076ms).
[15:09:18.672] <TB0>     INFO: 48145000 events read in total (1285696ms).
[15:09:47.167] <TB0>     INFO: 49213200 events read in total (1314191ms).
[15:10:15.594] <TB0>     INFO: 50280600 events read in total (1342618ms).
[15:10:44.145] <TB0>     INFO: 51350000 events read in total (1371169ms).
[15:11:12.703] <TB0>     INFO: 52420600 events read in total (1399727ms).
[15:11:41.195] <TB0>     INFO: 53488200 events read in total (1428219ms).
[15:12:09.597] <TB0>     INFO: 54556000 events read in total (1456621ms).
[15:12:38.242] <TB0>     INFO: 55626800 events read in total (1485266ms).
[15:13:07.031] <TB0>     INFO: 56695600 events read in total (1514055ms).
[15:13:35.249] <TB0>     INFO: 57763200 events read in total (1542273ms).
[15:14:03.620] <TB0>     INFO: 58834000 events read in total (1570644ms).
[15:14:10.209] <TB0>     INFO: 59072000 events read in total (1577233ms).
[15:14:10.231] <TB0>     INFO: Test took 1578315ms.
[15:14:10.289] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:10.424] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:14:10.424] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:11.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:14:11.668] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:12.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:14:12.873] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:14.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:14:14.094] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:15.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:14:15.337] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:16.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:14:16.542] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:17.688] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:14:17.688] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:18.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:14:18.859] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:20.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:14:20.042] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:21.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:14:21.226] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:22.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:14:22.398] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:23.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:14:23.647] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:24.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:14:24.897] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:26.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:14:26.121] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:27.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:14:27.365] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:28.689] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:14:28.689] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:29.950] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496914432
[15:14:29.981] <TB0>     INFO: PixTestScurves::scurves() done 
[15:14:29.982] <TB0>     INFO: Vcal mean:  35.04  35.05  35.11  35.05  35.09  35.06  35.10  35.12  35.07  35.10  35.10  35.09  35.13  35.10  35.00  35.15 
[15:14:29.982] <TB0>     INFO: Vcal RMS:    0.64   0.64   0.68   0.68   0.66   0.66   0.66   0.66   0.68   0.70   0.74   0.89   0.66   0.59   0.67   0.77 
[15:14:29.982] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:14:30.059] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:14:30.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:14:30.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:14:30.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:14:30.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:14:30.059] <TB0>     INFO: ######################################################################
[15:14:30.059] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:14:30.059] <TB0>     INFO: ######################################################################
[15:14:30.064] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:14:30.407] <TB0>     INFO: Expecting 41600 events.
[15:14:34.474] <TB0>     INFO: 41600 events read in total (3338ms).
[15:14:34.474] <TB0>     INFO: Test took 4410ms.
[15:14:34.482] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:34.482] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:14:34.482] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:14:34.488] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 14, 69] has eff 0/10
[15:14:34.488] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 14, 69]
[15:14:34.491] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:14:34.491] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:14:34.491] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:14:34.491] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:14:34.832] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:14:35.175] <TB0>     INFO: Expecting 41600 events.
[15:14:39.255] <TB0>     INFO: 41600 events read in total (3364ms).
[15:14:39.256] <TB0>     INFO: Test took 4424ms.
[15:14:39.264] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:39.264] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:14:39.264] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:14:39.269] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.137
[15:14:39.269] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 184
[15:14:39.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.949
[15:14:39.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 191
[15:14:39.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.853
[15:14:39.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 169
[15:14:39.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.833
[15:14:39.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 198
[15:14:39.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.884
[15:14:39.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 183
[15:14:39.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.102
[15:14:39.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 192
[15:14:39.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.132
[15:14:39.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 190
[15:14:39.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.866
[15:14:39.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 189
[15:14:39.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.598
[15:14:39.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 172
[15:14:39.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.728
[15:14:39.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 190
[15:14:39.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.486
[15:14:39.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[15:14:39.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.171
[15:14:39.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:14:39.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.156
[15:14:39.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:14:39.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.588
[15:14:39.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 183
[15:14:39.272] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.257
[15:14:39.272] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[15:14:39.272] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.368
[15:14:39.272] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[15:14:39.272] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:14:39.272] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:14:39.272] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:14:39.360] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:14:39.702] <TB0>     INFO: Expecting 41600 events.
[15:14:43.833] <TB0>     INFO: 41600 events read in total (3416ms).
[15:14:43.834] <TB0>     INFO: Test took 4474ms.
[15:14:43.842] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:43.842] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:14:43.842] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:14:43.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:14:43.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 2
[15:14:43.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.3459
[15:14:43.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [38 ,6] phvalue 77
[15:14:43.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.132
[15:14:43.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 90
[15:14:43.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.0727
[15:14:43.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 54
[15:14:43.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 97.8222
[15:14:43.847] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,68] phvalue 98
[15:14:43.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.5384
[15:14:43.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 82
[15:14:43.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.4695
[15:14:43.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,62] phvalue 93
[15:14:43.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7767
[15:14:43.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 82
[15:14:43.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.55
[15:14:43.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,43] phvalue 85
[15:14:43.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3342
[15:14:43.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 69
[15:14:43.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.5568
[15:14:43.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 82
[15:14:43.849] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.9321
[15:14:43.849] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 84
[15:14:43.849] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8812
[15:14:43.849] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 74
[15:14:43.849] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1747
[15:14:43.849] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,48] phvalue 74
[15:14:43.849] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8457
[15:14:43.849] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 78
[15:14:43.849] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.3668
[15:14:43.849] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 89
[15:14:43.849] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.7051
[15:14:43.849] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [20 ,14] phvalue 86
[15:14:43.851] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 38, 6, 0 0
[15:14:44.265] <TB0>     INFO: Expecting 2560 events.
[15:14:45.223] <TB0>     INFO: 2560 events read in total (244ms).
[15:14:45.223] <TB0>     INFO: Test took 1372ms.
[15:14:45.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:45.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 1 1
[15:14:45.731] <TB0>     INFO: Expecting 2560 events.
[15:14:46.689] <TB0>     INFO: 2560 events read in total (243ms).
[15:14:46.689] <TB0>     INFO: Test took 1465ms.
[15:14:46.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:46.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[15:14:47.197] <TB0>     INFO: Expecting 2560 events.
[15:14:48.155] <TB0>     INFO: 2560 events read in total (243ms).
[15:14:48.156] <TB0>     INFO: Test took 1466ms.
[15:14:48.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:48.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 68, 3 3
[15:14:48.663] <TB0>     INFO: Expecting 2560 events.
[15:14:49.621] <TB0>     INFO: 2560 events read in total (243ms).
[15:14:49.622] <TB0>     INFO: Test took 1466ms.
[15:14:49.622] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:49.622] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 4 4
[15:14:50.129] <TB0>     INFO: Expecting 2560 events.
[15:14:51.086] <TB0>     INFO: 2560 events read in total (242ms).
[15:14:51.086] <TB0>     INFO: Test took 1464ms.
[15:14:51.088] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:51.088] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 62, 5 5
[15:14:51.594] <TB0>     INFO: Expecting 2560 events.
[15:14:52.550] <TB0>     INFO: 2560 events read in total (242ms).
[15:14:52.551] <TB0>     INFO: Test took 1463ms.
[15:14:52.552] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:52.553] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 6 6
[15:14:53.058] <TB0>     INFO: Expecting 2560 events.
[15:14:54.016] <TB0>     INFO: 2560 events read in total (243ms).
[15:14:54.016] <TB0>     INFO: Test took 1463ms.
[15:14:54.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:54.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 43, 7 7
[15:14:54.525] <TB0>     INFO: Expecting 2560 events.
[15:14:55.482] <TB0>     INFO: 2560 events read in total (243ms).
[15:14:55.482] <TB0>     INFO: Test took 1465ms.
[15:14:55.483] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:55.483] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[15:14:55.991] <TB0>     INFO: Expecting 2560 events.
[15:14:56.949] <TB0>     INFO: 2560 events read in total (243ms).
[15:14:56.949] <TB0>     INFO: Test took 1466ms.
[15:14:56.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:56.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 9 9
[15:14:57.457] <TB0>     INFO: Expecting 2560 events.
[15:14:58.415] <TB0>     INFO: 2560 events read in total (243ms).
[15:14:58.415] <TB0>     INFO: Test took 1465ms.
[15:14:58.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:58.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 10 10
[15:14:58.924] <TB0>     INFO: Expecting 2560 events.
[15:14:59.882] <TB0>     INFO: 2560 events read in total (244ms).
[15:14:59.882] <TB0>     INFO: Test took 1466ms.
[15:14:59.882] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:59.883] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 11 11
[15:15:00.391] <TB0>     INFO: Expecting 2560 events.
[15:15:01.348] <TB0>     INFO: 2560 events read in total (242ms).
[15:15:01.348] <TB0>     INFO: Test took 1465ms.
[15:15:01.348] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:01.349] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 48, 12 12
[15:15:01.856] <TB0>     INFO: Expecting 2560 events.
[15:15:02.814] <TB0>     INFO: 2560 events read in total (243ms).
[15:15:02.814] <TB0>     INFO: Test took 1465ms.
[15:15:02.815] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:02.815] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 13 13
[15:15:03.322] <TB0>     INFO: Expecting 2560 events.
[15:15:04.279] <TB0>     INFO: 2560 events read in total (242ms).
[15:15:04.280] <TB0>     INFO: Test took 1465ms.
[15:15:04.280] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:04.280] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 14 14
[15:15:04.788] <TB0>     INFO: Expecting 2560 events.
[15:15:05.747] <TB0>     INFO: 2560 events read in total (245ms).
[15:15:05.747] <TB0>     INFO: Test took 1467ms.
[15:15:05.747] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:05.747] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 20, 14, 15 15
[15:15:06.255] <TB0>     INFO: Expecting 2560 events.
[15:15:07.215] <TB0>     INFO: 2560 events read in total (245ms).
[15:15:07.215] <TB0>     INFO: Test took 1468ms.
[15:15:07.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:07.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:15:07.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[15:15:07.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:15:07.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:15:07.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:15:07.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:15:07.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:15:07.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:15:07.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:15:07.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:15:07.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:15:07.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:15:07.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:15:07.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC13
[15:15:07.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[15:15:07.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[15:15:07.218] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:07.725] <TB0>     INFO: Expecting 655360 events.
[15:15:19.431] <TB0>     INFO: 655360 events read in total (10991ms).
[15:15:19.441] <TB0>     INFO: Expecting 655360 events.
[15:15:31.020] <TB0>     INFO: 655360 events read in total (11008ms).
[15:15:31.035] <TB0>     INFO: Expecting 655360 events.
[15:15:42.590] <TB0>     INFO: 655360 events read in total (10989ms).
[15:15:42.609] <TB0>     INFO: Expecting 655360 events.
[15:15:54.208] <TB0>     INFO: 655360 events read in total (11037ms).
[15:15:54.231] <TB0>     INFO: Expecting 655360 events.
[15:16:05.808] <TB0>     INFO: 655360 events read in total (11018ms).
[15:16:05.837] <TB0>     INFO: Expecting 655360 events.
[15:16:17.267] <TB0>     INFO: 655360 events read in total (10882ms).
[15:16:17.299] <TB0>     INFO: Expecting 655360 events.
[15:16:28.837] <TB0>     INFO: 655360 events read in total (10987ms).
[15:16:28.873] <TB0>     INFO: Expecting 655360 events.
[15:16:40.469] <TB0>     INFO: 655360 events read in total (11052ms).
[15:16:40.510] <TB0>     INFO: Expecting 655360 events.
[15:16:52.213] <TB0>     INFO: 655360 events read in total (11164ms).
[15:16:52.258] <TB0>     INFO: Expecting 655360 events.
[15:17:03.957] <TB0>     INFO: 655360 events read in total (11171ms).
[15:17:04.007] <TB0>     INFO: Expecting 655360 events.
[15:17:15.627] <TB0>     INFO: 655360 events read in total (11087ms).
[15:17:15.680] <TB0>     INFO: Expecting 655360 events.
[15:17:27.282] <TB0>     INFO: 655360 events read in total (11075ms).
[15:17:27.341] <TB0>     INFO: Expecting 655360 events.
[15:17:38.952] <TB0>     INFO: 655360 events read in total (11085ms).
[15:17:39.013] <TB0>     INFO: Expecting 655360 events.
[15:17:50.626] <TB0>     INFO: 655360 events read in total (11087ms).
[15:17:50.691] <TB0>     INFO: Expecting 655360 events.
[15:18:02.312] <TB0>     INFO: 655360 events read in total (11094ms).
[15:18:02.381] <TB0>     INFO: Expecting 655360 events.
[15:18:13.986] <TB0>     INFO: 655360 events read in total (11079ms).
[15:18:14.060] <TB0>     INFO: Test took 186842ms.
[15:18:14.153] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:14.460] <TB0>     INFO: Expecting 655360 events.
[15:18:26.216] <TB0>     INFO: 655360 events read in total (11041ms).
[15:18:26.227] <TB0>     INFO: Expecting 655360 events.
[15:18:37.817] <TB0>     INFO: 655360 events read in total (11019ms).
[15:18:37.831] <TB0>     INFO: Expecting 655360 events.
[15:18:49.398] <TB0>     INFO: 655360 events read in total (11001ms).
[15:18:49.418] <TB0>     INFO: Expecting 655360 events.
[15:19:00.991] <TB0>     INFO: 655360 events read in total (11011ms).
[15:19:01.015] <TB0>     INFO: Expecting 655360 events.
[15:19:12.609] <TB0>     INFO: 655360 events read in total (11037ms).
[15:19:12.638] <TB0>     INFO: Expecting 655360 events.
[15:19:24.207] <TB0>     INFO: 655360 events read in total (11013ms).
[15:19:24.239] <TB0>     INFO: Expecting 655360 events.
[15:19:35.860] <TB0>     INFO: 655360 events read in total (11072ms).
[15:19:35.898] <TB0>     INFO: Expecting 655360 events.
[15:19:47.483] <TB0>     INFO: 655360 events read in total (11042ms).
[15:19:47.527] <TB0>     INFO: Expecting 655360 events.
[15:19:59.173] <TB0>     INFO: 655360 events read in total (11107ms).
[15:19:59.218] <TB0>     INFO: Expecting 655360 events.
[15:20:10.866] <TB0>     INFO: 655360 events read in total (11111ms).
[15:20:10.916] <TB0>     INFO: Expecting 655360 events.
[15:20:22.549] <TB0>     INFO: 655360 events read in total (11102ms).
[15:20:22.603] <TB0>     INFO: Expecting 655360 events.
[15:20:34.215] <TB0>     INFO: 655360 events read in total (11085ms).
[15:20:34.273] <TB0>     INFO: Expecting 655360 events.
[15:20:45.855] <TB0>     INFO: 655360 events read in total (11056ms).
[15:20:45.917] <TB0>     INFO: Expecting 655360 events.
[15:20:57.540] <TB0>     INFO: 655360 events read in total (11097ms).
[15:20:57.606] <TB0>     INFO: Expecting 655360 events.
[15:21:09.241] <TB0>     INFO: 655360 events read in total (11108ms).
[15:21:09.310] <TB0>     INFO: Expecting 655360 events.
[15:21:20.889] <TB0>     INFO: 655360 events read in total (11052ms).
[15:21:20.967] <TB0>     INFO: Test took 186814ms.
[15:21:21.147] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:21.147] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:21:21.147] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:21.148] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:21:21.148] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:21.148] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:21:21.148] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:21.148] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:21:21.148] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:21.149] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:21:21.149] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:21.149] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:21:21.149] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:21.150] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:21:21.150] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:21.150] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:21:21.150] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:21.151] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:21:21.151] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:21.151] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:21:21.151] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:21.152] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:21:21.152] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:21.152] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:21:21.152] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:21.152] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:21:21.152] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:21.153] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:21:21.153] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:21.153] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:21:21.153] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:21.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:21:21.154] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:21.161] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:21.168] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:21.176] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:21.182] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:21.189] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:21.196] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:21.203] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:21.210] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:21.217] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:21.225] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:21.231] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:21.238] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:21.245] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:21.252] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:21.260] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:21.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:21:21.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C0.dat
[15:21:21.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C1.dat
[15:21:21.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C2.dat
[15:21:21.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C3.dat
[15:21:21.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C4.dat
[15:21:21.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C5.dat
[15:21:21.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C6.dat
[15:21:21.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C7.dat
[15:21:21.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C8.dat
[15:21:21.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C9.dat
[15:21:21.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C10.dat
[15:21:21.299] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C11.dat
[15:21:21.299] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C12.dat
[15:21:21.299] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C13.dat
[15:21:21.299] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C14.dat
[15:21:21.299] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C15.dat
[15:21:21.646] <TB0>     INFO: Expecting 41600 events.
[15:21:25.477] <TB0>     INFO: 41600 events read in total (3116ms).
[15:21:25.478] <TB0>     INFO: Test took 4176ms.
[15:21:26.127] <TB0>     INFO: Expecting 41600 events.
[15:21:29.953] <TB0>     INFO: 41600 events read in total (3111ms).
[15:21:29.953] <TB0>     INFO: Test took 4170ms.
[15:21:30.606] <TB0>     INFO: Expecting 41600 events.
[15:21:34.526] <TB0>     INFO: 41600 events read in total (3205ms).
[15:21:34.527] <TB0>     INFO: Test took 4267ms.
[15:21:34.835] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:34.966] <TB0>     INFO: Expecting 2560 events.
[15:21:35.926] <TB0>     INFO: 2560 events read in total (245ms).
[15:21:35.926] <TB0>     INFO: Test took 1092ms.
[15:21:35.928] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:36.435] <TB0>     INFO: Expecting 2560 events.
[15:21:37.393] <TB0>     INFO: 2560 events read in total (243ms).
[15:21:37.393] <TB0>     INFO: Test took 1465ms.
[15:21:37.395] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:37.902] <TB0>     INFO: Expecting 2560 events.
[15:21:38.861] <TB0>     INFO: 2560 events read in total (244ms).
[15:21:38.861] <TB0>     INFO: Test took 1466ms.
[15:21:38.864] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:39.370] <TB0>     INFO: Expecting 2560 events.
[15:21:40.330] <TB0>     INFO: 2560 events read in total (245ms).
[15:21:40.331] <TB0>     INFO: Test took 1467ms.
[15:21:40.333] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:40.840] <TB0>     INFO: Expecting 2560 events.
[15:21:41.801] <TB0>     INFO: 2560 events read in total (246ms).
[15:21:41.802] <TB0>     INFO: Test took 1469ms.
[15:21:41.804] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:42.310] <TB0>     INFO: Expecting 2560 events.
[15:21:43.268] <TB0>     INFO: 2560 events read in total (244ms).
[15:21:43.269] <TB0>     INFO: Test took 1465ms.
[15:21:43.271] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:43.777] <TB0>     INFO: Expecting 2560 events.
[15:21:44.735] <TB0>     INFO: 2560 events read in total (243ms).
[15:21:44.736] <TB0>     INFO: Test took 1465ms.
[15:21:44.739] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:45.244] <TB0>     INFO: Expecting 2560 events.
[15:21:46.205] <TB0>     INFO: 2560 events read in total (246ms).
[15:21:46.205] <TB0>     INFO: Test took 1466ms.
[15:21:46.207] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:46.714] <TB0>     INFO: Expecting 2560 events.
[15:21:47.672] <TB0>     INFO: 2560 events read in total (244ms).
[15:21:47.672] <TB0>     INFO: Test took 1465ms.
[15:21:47.674] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:48.181] <TB0>     INFO: Expecting 2560 events.
[15:21:49.141] <TB0>     INFO: 2560 events read in total (245ms).
[15:21:49.141] <TB0>     INFO: Test took 1467ms.
[15:21:49.143] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:49.649] <TB0>     INFO: Expecting 2560 events.
[15:21:50.609] <TB0>     INFO: 2560 events read in total (245ms).
[15:21:50.610] <TB0>     INFO: Test took 1467ms.
[15:21:50.613] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:51.119] <TB0>     INFO: Expecting 2560 events.
[15:21:52.075] <TB0>     INFO: 2560 events read in total (242ms).
[15:21:52.076] <TB0>     INFO: Test took 1463ms.
[15:21:52.078] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:52.584] <TB0>     INFO: Expecting 2560 events.
[15:21:53.544] <TB0>     INFO: 2560 events read in total (245ms).
[15:21:53.544] <TB0>     INFO: Test took 1466ms.
[15:21:53.546] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:54.053] <TB0>     INFO: Expecting 2560 events.
[15:21:55.012] <TB0>     INFO: 2560 events read in total (245ms).
[15:21:55.013] <TB0>     INFO: Test took 1467ms.
[15:21:55.015] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:55.521] <TB0>     INFO: Expecting 2560 events.
[15:21:56.479] <TB0>     INFO: 2560 events read in total (243ms).
[15:21:56.480] <TB0>     INFO: Test took 1465ms.
[15:21:56.482] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:56.991] <TB0>     INFO: Expecting 2560 events.
[15:21:57.951] <TB0>     INFO: 2560 events read in total (245ms).
[15:21:57.952] <TB0>     INFO: Test took 1471ms.
[15:21:57.954] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:58.460] <TB0>     INFO: Expecting 2560 events.
[15:21:59.421] <TB0>     INFO: 2560 events read in total (246ms).
[15:21:59.422] <TB0>     INFO: Test took 1468ms.
[15:21:59.425] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:59.932] <TB0>     INFO: Expecting 2560 events.
[15:22:00.891] <TB0>     INFO: 2560 events read in total (244ms).
[15:22:00.891] <TB0>     INFO: Test took 1467ms.
[15:22:00.893] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:01.400] <TB0>     INFO: Expecting 2560 events.
[15:22:02.360] <TB0>     INFO: 2560 events read in total (245ms).
[15:22:02.361] <TB0>     INFO: Test took 1468ms.
[15:22:02.363] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:02.870] <TB0>     INFO: Expecting 2560 events.
[15:22:03.829] <TB0>     INFO: 2560 events read in total (244ms).
[15:22:03.830] <TB0>     INFO: Test took 1467ms.
[15:22:03.832] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:04.339] <TB0>     INFO: Expecting 2560 events.
[15:22:05.298] <TB0>     INFO: 2560 events read in total (244ms).
[15:22:05.298] <TB0>     INFO: Test took 1467ms.
[15:22:05.301] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:05.807] <TB0>     INFO: Expecting 2560 events.
[15:22:06.764] <TB0>     INFO: 2560 events read in total (242ms).
[15:22:06.764] <TB0>     INFO: Test took 1463ms.
[15:22:06.766] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:07.273] <TB0>     INFO: Expecting 2560 events.
[15:22:08.232] <TB0>     INFO: 2560 events read in total (244ms).
[15:22:08.232] <TB0>     INFO: Test took 1466ms.
[15:22:08.234] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:08.740] <TB0>     INFO: Expecting 2560 events.
[15:22:09.701] <TB0>     INFO: 2560 events read in total (246ms).
[15:22:09.701] <TB0>     INFO: Test took 1467ms.
[15:22:09.703] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:10.209] <TB0>     INFO: Expecting 2560 events.
[15:22:11.169] <TB0>     INFO: 2560 events read in total (245ms).
[15:22:11.169] <TB0>     INFO: Test took 1466ms.
[15:22:11.171] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:11.679] <TB0>     INFO: Expecting 2560 events.
[15:22:12.637] <TB0>     INFO: 2560 events read in total (243ms).
[15:22:12.637] <TB0>     INFO: Test took 1466ms.
[15:22:12.639] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:13.146] <TB0>     INFO: Expecting 2560 events.
[15:22:14.107] <TB0>     INFO: 2560 events read in total (246ms).
[15:22:14.107] <TB0>     INFO: Test took 1468ms.
[15:22:14.110] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:14.616] <TB0>     INFO: Expecting 2560 events.
[15:22:15.575] <TB0>     INFO: 2560 events read in total (244ms).
[15:22:15.576] <TB0>     INFO: Test took 1467ms.
[15:22:15.578] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:16.084] <TB0>     INFO: Expecting 2560 events.
[15:22:17.042] <TB0>     INFO: 2560 events read in total (243ms).
[15:22:17.043] <TB0>     INFO: Test took 1466ms.
[15:22:17.047] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:17.551] <TB0>     INFO: Expecting 2560 events.
[15:22:18.511] <TB0>     INFO: 2560 events read in total (245ms).
[15:22:18.512] <TB0>     INFO: Test took 1465ms.
[15:22:18.515] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:19.020] <TB0>     INFO: Expecting 2560 events.
[15:22:19.980] <TB0>     INFO: 2560 events read in total (245ms).
[15:22:19.980] <TB0>     INFO: Test took 1465ms.
[15:22:19.982] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:20.489] <TB0>     INFO: Expecting 2560 events.
[15:22:21.449] <TB0>     INFO: 2560 events read in total (245ms).
[15:22:21.450] <TB0>     INFO: Test took 1468ms.
[15:22:22.481] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:22:22.481] <TB0>     INFO: PH scale (per ROC):    85  86  80  77  85  85  81  81  72  82  76  71  80  86  71  74
[15:22:22.481] <TB0>     INFO: PH offset (per ROC):  169 156 190 158 161 154 164 163 181 165 165 176 174 166 163 167
[15:22:22.655] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:22:22.659] <TB0>     INFO: ######################################################################
[15:22:22.659] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:22:22.659] <TB0>     INFO: ######################################################################
[15:22:22.659] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:22:22.670] <TB0>     INFO: scanning low vcal = 10
[15:22:23.018] <TB0>     INFO: Expecting 41600 events.
[15:22:26.742] <TB0>     INFO: 41600 events read in total (3009ms).
[15:22:26.743] <TB0>     INFO: Test took 4073ms.
[15:22:26.744] <TB0>     INFO: scanning low vcal = 20
[15:22:27.251] <TB0>     INFO: Expecting 41600 events.
[15:22:30.978] <TB0>     INFO: 41600 events read in total (3013ms).
[15:22:30.978] <TB0>     INFO: Test took 4233ms.
[15:22:30.980] <TB0>     INFO: scanning low vcal = 30
[15:22:31.487] <TB0>     INFO: Expecting 41600 events.
[15:22:35.218] <TB0>     INFO: 41600 events read in total (3016ms).
[15:22:35.219] <TB0>     INFO: Test took 4239ms.
[15:22:35.221] <TB0>     INFO: scanning low vcal = 40
[15:22:35.723] <TB0>     INFO: Expecting 41600 events.
[15:22:39.967] <TB0>     INFO: 41600 events read in total (3529ms).
[15:22:39.968] <TB0>     INFO: Test took 4747ms.
[15:22:39.971] <TB0>     INFO: scanning low vcal = 50
[15:22:40.392] <TB0>     INFO: Expecting 41600 events.
[15:22:44.655] <TB0>     INFO: 41600 events read in total (3548ms).
[15:22:44.656] <TB0>     INFO: Test took 4685ms.
[15:22:44.659] <TB0>     INFO: scanning low vcal = 60
[15:22:45.081] <TB0>     INFO: Expecting 41600 events.
[15:22:49.338] <TB0>     INFO: 41600 events read in total (3543ms).
[15:22:49.339] <TB0>     INFO: Test took 4680ms.
[15:22:49.342] <TB0>     INFO: scanning low vcal = 70
[15:22:49.768] <TB0>     INFO: Expecting 41600 events.
[15:22:54.050] <TB0>     INFO: 41600 events read in total (3567ms).
[15:22:54.051] <TB0>     INFO: Test took 4709ms.
[15:22:54.053] <TB0>     INFO: scanning low vcal = 80
[15:22:54.476] <TB0>     INFO: Expecting 41600 events.
[15:22:58.742] <TB0>     INFO: 41600 events read in total (3551ms).
[15:22:58.743] <TB0>     INFO: Test took 4690ms.
[15:22:58.746] <TB0>     INFO: scanning low vcal = 90
[15:22:59.167] <TB0>     INFO: Expecting 41600 events.
[15:23:03.425] <TB0>     INFO: 41600 events read in total (3543ms).
[15:23:03.425] <TB0>     INFO: Test took 4679ms.
[15:23:03.429] <TB0>     INFO: scanning low vcal = 100
[15:23:03.851] <TB0>     INFO: Expecting 41600 events.
[15:23:08.255] <TB0>     INFO: 41600 events read in total (3689ms).
[15:23:08.256] <TB0>     INFO: Test took 4827ms.
[15:23:08.258] <TB0>     INFO: scanning low vcal = 110
[15:23:08.682] <TB0>     INFO: Expecting 41600 events.
[15:23:12.980] <TB0>     INFO: 41600 events read in total (3583ms).
[15:23:12.981] <TB0>     INFO: Test took 4722ms.
[15:23:12.984] <TB0>     INFO: scanning low vcal = 120
[15:23:13.406] <TB0>     INFO: Expecting 41600 events.
[15:23:17.695] <TB0>     INFO: 41600 events read in total (3574ms).
[15:23:17.696] <TB0>     INFO: Test took 4712ms.
[15:23:17.699] <TB0>     INFO: scanning low vcal = 130
[15:23:18.123] <TB0>     INFO: Expecting 41600 events.
[15:23:22.386] <TB0>     INFO: 41600 events read in total (3549ms).
[15:23:22.387] <TB0>     INFO: Test took 4688ms.
[15:23:22.390] <TB0>     INFO: scanning low vcal = 140
[15:23:22.813] <TB0>     INFO: Expecting 41600 events.
[15:23:27.092] <TB0>     INFO: 41600 events read in total (3565ms).
[15:23:27.093] <TB0>     INFO: Test took 4703ms.
[15:23:27.096] <TB0>     INFO: scanning low vcal = 150
[15:23:27.520] <TB0>     INFO: Expecting 41600 events.
[15:23:31.773] <TB0>     INFO: 41600 events read in total (3538ms).
[15:23:31.774] <TB0>     INFO: Test took 4678ms.
[15:23:31.777] <TB0>     INFO: scanning low vcal = 160
[15:23:32.202] <TB0>     INFO: Expecting 41600 events.
[15:23:36.479] <TB0>     INFO: 41600 events read in total (3562ms).
[15:23:36.480] <TB0>     INFO: Test took 4702ms.
[15:23:36.483] <TB0>     INFO: scanning low vcal = 170
[15:23:36.904] <TB0>     INFO: Expecting 41600 events.
[15:23:41.177] <TB0>     INFO: 41600 events read in total (3558ms).
[15:23:41.178] <TB0>     INFO: Test took 4695ms.
[15:23:41.183] <TB0>     INFO: scanning low vcal = 180
[15:23:41.607] <TB0>     INFO: Expecting 41600 events.
[15:23:45.849] <TB0>     INFO: 41600 events read in total (3527ms).
[15:23:45.850] <TB0>     INFO: Test took 4667ms.
[15:23:45.854] <TB0>     INFO: scanning low vcal = 190
[15:23:46.278] <TB0>     INFO: Expecting 41600 events.
[15:23:50.541] <TB0>     INFO: 41600 events read in total (3548ms).
[15:23:50.542] <TB0>     INFO: Test took 4688ms.
[15:23:50.545] <TB0>     INFO: scanning low vcal = 200
[15:23:50.970] <TB0>     INFO: Expecting 41600 events.
[15:23:55.219] <TB0>     INFO: 41600 events read in total (3533ms).
[15:23:55.220] <TB0>     INFO: Test took 4675ms.
[15:23:55.224] <TB0>     INFO: scanning low vcal = 210
[15:23:55.647] <TB0>     INFO: Expecting 41600 events.
[15:23:59.894] <TB0>     INFO: 41600 events read in total (3533ms).
[15:23:59.895] <TB0>     INFO: Test took 4671ms.
[15:23:59.898] <TB0>     INFO: scanning low vcal = 220
[15:24:00.320] <TB0>     INFO: Expecting 41600 events.
[15:24:04.556] <TB0>     INFO: 41600 events read in total (3521ms).
[15:24:04.557] <TB0>     INFO: Test took 4659ms.
[15:24:04.560] <TB0>     INFO: scanning low vcal = 230
[15:24:04.982] <TB0>     INFO: Expecting 41600 events.
[15:24:09.232] <TB0>     INFO: 41600 events read in total (3535ms).
[15:24:09.233] <TB0>     INFO: Test took 4673ms.
[15:24:09.236] <TB0>     INFO: scanning low vcal = 240
[15:24:09.660] <TB0>     INFO: Expecting 41600 events.
[15:24:13.904] <TB0>     INFO: 41600 events read in total (3529ms).
[15:24:13.905] <TB0>     INFO: Test took 4669ms.
[15:24:13.908] <TB0>     INFO: scanning low vcal = 250
[15:24:14.330] <TB0>     INFO: Expecting 41600 events.
[15:24:18.567] <TB0>     INFO: 41600 events read in total (3521ms).
[15:24:18.568] <TB0>     INFO: Test took 4659ms.
[15:24:18.573] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:24:18.996] <TB0>     INFO: Expecting 41600 events.
[15:24:23.261] <TB0>     INFO: 41600 events read in total (3550ms).
[15:24:23.261] <TB0>     INFO: Test took 4688ms.
[15:24:23.264] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:24:23.686] <TB0>     INFO: Expecting 41600 events.
[15:24:27.949] <TB0>     INFO: 41600 events read in total (3548ms).
[15:24:27.951] <TB0>     INFO: Test took 4687ms.
[15:24:27.954] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:24:28.378] <TB0>     INFO: Expecting 41600 events.
[15:24:32.645] <TB0>     INFO: 41600 events read in total (3552ms).
[15:24:32.645] <TB0>     INFO: Test took 4691ms.
[15:24:32.648] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:24:33.070] <TB0>     INFO: Expecting 41600 events.
[15:24:37.341] <TB0>     INFO: 41600 events read in total (3556ms).
[15:24:37.342] <TB0>     INFO: Test took 4694ms.
[15:24:37.345] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:24:37.767] <TB0>     INFO: Expecting 41600 events.
[15:24:42.030] <TB0>     INFO: 41600 events read in total (3548ms).
[15:24:42.031] <TB0>     INFO: Test took 4686ms.
[15:24:42.570] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:24:42.574] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:24:42.574] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:24:42.574] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:24:42.574] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:24:42.574] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:24:42.575] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:24:42.575] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:24:42.575] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:24:42.575] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:24:42.576] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:24:42.576] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:24:42.576] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:24:42.576] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:24:42.576] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:24:42.576] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:24:42.576] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:25:22.023] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:25:22.023] <TB0>     INFO: non-linearity mean:  0.959 0.949 0.959 0.961 0.959 0.950 0.958 0.959 0.953 0.958 0.957 0.952 0.945 0.961 0.956 0.959
[15:25:22.023] <TB0>     INFO: non-linearity RMS:   0.005 0.006 0.006 0.005 0.005 0.006 0.006 0.005 0.007 0.005 0.005 0.007 0.006 0.005 0.007 0.006
[15:25:22.023] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:25:22.046] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:25:22.068] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:25:22.090] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:25:22.112] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:25:22.135] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:25:22.157] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:25:22.179] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:25:22.201] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:25:22.224] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:25:22.246] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:25:22.268] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:25:22.291] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:25:22.313] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:25:22.335] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:25:22.357] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-20_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:25:22.380] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:25:22.380] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:25:22.387] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:25:22.387] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:25:22.390] <TB0>     INFO: ######################################################################
[15:25:22.390] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:25:22.390] <TB0>     INFO: ######################################################################
[15:25:22.393] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:25:22.403] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:25:22.403] <TB0>     INFO:     run 1 of 1
[15:25:22.403] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:25:22.746] <TB0>     INFO: Expecting 3120000 events.
[15:26:13.187] <TB0>     INFO: 1289055 events read in total (49726ms).
[15:27:02.325] <TB0>     INFO: 2574980 events read in total (98864ms).
[15:27:22.868] <TB0>     INFO: 3120000 events read in total (119408ms).
[15:27:22.906] <TB0>     INFO: Test took 120504ms.
[15:27:22.979] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:27:23.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:27:24.504] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:27:25.932] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:27:27.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:27:28.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:27:30.253] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:27:31.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:27:33.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:27:34.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:27:35.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:27:37.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:27:38.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:27:40.247] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:27:41.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:27:43.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:27:44.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:27:45.882] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 377290752
[15:27:45.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:27:45.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.3263, RMS = 1.24077
[15:27:45.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:27:45.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:27:45.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.4179, RMS = 1.62011
[15:27:45.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:27:45.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:27:45.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0567, RMS = 1.47031
[15:27:45.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:27:45.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:27:45.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1527, RMS = 1.93574
[15:27:45.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:27:45.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:27:45.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7175, RMS = 0.959314
[15:27:45.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:27:45.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:27:45.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1689, RMS = 1.09841
[15:27:45.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:27:45.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:27:45.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9036, RMS = 1.62548
[15:27:45.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:27:45.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:27:45.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7879, RMS = 1.87638
[15:27:45.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:27:45.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:27:45.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5421, RMS = 1.28125
[15:27:45.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:27:45.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:27:45.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.554, RMS = 1.58033
[15:27:45.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:27:45.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:27:45.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4105, RMS = 0.919672
[15:27:45.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:27:45.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:27:45.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.593, RMS = 1.23633
[15:27:45.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:27:45.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:27:45.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9671, RMS = 1.20197
[15:27:45.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:27:45.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:27:45.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.61, RMS = 1.27159
[15:27:45.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:27:45.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:27:45.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5348, RMS = 1.25021
[15:27:45.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:27:45.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:27:45.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.4617, RMS = 2.18999
[15:27:45.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:27:45.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:27:45.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4429, RMS = 0.916003
[15:27:45.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:27:45.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:27:45.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9585, RMS = 1.35885
[15:27:45.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:27:45.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:27:45.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7185, RMS = 1.03908
[15:27:45.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:27:45.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:27:45.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.935, RMS = 1.30865
[15:27:45.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:27:45.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:27:45.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4594, RMS = 1.03983
[15:27:45.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:27:45.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:27:45.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2913, RMS = 1.4612
[15:27:45.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:27:45.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:27:45.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.0715, RMS = 1.66594
[15:27:45.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:27:45.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:27:45.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.8072, RMS = 1.94907
[15:27:45.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:27:45.929] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:27:45.929] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.496, RMS = 1.67273
[15:27:45.929] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:27:45.929] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:27:45.930] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.1683, RMS = 1.67075
[15:27:45.930] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:27:45.931] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:27:45.931] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.8347, RMS = 1.64005
[15:27:45.931] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:27:45.931] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:27:45.931] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.7788, RMS = 1.69231
[15:27:45.931] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:27:45.932] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:27:45.932] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.401, RMS = 1.73485
[15:27:45.932] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:27:45.932] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:27:45.932] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.6127, RMS = 1.75424
[15:27:45.932] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:27:45.933] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:27:45.933] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.8989, RMS = 1.65632
[15:27:45.933] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[15:27:45.933] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:27:45.933] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.1881, RMS = 1.66506
[15:27:45.933] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:27:45.936] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[15:27:45.936] <TB0>     INFO: number of dead bumps (per ROC):     0    0    1    0    2    0    0    0    0    0    0    1    0    0    0    1
[15:27:45.936] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:27:46.035] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:27:46.035] <TB0>     INFO: enter test to run
[15:27:46.035] <TB0>     INFO:   test:  no parameter change
[15:27:46.035] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 380.2mA
[15:27:46.036] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[15:27:46.036] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.5 C
[15:27:46.036] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:27:46.515] <TB0>    QUIET: Connection to board 133 closed.
[15:27:46.516] <TB0>     INFO: pXar: this is the end, my friend
[15:27:46.516] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
