

================================================================
== Vitis HLS Report for 'Layer_norm_1'
================================================================
* Date:           Tue Sep  5 22:45:37 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.416 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    55722|    55722| 0.186 ms | 0.186 ms |  55722|  55722|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1          |       12|       12|         1|          1|          1|    12|    yes   |
        |- Loop 2          |       12|       12|         1|          1|          1|    12|    yes   |
        |- l_mean_var_i8   |    46428|    46428|      3869|          -|          -|    12|    no    |
        | + l_j6           |     3865|     3865|        31|          5|          1|   768|    yes   |
        |- l_norm_i9_l_j7  |     9263|     9263|        49|          1|          1|  9216|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 5, depth = 31
  * Pipeline-3: initiation interval (II) = 1, depth = 49


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 89
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 5, D = 31, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
  Pipeline-3 : II = 1, D = 49, States = { 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 40 
7 --> 8 
8 --> 39 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 8 
39 --> 6 
40 --> 89 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 40 
89 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mean = alloca i64" [kernel.cpp:229]   --->   Operation 90 'alloca' 'mean' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mean2 = alloca i64" [kernel.cpp:233]   --->   Operation 91 'alloca' 'mean2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%var = alloca i64" [kernel.cpp:237]   --->   Operation 92 'alloca' 'var' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 93 [1/1] (0.60ns)   --->   "%br_ln230 = br void" [kernel.cpp:230]   --->   Operation 93 'br' 'br_ln230' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%v142 = phi i4 %add_ln230, void %.split4, i4, void" [kernel.cpp:230]   --->   Operation 94 'phi' 'v142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 95 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.65ns)   --->   "%icmp_ln230 = icmp_eq  i4 %v142, i4" [kernel.cpp:230]   --->   Operation 96 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 97 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.33ns)   --->   "%add_ln230 = add i4 %v142, i4" [kernel.cpp:230]   --->   Operation 98 'add' 'add_ln230' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln230, void %.split4, void %.preheader4.preheader" [kernel.cpp:230]   --->   Operation 99 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%v142_cast = zext i4 %v142" [kernel.cpp:230]   --->   Operation 100 'zext' 'v142_cast' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr i32 %mean, i64, i64 %v142_cast" [kernel.cpp:231]   --->   Operation 101 'getelementptr' 'mean_addr' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.59ns)   --->   "%store_ln231 = store i32, i4 %mean_addr" [kernel.cpp:231]   --->   Operation 102 'store' 'store_ln231' <Predicate = (!icmp_ln230)> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 104 [1/1] (0.60ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 104 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 4 <SV = 3> <Delay = 0.65>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%v144 = phi i4 %add_ln234, void %.split, i4, void %.preheader4.preheader" [kernel.cpp:234]   --->   Operation 105 'phi' 'v144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.65ns)   --->   "%icmp_ln234 = icmp_eq  i4 %v144, i4" [kernel.cpp:234]   --->   Operation 107 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%empty_1887 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 108 'speclooptripcount' 'empty_1887' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.33ns)   --->   "%add_ln234 = add i4 %v144, i4" [kernel.cpp:234]   --->   Operation 109 'add' 'add_ln234' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %icmp_ln234, void %.split, void %.preheader3.preheader" [kernel.cpp:234]   --->   Operation 110 'br' 'br_ln234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%v144_cast = zext i4 %v144" [kernel.cpp:234]   --->   Operation 111 'zext' 'v144_cast' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%mean2_addr = getelementptr i32 %mean2, i64, i64 %v144_cast" [kernel.cpp:235]   --->   Operation 112 'getelementptr' 'mean2_addr' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.59ns)   --->   "%store_ln235 = store i32, i4 %mean2_addr" [kernel.cpp:235]   --->   Operation 113 'store' 'store_ln235' <Predicate = (!icmp_ln234)> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!icmp_ln234)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.60>
ST_5 : Operation 115 [1/1] (0.60ns)   --->   "%br_ln238 = br void %.preheader3" [kernel.cpp:238]   --->   Operation 115 'br' 'br_ln238' <Predicate = true> <Delay = 0.60>

State 6 <SV = 5> <Delay = 0.65>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%i8 = phi i4 %add_ln238, void %.preheader3.loopexit, i4, void %.preheader3.preheader" [kernel.cpp:238]   --->   Operation 116 'phi' 'i8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln238 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [kernel.cpp:238]   --->   Operation 117 'specloopname' 'specloopname_ln238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.65ns)   --->   "%icmp_ln238 = icmp_eq  i4 %i8, i4" [kernel.cpp:238]   --->   Operation 118 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%empty_1888 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 119 'speclooptripcount' 'empty_1888' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.33ns)   --->   "%add_ln238 = add i4 %i8, i4" [kernel.cpp:238]   --->   Operation 120 'add' 'add_ln238' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln238 = br i1 %icmp_ln238, void, void %.preheader.preheader.preheader" [kernel.cpp:238]   --->   Operation 121 'br' 'br_ln238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i4 %i8" [kernel.cpp:238]   --->   Operation 122 'zext' 'zext_ln238' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%mean_addr_1 = getelementptr i32 %mean, i64, i64 %zext_ln238" [kernel.cpp:238]   --->   Operation 123 'getelementptr' 'mean_addr_1' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%mean2_addr_1 = getelementptr i32 %mean2, i64, i64 %zext_ln238" [kernel.cpp:238]   --->   Operation 124 'getelementptr' 'mean2_addr_1' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_6 : Operation 125 [2/2] (0.59ns)   --->   "%mean_load = load i4 %mean_addr_1" [kernel.cpp:251]   --->   Operation 125 'load' 'mean_load' <Predicate = (!icmp_ln238)> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 126 [2/2] (0.59ns)   --->   "%mean2_load = load i4 %mean2_addr_1" [kernel.cpp:254]   --->   Operation 126 'load' 'mean2_load' <Predicate = (!icmp_ln238)> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%var_addr = getelementptr i32 %var, i64, i64 %zext_ln238" [kernel.cpp:261]   --->   Operation 127 'getelementptr' 'var_addr' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.60ns)   --->   "%br_ln263 = br void %.preheader.preheader" [kernel.cpp:263]   --->   Operation 128 'br' 'br_ln263' <Predicate = (icmp_ln238)> <Delay = 0.60>

State 7 <SV = 6> <Delay = 0.60>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i8, i10" [kernel.cpp:241]   --->   Operation 129 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i8, i8" [kernel.cpp:241]   --->   Operation 130 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i12 %tmp_s" [kernel.cpp:241]   --->   Operation 131 'zext' 'zext_ln241' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.55ns)   --->   "%sub_ln241 = sub i14 %tmp, i14 %zext_ln241" [kernel.cpp:241]   --->   Operation 132 'sub' 'sub_ln241' <Predicate = true> <Delay = 0.55> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/2] (0.59ns)   --->   "%mean_load = load i4 %mean_addr_1" [kernel.cpp:251]   --->   Operation 133 'load' 'mean_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 134 [1/2] (0.59ns)   --->   "%mean2_load = load i4 %mean2_addr_1" [kernel.cpp:254]   --->   Operation 134 'load' 'mean2_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 135 [1/1] (0.60ns)   --->   "%br_ln239 = br void" [kernel.cpp:239]   --->   Operation 135 'br' 'br_ln239' <Predicate = true> <Delay = 0.60>

State 8 <SV = 7> <Delay = 1.71>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%j6 = phi i10 %add_ln239, void %ifFalse, i10, void" [kernel.cpp:254]   --->   Operation 136 'phi' 'j6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%v153 = phi i32 %v154, void %ifFalse, i32 %mean2_load, void"   --->   Operation 137 'phi' 'v153' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%v149 = phi i32 %v150, void %ifFalse, i32 %mean_load, void"   --->   Operation 138 'phi' 'v149' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln239 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [kernel.cpp:239]   --->   Operation 139 'specloopname' 'specloopname_ln239' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%specpipeline_ln239 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:239]   --->   Operation 140 'specpipeline' 'specpipeline_ln239' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.60ns)   --->   "%icmp_ln239 = icmp_eq  i10 %j6, i10" [kernel.cpp:239]   --->   Operation 141 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%empty_1889 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 142 'speclooptripcount' 'empty_1889' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.54ns)   --->   "%add_ln239 = add i10 %j6, i10" [kernel.cpp:239]   --->   Operation 143 'add' 'add_ln239' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239, void %ifBlock, void %.preheader3.loopexit" [kernel.cpp:239]   --->   Operation 144 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln241_1 = zext i10 %j6" [kernel.cpp:241]   --->   Operation 145 'zext' 'zext_ln241_1' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.55ns)   --->   "%add_ln241 = add i14 %zext_ln241_1, i14 %sub_ln241" [kernel.cpp:241]   --->   Operation 146 'add' 'add_ln241' <Predicate = (!icmp_ln239)> <Delay = 0.55> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln241_2 = zext i14 %add_ln241" [kernel.cpp:241]   --->   Operation 147 'zext' 'zext_ln241_2' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%v137_addr = getelementptr i32 %v137, i64, i64 %zext_ln241_2" [kernel.cpp:241]   --->   Operation 148 'getelementptr' 'v137_addr' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_8 : Operation 149 [2/2] (1.15ns)   --->   "%v148 = load i14 %v137_addr" [kernel.cpp:241]   --->   Operation 149 'load' 'v148' <Predicate = (!icmp_ln239)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 150 'br' 'br_ln0' <Predicate = (!icmp_ln239)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.15>
ST_9 : Operation 151 [1/2] (1.15ns)   --->   "%v148 = load i14 %v137_addr" [kernel.cpp:241]   --->   Operation 151 'load' 'v148' <Predicate = (!icmp_ln239)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 152 [5/5] (2.08ns)   --->   "%v150 = fadd i32 %v149, i32 %v148" [kernel.cpp:243]   --->   Operation 152 'fadd' 'v150' <Predicate = (!icmp_ln239)> <Delay = 2.08> <Core = "FAddSub_nodsp">   --->   Core 65 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [4/4] (2.32ns)   --->   "%v152 = fmul i32 %v148, i32 %v148" [kernel.cpp:246]   --->   Operation 153 'fmul' 'v152' <Predicate = (!icmp_ln239)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 154 [4/5] (2.08ns)   --->   "%v150 = fadd i32 %v149, i32 %v148" [kernel.cpp:243]   --->   Operation 154 'fadd' 'v150' <Predicate = (!icmp_ln239)> <Delay = 2.08> <Core = "FAddSub_nodsp">   --->   Core 65 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [3/4] (2.32ns)   --->   "%v152 = fmul i32 %v148, i32 %v148" [kernel.cpp:246]   --->   Operation 155 'fmul' 'v152' <Predicate = (!icmp_ln239)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 156 [3/5] (2.08ns)   --->   "%v150 = fadd i32 %v149, i32 %v148" [kernel.cpp:243]   --->   Operation 156 'fadd' 'v150' <Predicate = (!icmp_ln239)> <Delay = 2.08> <Core = "FAddSub_nodsp">   --->   Core 65 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [2/4] (2.32ns)   --->   "%v152 = fmul i32 %v148, i32 %v148" [kernel.cpp:246]   --->   Operation 157 'fmul' 'v152' <Predicate = (!icmp_ln239)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 158 [2/5] (2.08ns)   --->   "%v150 = fadd i32 %v149, i32 %v148" [kernel.cpp:243]   --->   Operation 158 'fadd' 'v150' <Predicate = (!icmp_ln239)> <Delay = 2.08> <Core = "FAddSub_nodsp">   --->   Core 65 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/4] (2.32ns)   --->   "%v152 = fmul i32 %v148, i32 %v148" [kernel.cpp:246]   --->   Operation 159 'fmul' 'v152' <Predicate = (!icmp_ln239)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.60ns)   --->   "%icmp_ln239_1 = icmp_eq  i10 %add_ln239, i10" [kernel.cpp:239]   --->   Operation 160 'icmp' 'icmp_ln239_1' <Predicate = (!icmp_ln239)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239_1, void %ifFalse, void %ifTrue" [kernel.cpp:239]   --->   Operation 161 'br' 'br_ln239' <Predicate = (!icmp_ln239)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.08>
ST_14 : Operation 162 [1/5] (2.08ns)   --->   "%v150 = fadd i32 %v149, i32 %v148" [kernel.cpp:243]   --->   Operation 162 'fadd' 'v150' <Predicate = (!icmp_ln239)> <Delay = 2.08> <Core = "FAddSub_nodsp">   --->   Core 65 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [5/5] (2.08ns)   --->   "%v154 = fadd i32 %v153, i32 %v152" [kernel.cpp:248]   --->   Operation 163 'fadd' 'v154' <Predicate = (!icmp_ln239)> <Delay = 2.08> <Core = "FAddSub_nodsp">   --->   Core 65 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 164 [4/5] (2.08ns)   --->   "%v154 = fadd i32 %v153, i32 %v152" [kernel.cpp:248]   --->   Operation 164 'fadd' 'v154' <Predicate = (!icmp_ln239)> <Delay = 2.08> <Core = "FAddSub_nodsp">   --->   Core 65 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [12/12] (2.32ns)   --->   "%v156 = fdiv i32 %v150, i32" [kernel.cpp:252]   --->   Operation 165 'fdiv' 'v156' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 166 [3/5] (2.08ns)   --->   "%v154 = fadd i32 %v153, i32 %v152" [kernel.cpp:248]   --->   Operation 166 'fadd' 'v154' <Predicate = (!icmp_ln239)> <Delay = 2.08> <Core = "FAddSub_nodsp">   --->   Core 65 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 167 [11/12] (2.32ns)   --->   "%v156 = fdiv i32 %v150, i32" [kernel.cpp:252]   --->   Operation 167 'fdiv' 'v156' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 168 [2/5] (2.08ns)   --->   "%v154 = fadd i32 %v153, i32 %v152" [kernel.cpp:248]   --->   Operation 168 'fadd' 'v154' <Predicate = (!icmp_ln239)> <Delay = 2.08> <Core = "FAddSub_nodsp">   --->   Core 65 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 169 [10/12] (2.32ns)   --->   "%v156 = fdiv i32 %v150, i32" [kernel.cpp:252]   --->   Operation 169 'fdiv' 'v156' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 170 [1/5] (2.08ns)   --->   "%v154 = fadd i32 %v153, i32 %v152" [kernel.cpp:248]   --->   Operation 170 'fadd' 'v154' <Predicate = (!icmp_ln239)> <Delay = 2.08> <Core = "FAddSub_nodsp">   --->   Core 65 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [9/12] (2.32ns)   --->   "%v156 = fdiv i32 %v150, i32" [kernel.cpp:252]   --->   Operation 171 'fdiv' 'v156' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 172 [8/12] (2.32ns)   --->   "%v156 = fdiv i32 %v150, i32" [kernel.cpp:252]   --->   Operation 172 'fdiv' 'v156' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 173 [12/12] (2.32ns)   --->   "%v158 = fdiv i32 %v154, i32" [kernel.cpp:255]   --->   Operation 173 'fdiv' 'v158' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 174 [7/12] (2.32ns)   --->   "%v156 = fdiv i32 %v150, i32" [kernel.cpp:252]   --->   Operation 174 'fdiv' 'v156' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 175 [11/12] (2.32ns)   --->   "%v158 = fdiv i32 %v154, i32" [kernel.cpp:255]   --->   Operation 175 'fdiv' 'v158' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 176 [6/12] (2.32ns)   --->   "%v156 = fdiv i32 %v150, i32" [kernel.cpp:252]   --->   Operation 176 'fdiv' 'v156' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 177 [10/12] (2.32ns)   --->   "%v158 = fdiv i32 %v154, i32" [kernel.cpp:255]   --->   Operation 177 'fdiv' 'v158' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 178 [5/12] (2.32ns)   --->   "%v156 = fdiv i32 %v150, i32" [kernel.cpp:252]   --->   Operation 178 'fdiv' 'v156' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 179 [9/12] (2.32ns)   --->   "%v158 = fdiv i32 %v154, i32" [kernel.cpp:255]   --->   Operation 179 'fdiv' 'v158' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 180 [4/12] (2.32ns)   --->   "%v156 = fdiv i32 %v150, i32" [kernel.cpp:252]   --->   Operation 180 'fdiv' 'v156' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 181 [8/12] (2.32ns)   --->   "%v158 = fdiv i32 %v154, i32" [kernel.cpp:255]   --->   Operation 181 'fdiv' 'v158' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 182 [3/12] (2.32ns)   --->   "%v156 = fdiv i32 %v150, i32" [kernel.cpp:252]   --->   Operation 182 'fdiv' 'v156' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 183 [7/12] (2.32ns)   --->   "%v158 = fdiv i32 %v154, i32" [kernel.cpp:255]   --->   Operation 183 'fdiv' 'v158' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 184 [2/12] (2.32ns)   --->   "%v156 = fdiv i32 %v150, i32" [kernel.cpp:252]   --->   Operation 184 'fdiv' 'v156' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [6/12] (2.32ns)   --->   "%v158 = fdiv i32 %v154, i32" [kernel.cpp:255]   --->   Operation 185 'fdiv' 'v158' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 186 [1/12] (2.32ns)   --->   "%v156 = fdiv i32 %v150, i32" [kernel.cpp:252]   --->   Operation 186 'fdiv' 'v156' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 187 [5/12] (2.32ns)   --->   "%v158 = fdiv i32 %v154, i32" [kernel.cpp:255]   --->   Operation 187 'fdiv' 'v158' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.32>
ST_27 : Operation 188 [1/1] (0.59ns)   --->   "%store_ln253 = store i32 %v156, i4 %mean_addr_1" [kernel.cpp:253]   --->   Operation 188 'store' 'store_ln253' <Predicate = (icmp_ln239_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_27 : Operation 189 [4/12] (2.32ns)   --->   "%v158 = fdiv i32 %v154, i32" [kernel.cpp:255]   --->   Operation 189 'fdiv' 'v158' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 190 [4/4] (2.32ns)   --->   "%v161 = fmul i32 %v156, i32 %v156" [kernel.cpp:259]   --->   Operation 190 'fmul' 'v161' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.32>
ST_28 : Operation 191 [3/12] (2.32ns)   --->   "%v158 = fdiv i32 %v154, i32" [kernel.cpp:255]   --->   Operation 191 'fdiv' 'v158' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 192 [3/4] (2.32ns)   --->   "%v161 = fmul i32 %v156, i32 %v156" [kernel.cpp:259]   --->   Operation 192 'fmul' 'v161' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.32>
ST_29 : Operation 193 [2/12] (2.32ns)   --->   "%v158 = fdiv i32 %v154, i32" [kernel.cpp:255]   --->   Operation 193 'fdiv' 'v158' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [2/4] (2.32ns)   --->   "%v161 = fmul i32 %v156, i32 %v156" [kernel.cpp:259]   --->   Operation 194 'fmul' 'v161' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.32>
ST_30 : Operation 195 [1/12] (2.32ns)   --->   "%v158 = fdiv i32 %v154, i32" [kernel.cpp:255]   --->   Operation 195 'fdiv' 'v158' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 196 [1/4] (2.32ns)   --->   "%v161 = fmul i32 %v156, i32 %v156" [kernel.cpp:259]   --->   Operation 196 'fmul' 'v161' <Predicate = (icmp_ln239_1)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.34>
ST_31 : Operation 197 [1/1] (0.59ns)   --->   "%store_ln256 = store i32 %v158, i4 %mean2_addr_1" [kernel.cpp:256]   --->   Operation 197 'store' 'store_ln256' <Predicate = (icmp_ln239_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_31 : Operation 198 [7/7] (2.34ns)   --->   "%v162 = fsub i32 %v158, i32 %v161" [kernel.cpp:260]   --->   Operation 198 'fsub' 'v162' <Predicate = (icmp_ln239_1)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.34>
ST_32 : Operation 199 [6/7] (2.34ns)   --->   "%v162 = fsub i32 %v158, i32 %v161" [kernel.cpp:260]   --->   Operation 199 'fsub' 'v162' <Predicate = (icmp_ln239_1)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.34>
ST_33 : Operation 200 [5/7] (2.34ns)   --->   "%v162 = fsub i32 %v158, i32 %v161" [kernel.cpp:260]   --->   Operation 200 'fsub' 'v162' <Predicate = (icmp_ln239_1)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.34>
ST_34 : Operation 201 [4/7] (2.34ns)   --->   "%v162 = fsub i32 %v158, i32 %v161" [kernel.cpp:260]   --->   Operation 201 'fsub' 'v162' <Predicate = (icmp_ln239_1)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.34>
ST_35 : Operation 202 [3/7] (2.34ns)   --->   "%v162 = fsub i32 %v158, i32 %v161" [kernel.cpp:260]   --->   Operation 202 'fsub' 'v162' <Predicate = (icmp_ln239_1)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.34>
ST_36 : Operation 203 [2/7] (2.34ns)   --->   "%v162 = fsub i32 %v158, i32 %v161" [kernel.cpp:260]   --->   Operation 203 'fsub' 'v162' <Predicate = (icmp_ln239_1)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.34>
ST_37 : Operation 204 [1/7] (2.34ns)   --->   "%v162 = fsub i32 %v158, i32 %v161" [kernel.cpp:260]   --->   Operation 204 'fsub' 'v162' <Predicate = (icmp_ln239_1)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 0.59>
ST_38 : Operation 205 [1/1] (0.59ns)   --->   "%store_ln261 = store i32 %v162, i4 %var_addr" [kernel.cpp:261]   --->   Operation 205 'store' 'store_ln261' <Predicate = (icmp_ln239_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_38 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 206 'br' 'br_ln0' <Predicate = (icmp_ln239_1)> <Delay = 0.00>

State 39 <SV = 8> <Delay = 0.00>
ST_39 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 207 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 40 <SV = 6> <Delay = 1.54>
ST_40 : Operation 208 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 %add_ln263_1, void %ap_fixed_base.exit23, i14, void %.preheader.preheader.preheader" [kernel.cpp:263]   --->   Operation 208 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 209 [1/1] (0.00ns)   --->   "%i9 = phi i4 %select_ln263_2, void %ap_fixed_base.exit23, i4, void %.preheader.preheader.preheader"   --->   Operation 209 'phi' 'i9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 210 [1/1] (0.00ns)   --->   "%j7 = phi i10 %add_ln264, void %ap_fixed_base.exit23, i10, void %.preheader.preheader.preheader" [kernel.cpp:264]   --->   Operation 210 'phi' 'j7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 211 [1/1] (0.00ns)   --->   "%specpipeline_ln264 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:264]   --->   Operation 211 'specpipeline' 'specpipeline_ln264' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 212 [1/1] (0.65ns)   --->   "%icmp_ln263 = icmp_eq  i14 %indvar_flatten, i14" [kernel.cpp:263]   --->   Operation 212 'icmp' 'icmp_ln263' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 213 [1/1] (0.55ns)   --->   "%add_ln263_1 = add i14 %indvar_flatten, i14" [kernel.cpp:263]   --->   Operation 213 'add' 'add_ln263_1' <Predicate = true> <Delay = 0.55> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %icmp_ln263, void %.preheader, void" [kernel.cpp:263]   --->   Operation 214 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 215 [1/1] (0.33ns)   --->   "%add_ln263 = add i4, i4 %i9" [kernel.cpp:263]   --->   Operation 215 'add' 'add_ln263' <Predicate = (!icmp_ln263)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 216 [1/1] (0.60ns)   --->   "%icmp_ln264 = icmp_eq  i10 %j7, i10" [kernel.cpp:264]   --->   Operation 216 'icmp' 'icmp_ln264' <Predicate = (!icmp_ln263)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 217 [1/1] (0.30ns)   --->   "%select_ln263 = select i1 %icmp_ln264, i10, i10 %j7" [kernel.cpp:263]   --->   Operation 217 'select' 'select_ln263' <Predicate = (!icmp_ln263)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 218 [1/1] (0.35ns)   --->   "%select_ln263_2 = select i1 %icmp_ln264, i4 %add_ln263, i4 %i9" [kernel.cpp:263]   --->   Operation 218 'select' 'select_ln263_2' <Predicate = (!icmp_ln263)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i4 %select_ln263_2" [kernel.cpp:263]   --->   Operation 219 'zext' 'zext_ln263' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_40 : Operation 220 [1/1] (0.00ns)   --->   "%var_addr_1 = getelementptr i32 %var, i64, i64 %zext_ln263" [kernel.cpp:263]   --->   Operation 220 'getelementptr' 'var_addr_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_40 : Operation 221 [2/2] (0.59ns)   --->   "%var_load = load i4 %var_addr_1" [kernel.cpp:263]   --->   Operation 221 'load' 'var_load' <Predicate = (!icmp_ln263)> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_40 : Operation 222 [1/1] (0.54ns)   --->   "%add_ln264 = add i10 %select_ln263, i10" [kernel.cpp:264]   --->   Operation 222 'add' 'add_ln264' <Predicate = (!icmp_ln263)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln264 = br void %.preheader.preheader" [kernel.cpp:264]   --->   Operation 223 'br' 'br_ln264' <Predicate = (!icmp_ln263)> <Delay = 0.00>

State 41 <SV = 7> <Delay = 2.13>
ST_41 : Operation 224 [1/2] (0.59ns)   --->   "%var_load = load i4 %var_addr_1" [kernel.cpp:263]   --->   Operation 224 'load' 'var_load' <Predicate = (!icmp_ln263)> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_41 : Operation 225 [2/2] (1.54ns)   --->   "%v171_mid2_v_v = fpext i32 %var_load" [kernel.cpp:263]   --->   Operation 225 'fpext' 'v171_mid2_v_v' <Predicate = (!icmp_ln263)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 8> <Delay = 1.54>
ST_42 : Operation 226 [1/2] (1.54ns)   --->   "%v171_mid2_v_v = fpext i32 %var_load" [kernel.cpp:263]   --->   Operation 226 'fpext' 'v171_mid2_v_v' <Predicate = (!icmp_ln263)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 9> <Delay = 1.90>
ST_43 : Operation 227 [8/8] (1.90ns)   --->   "%v171_mid2_v = dadd i64 %v171_mid2_v_v, i64" [kernel.cpp:263]   --->   Operation 227 'dadd' 'v171_mid2_v' <Predicate = (!icmp_ln263)> <Delay = 1.90> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 10> <Delay = 1.90>
ST_44 : Operation 228 [7/8] (1.90ns)   --->   "%v171_mid2_v = dadd i64 %v171_mid2_v_v, i64" [kernel.cpp:263]   --->   Operation 228 'dadd' 'v171_mid2_v' <Predicate = (!icmp_ln263)> <Delay = 1.90> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 11> <Delay = 1.90>
ST_45 : Operation 229 [6/8] (1.90ns)   --->   "%v171_mid2_v = dadd i64 %v171_mid2_v_v, i64" [kernel.cpp:263]   --->   Operation 229 'dadd' 'v171_mid2_v' <Predicate = (!icmp_ln263)> <Delay = 1.90> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 12> <Delay = 1.90>
ST_46 : Operation 230 [5/8] (1.90ns)   --->   "%v171_mid2_v = dadd i64 %v171_mid2_v_v, i64" [kernel.cpp:263]   --->   Operation 230 'dadd' 'v171_mid2_v' <Predicate = (!icmp_ln263)> <Delay = 1.90> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 13> <Delay = 1.90>
ST_47 : Operation 231 [4/8] (1.90ns)   --->   "%v171_mid2_v = dadd i64 %v171_mid2_v_v, i64" [kernel.cpp:263]   --->   Operation 231 'dadd' 'v171_mid2_v' <Predicate = (!icmp_ln263)> <Delay = 1.90> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 14> <Delay = 1.90>
ST_48 : Operation 232 [3/8] (1.90ns)   --->   "%v171_mid2_v = dadd i64 %v171_mid2_v_v, i64" [kernel.cpp:263]   --->   Operation 232 'dadd' 'v171_mid2_v' <Predicate = (!icmp_ln263)> <Delay = 1.90> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 15> <Delay = 1.90>
ST_49 : Operation 233 [2/8] (1.90ns)   --->   "%v171_mid2_v = dadd i64 %v171_mid2_v_v, i64" [kernel.cpp:263]   --->   Operation 233 'dadd' 'v171_mid2_v' <Predicate = (!icmp_ln263)> <Delay = 1.90> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 16> <Delay = 1.90>
ST_50 : Operation 234 [1/8] (1.90ns)   --->   "%v171_mid2_v = dadd i64 %v171_mid2_v_v, i64" [kernel.cpp:263]   --->   Operation 234 'dadd' 'v171_mid2_v' <Predicate = (!icmp_ln263)> <Delay = 1.90> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 17> <Delay = 1.82>
ST_51 : Operation 235 [2/2] (1.82ns)   --->   "%v171_mid2 = fptrunc i64 %v171_mid2_v" [kernel.cpp:263]   --->   Operation 235 'fptrunc' 'v171_mid2' <Predicate = (!icmp_ln263)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 115 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 18> <Delay = 1.87>
ST_52 : Operation 236 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln263_2, i10" [kernel.cpp:267]   --->   Operation 236 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_52 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln263_2, i8" [kernel.cpp:267]   --->   Operation 237 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_52 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i12 %tmp_24" [kernel.cpp:267]   --->   Operation 238 'zext' 'zext_ln267' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_52 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln267 = sub i14 %p_shl3_cast, i14 %zext_ln267" [kernel.cpp:267]   --->   Operation 239 'sub' 'sub_ln267' <Predicate = (!icmp_ln263)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 240 [1/1] (0.00ns)   --->   "%mean_addr_2 = getelementptr i32 %mean, i64, i64 %zext_ln263" [kernel.cpp:263]   --->   Operation 240 'getelementptr' 'mean_addr_2' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_52 : Operation 241 [2/2] (0.59ns)   --->   "%mean_load_1 = load i4 %mean_addr_2" [kernel.cpp:263]   --->   Operation 241 'load' 'mean_load_1' <Predicate = (!icmp_ln263)> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_52 : Operation 242 [1/2] (1.82ns)   --->   "%v171_mid2 = fptrunc i64 %v171_mid2_v" [kernel.cpp:263]   --->   Operation 242 'fptrunc' 'v171_mid2' <Predicate = (!icmp_ln263)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 115 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln267_1 = zext i10 %select_ln263" [kernel.cpp:267]   --->   Operation 243 'zext' 'zext_ln267_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_52 : Operation 244 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln267 = add i14 %zext_ln267_1, i14 %sub_ln267" [kernel.cpp:267]   --->   Operation 244 'add' 'add_ln267' <Predicate = (!icmp_ln263)> <Delay = 0.71> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln267_2 = zext i14 %add_ln267" [kernel.cpp:267]   --->   Operation 245 'zext' 'zext_ln267_2' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_52 : Operation 246 [1/1] (0.00ns)   --->   "%v137_addr_1 = getelementptr i32 %v137, i64, i64 %zext_ln267_2" [kernel.cpp:267]   --->   Operation 246 'getelementptr' 'v137_addr_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_52 : Operation 247 [2/2] (1.15ns)   --->   "%v166 = load i14 %v137_addr_1" [kernel.cpp:267]   --->   Operation 247 'load' 'v166' <Predicate = (!icmp_ln263)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_52 : Operation 248 [1/1] (0.63ns)   --->   "%switch_ln158 = switch i4 %select_ln263_2, void %branch11, i4, void %branch0, i4, void %branch1, i4, void %branch2, i4, void %branch3, i4, void %branch4, i4, void %branch5, i4, void %branch6, i4, void %branch7, i4, void %branch8, i4, void %branch9, i4, void %branch10"   --->   Operation 248 'switch' 'switch_ln158' <Predicate = (!icmp_ln263)> <Delay = 0.63>

State 53 <SV = 19> <Delay = 2.29>
ST_53 : Operation 249 [1/2] (0.59ns)   --->   "%mean_load_1 = load i4 %mean_addr_2" [kernel.cpp:263]   --->   Operation 249 'load' 'mean_load_1' <Predicate = (!icmp_ln263)> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_53 : Operation 250 [1/2] (1.15ns)   --->   "%v166 = load i14 %v137_addr_1" [kernel.cpp:267]   --->   Operation 250 'load' 'v166' <Predicate = (!icmp_ln263)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_53 : Operation 251 [12/12] (2.29ns)   --->   "%v172 = fsqrt i32 @llvm.sqrt.f32, i32 %v171_mid2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 251 'fsqrt' 'v172' <Predicate = (!icmp_ln263)> <Delay = 2.29> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 20> <Delay = 2.34>
ST_54 : Operation 252 [7/7] (2.34ns)   --->   "%v168 = fsub i32 %v166, i32 %mean_load_1" [kernel.cpp:269]   --->   Operation 252 'fsub' 'v168' <Predicate = (!icmp_ln263)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 253 [11/12] (2.29ns)   --->   "%v172 = fsqrt i32 @llvm.sqrt.f32, i32 %v171_mid2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 253 'fsqrt' 'v172' <Predicate = (!icmp_ln263)> <Delay = 2.29> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 21> <Delay = 2.34>
ST_55 : Operation 254 [6/7] (2.34ns)   --->   "%v168 = fsub i32 %v166, i32 %mean_load_1" [kernel.cpp:269]   --->   Operation 254 'fsub' 'v168' <Predicate = (!icmp_ln263)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 255 [10/12] (2.29ns)   --->   "%v172 = fsqrt i32 @llvm.sqrt.f32, i32 %v171_mid2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 255 'fsqrt' 'v172' <Predicate = (!icmp_ln263)> <Delay = 2.29> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 22> <Delay = 2.34>
ST_56 : Operation 256 [5/7] (2.34ns)   --->   "%v168 = fsub i32 %v166, i32 %mean_load_1" [kernel.cpp:269]   --->   Operation 256 'fsub' 'v168' <Predicate = (!icmp_ln263)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 257 [9/12] (2.29ns)   --->   "%v172 = fsqrt i32 @llvm.sqrt.f32, i32 %v171_mid2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 257 'fsqrt' 'v172' <Predicate = (!icmp_ln263)> <Delay = 2.29> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 23> <Delay = 2.34>
ST_57 : Operation 258 [4/7] (2.34ns)   --->   "%v168 = fsub i32 %v166, i32 %mean_load_1" [kernel.cpp:269]   --->   Operation 258 'fsub' 'v168' <Predicate = (!icmp_ln263)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 259 [8/12] (2.29ns)   --->   "%v172 = fsqrt i32 @llvm.sqrt.f32, i32 %v171_mid2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 259 'fsqrt' 'v172' <Predicate = (!icmp_ln263)> <Delay = 2.29> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 24> <Delay = 2.34>
ST_58 : Operation 260 [3/7] (2.34ns)   --->   "%v168 = fsub i32 %v166, i32 %mean_load_1" [kernel.cpp:269]   --->   Operation 260 'fsub' 'v168' <Predicate = (!icmp_ln263)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 261 [7/12] (2.29ns)   --->   "%v172 = fsqrt i32 @llvm.sqrt.f32, i32 %v171_mid2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 261 'fsqrt' 'v172' <Predicate = (!icmp_ln263)> <Delay = 2.29> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 25> <Delay = 2.34>
ST_59 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln264 = zext i10 %select_ln263" [kernel.cpp:264]   --->   Operation 262 'zext' 'zext_ln264' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_59 : Operation 263 [1/1] (0.00ns)   --->   "%v138_addr = getelementptr i32 %v138, i64, i64 %zext_ln264" [kernel.cpp:266]   --->   Operation 263 'getelementptr' 'v138_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_59 : Operation 264 [2/2] (1.15ns)   --->   "%v165 = load i10 %v138_addr" [kernel.cpp:266]   --->   Operation 264 'load' 'v165' <Predicate = (!icmp_ln263)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_59 : Operation 265 [2/7] (2.34ns)   --->   "%v168 = fsub i32 %v166, i32 %mean_load_1" [kernel.cpp:269]   --->   Operation 265 'fsub' 'v168' <Predicate = (!icmp_ln263)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 266 [6/12] (2.29ns)   --->   "%v172 = fsqrt i32 @llvm.sqrt.f32, i32 %v171_mid2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 266 'fsqrt' 'v172' <Predicate = (!icmp_ln263)> <Delay = 2.29> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 26> <Delay = 2.34>
ST_60 : Operation 267 [1/2] (1.15ns)   --->   "%v165 = load i10 %v138_addr" [kernel.cpp:266]   --->   Operation 267 'load' 'v165' <Predicate = (!icmp_ln263)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_60 : Operation 268 [1/7] (2.34ns)   --->   "%v168 = fsub i32 %v166, i32 %mean_load_1" [kernel.cpp:269]   --->   Operation 268 'fsub' 'v168' <Predicate = (!icmp_ln263)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 269 [5/12] (2.29ns)   --->   "%v172 = fsqrt i32 @llvm.sqrt.f32, i32 %v171_mid2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 269 'fsqrt' 'v172' <Predicate = (!icmp_ln263)> <Delay = 2.29> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 27> <Delay = 2.32>
ST_61 : Operation 270 [4/4] (2.32ns)   --->   "%v169 = fmul i32 %v165, i32 %v168" [kernel.cpp:270]   --->   Operation 270 'fmul' 'v169' <Predicate = (!icmp_ln263)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 271 [4/12] (2.29ns)   --->   "%v172 = fsqrt i32 @llvm.sqrt.f32, i32 %v171_mid2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 271 'fsqrt' 'v172' <Predicate = (!icmp_ln263)> <Delay = 2.29> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 28> <Delay = 2.32>
ST_62 : Operation 272 [3/4] (2.32ns)   --->   "%v169 = fmul i32 %v165, i32 %v168" [kernel.cpp:270]   --->   Operation 272 'fmul' 'v169' <Predicate = (!icmp_ln263)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 273 [3/12] (2.29ns)   --->   "%v172 = fsqrt i32 @llvm.sqrt.f32, i32 %v171_mid2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 273 'fsqrt' 'v172' <Predicate = (!icmp_ln263)> <Delay = 2.29> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 29> <Delay = 2.32>
ST_63 : Operation 274 [2/4] (2.32ns)   --->   "%v169 = fmul i32 %v165, i32 %v168" [kernel.cpp:270]   --->   Operation 274 'fmul' 'v169' <Predicate = (!icmp_ln263)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 275 [2/12] (2.29ns)   --->   "%v172 = fsqrt i32 @llvm.sqrt.f32, i32 %v171_mid2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 275 'fsqrt' 'v172' <Predicate = (!icmp_ln263)> <Delay = 2.29> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 30> <Delay = 2.32>
ST_64 : Operation 276 [1/4] (2.32ns)   --->   "%v169 = fmul i32 %v165, i32 %v168" [kernel.cpp:270]   --->   Operation 276 'fmul' 'v169' <Predicate = (!icmp_ln263)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 277 [1/12] (2.29ns)   --->   "%v172 = fsqrt i32 @llvm.sqrt.f32, i32 %v171_mid2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 277 'fsqrt' 'v172' <Predicate = (!icmp_ln263)> <Delay = 2.29> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 31> <Delay = 2.32>
ST_65 : Operation 278 [12/12] (2.32ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172" [kernel.cpp:274]   --->   Operation 278 'fdiv' 'v173' <Predicate = (!icmp_ln263)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 32> <Delay = 2.32>
ST_66 : Operation 279 [11/12] (2.32ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172" [kernel.cpp:274]   --->   Operation 279 'fdiv' 'v173' <Predicate = (!icmp_ln263)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 33> <Delay = 2.32>
ST_67 : Operation 280 [10/12] (2.32ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172" [kernel.cpp:274]   --->   Operation 280 'fdiv' 'v173' <Predicate = (!icmp_ln263)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 34> <Delay = 2.32>
ST_68 : Operation 281 [9/12] (2.32ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172" [kernel.cpp:274]   --->   Operation 281 'fdiv' 'v173' <Predicate = (!icmp_ln263)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 35> <Delay = 2.32>
ST_69 : Operation 282 [8/12] (2.32ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172" [kernel.cpp:274]   --->   Operation 282 'fdiv' 'v173' <Predicate = (!icmp_ln263)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 36> <Delay = 2.32>
ST_70 : Operation 283 [7/12] (2.32ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172" [kernel.cpp:274]   --->   Operation 283 'fdiv' 'v173' <Predicate = (!icmp_ln263)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 37> <Delay = 2.32>
ST_71 : Operation 284 [6/12] (2.32ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172" [kernel.cpp:274]   --->   Operation 284 'fdiv' 'v173' <Predicate = (!icmp_ln263)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 38> <Delay = 2.32>
ST_72 : Operation 285 [5/12] (2.32ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172" [kernel.cpp:274]   --->   Operation 285 'fdiv' 'v173' <Predicate = (!icmp_ln263)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 39> <Delay = 2.32>
ST_73 : Operation 286 [4/12] (2.32ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172" [kernel.cpp:274]   --->   Operation 286 'fdiv' 'v173' <Predicate = (!icmp_ln263)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 40> <Delay = 2.32>
ST_74 : Operation 287 [3/12] (2.32ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172" [kernel.cpp:274]   --->   Operation 287 'fdiv' 'v173' <Predicate = (!icmp_ln263)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 41> <Delay = 2.32>
ST_75 : Operation 288 [2/12] (2.32ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172" [kernel.cpp:274]   --->   Operation 288 'fdiv' 'v173' <Predicate = (!icmp_ln263)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 289 [1/1] (0.00ns)   --->   "%v139_addr = getelementptr i32 %v139, i64, i64 %zext_ln264" [kernel.cpp:275]   --->   Operation 289 'getelementptr' 'v139_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_75 : Operation 290 [2/2] (1.15ns)   --->   "%v174 = load i10 %v139_addr" [kernel.cpp:275]   --->   Operation 290 'load' 'v174' <Predicate = (!icmp_ln263)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 76 <SV = 42> <Delay = 2.32>
ST_76 : Operation 291 [1/12] (2.32ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172" [kernel.cpp:274]   --->   Operation 291 'fdiv' 'v173' <Predicate = (!icmp_ln263)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 292 [1/2] (1.15ns)   --->   "%v174 = load i10 %v139_addr" [kernel.cpp:275]   --->   Operation 292 'load' 'v174' <Predicate = (!icmp_ln263)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 77 <SV = 43> <Delay = 2.34>
ST_77 : Operation 293 [7/7] (2.34ns)   --->   "%v175 = fadd i32 %v173, i32 %v174" [kernel.cpp:276]   --->   Operation 293 'fadd' 'v175' <Predicate = (!icmp_ln263)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 44> <Delay = 2.34>
ST_78 : Operation 294 [6/7] (2.34ns)   --->   "%v175 = fadd i32 %v173, i32 %v174" [kernel.cpp:276]   --->   Operation 294 'fadd' 'v175' <Predicate = (!icmp_ln263)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 45> <Delay = 2.34>
ST_79 : Operation 295 [5/7] (2.34ns)   --->   "%v175 = fadd i32 %v173, i32 %v174" [kernel.cpp:276]   --->   Operation 295 'fadd' 'v175' <Predicate = (!icmp_ln263)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 46> <Delay = 2.34>
ST_80 : Operation 296 [4/7] (2.34ns)   --->   "%v175 = fadd i32 %v173, i32 %v174" [kernel.cpp:276]   --->   Operation 296 'fadd' 'v175' <Predicate = (!icmp_ln263)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 47> <Delay = 2.34>
ST_81 : Operation 297 [3/7] (2.34ns)   --->   "%v175 = fadd i32 %v173, i32 %v174" [kernel.cpp:276]   --->   Operation 297 'fadd' 'v175' <Predicate = (!icmp_ln263)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 48> <Delay = 2.34>
ST_82 : Operation 298 [2/7] (2.34ns)   --->   "%v175 = fadd i32 %v173, i32 %v174" [kernel.cpp:276]   --->   Operation 298 'fadd' 'v175' <Predicate = (!icmp_ln263)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 49> <Delay = 2.34>
ST_83 : Operation 299 [1/7] (2.34ns)   --->   "%v175 = fadd i32 %v173, i32 %v174" [kernel.cpp:276]   --->   Operation 299 'fadd' 'v175' <Predicate = (!icmp_ln263)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 50> <Delay = 1.54>
ST_84 : Operation 300 [2/2] (1.54ns)   --->   "%d_assign = fpext i32 %v175"   --->   Operation 300 'fpext' 'd_assign' <Predicate = (!icmp_ln263)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 51> <Delay = 1.54>
ST_85 : Operation 301 [1/2] (1.54ns)   --->   "%d_assign = fpext i32 %v175"   --->   Operation 301 'fpext' 'd_assign' <Predicate = (!icmp_ln263)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 302 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i64 %d_assign"   --->   Operation 302 'bitcast' 'p_Val2_s' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_85 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln511 = trunc i64 %p_Val2_s"   --->   Operation 303 'trunc' 'trunc_ln511' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_85 : Operation 304 [1/1] (0.00ns)   --->   "%p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32"   --->   Operation 304 'bitselect' 'p_Result_52' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_85 : Operation 305 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_s, i32, i32"   --->   Operation 305 'partselect' 'p_Result_s' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_85 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln519 = trunc i64 %p_Val2_s"   --->   Operation 306 'trunc' 'trunc_ln519' <Predicate = (!icmp_ln263)> <Delay = 0.00>

State 86 <SV = 52> <Delay = 2.08>
ST_86 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln409 = zext i11 %p_Result_s"   --->   Operation 307 'zext' 'zext_ln409' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_86 : Operation 308 [1/1] (0.00ns)   --->   "%p_Result_51 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519"   --->   Operation 308 'bitconcatenate' 'p_Result_51' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_86 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln523 = zext i53 %p_Result_51"   --->   Operation 309 'zext' 'zext_ln523' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_86 : Operation 310 [1/1] (0.74ns)   --->   "%sub_ln409 = sub i54, i54 %zext_ln523"   --->   Operation 310 'sub' 'sub_ln409' <Predicate = (!icmp_ln263 & p_Result_52)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 311 [1/1] (0.26ns)   --->   "%select_ln524 = select i1 %p_Result_52, i54 %sub_ln409, i54 %zext_ln523"   --->   Operation 311 'select' 'select_ln524' <Predicate = (!icmp_ln263)> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 312 [1/1] (1.05ns)   --->   "%icmp_ln525 = icmp_eq  i63 %trunc_ln511, i63"   --->   Operation 312 'icmp' 'icmp_ln525' <Predicate = (!icmp_ln263)> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 313 [1/1] (0.52ns)   --->   "%F2 = sub i12, i12 %zext_ln409"   --->   Operation 313 'sub' 'F2' <Predicate = (!icmp_ln263)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 314 [1/1] (0.62ns)   --->   "%icmp_ln535 = icmp_sgt  i12 %F2, i12"   --->   Operation 314 'icmp' 'icmp_ln535' <Predicate = (!icmp_ln263)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 315 [1/1] (0.52ns)   --->   "%add_ln535 = add i12, i12 %F2"   --->   Operation 315 'add' 'add_ln535' <Predicate = (!icmp_ln263)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 316 [1/1] (0.52ns)   --->   "%sub_ln535 = sub i12, i12 %F2"   --->   Operation 316 'sub' 'sub_ln535' <Predicate = (!icmp_ln263)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 317 [1/1] (0.29ns)   --->   "%sh_amt = select i1 %icmp_ln535, i12 %add_ln535, i12 %sub_ln535"   --->   Operation 317 'select' 'sh_amt' <Predicate = (!icmp_ln263)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 318 [1/1] (0.62ns)   --->   "%icmp_ln536 = icmp_eq  i12 %F2, i12"   --->   Operation 318 'icmp' 'icmp_ln536' <Predicate = (!icmp_ln263)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln537 = trunc i54 %select_ln524"   --->   Operation 319 'trunc' 'trunc_ln537' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_86 : Operation 320 [1/1] (0.62ns)   --->   "%icmp_ln539 = icmp_ult  i12 %sh_amt, i12"   --->   Operation 320 'icmp' 'icmp_ln539' <Predicate = (!icmp_ln263)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%xor_ln525 = xor i1 %icmp_ln525, i1"   --->   Operation 321 'xor' 'xor_ln525' <Predicate = (!icmp_ln263)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%and_ln536 = and i1 %icmp_ln536, i1 %xor_ln525"   --->   Operation 322 'and' 'and_ln536' <Predicate = (!icmp_ln263)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 323 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln536 = select i1 %and_ln536, i24 %trunc_ln537, i24"   --->   Operation 323 'select' 'select_ln536' <Predicate = (!icmp_ln263)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 324 [1/1] (0.12ns)   --->   "%or_ln536 = or i1 %icmp_ln525, i1 %icmp_ln536"   --->   Operation 324 'or' 'or_ln536' <Predicate = (!icmp_ln263)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln535)   --->   "%xor_ln536 = xor i1 %or_ln536, i1"   --->   Operation 325 'xor' 'xor_ln536' <Predicate = (!icmp_ln263)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 326 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535 = and i1 %icmp_ln535, i1 %xor_ln536"   --->   Operation 326 'and' 'and_ln535' <Predicate = (!icmp_ln263)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 53> <Delay = 2.41>
ST_87 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%sext_ln535 = sext i12 %sh_amt"   --->   Operation 327 'sext' 'sext_ln535' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.00>
ST_87 : Operation 328 [1/1] (0.62ns)   --->   "%icmp_ln557 = icmp_ult  i12 %sh_amt, i12"   --->   Operation 328 'icmp' 'icmp_ln557' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln539)   --->   "%trunc_ln540 = trunc i12 %sh_amt"   --->   Operation 329 'trunc' 'trunc_ln540' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.00>
ST_87 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln539)   --->   "%zext_ln540 = zext i6 %trunc_ln540"   --->   Operation 330 'zext' 'zext_ln540' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.00>
ST_87 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln539)   --->   "%ashr_ln540 = ashr i54 %select_ln524, i54 %zext_ln540"   --->   Operation 331 'ashr' 'ashr_ln540' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln539)   --->   "%trunc_ln540_2 = trunc i54 %ashr_ln540"   --->   Operation 332 'trunc' 'trunc_ln540_2' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.00>
ST_87 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_1)   --->   "%bitcast_ln651 = bitcast i32 %v175"   --->   Operation 333 'bitcast' 'bitcast_ln651' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.00>
ST_87 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_1)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln651, i32"   --->   Operation 334 'bitselect' 'tmp_26' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.00>
ST_87 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_1)   --->   "%select_ln542 = select i1 %tmp_26, i24, i24"   --->   Operation 335 'select' 'select_ln542' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%sext_ln535cast = trunc i32 %sext_ln535"   --->   Operation 336 'trunc' 'sext_ln535cast' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.00>
ST_87 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%shl_ln558 = shl i24 %trunc_ln537, i24 %sext_ln535cast"   --->   Operation 337 'shl' 'shl_ln558' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln539)   --->   "%and_ln539 = and i1 %and_ln535, i1 %icmp_ln539"   --->   Operation 338 'and' 'and_ln539' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 339 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln539 = select i1 %and_ln539, i24 %trunc_ln540_2, i24 %select_ln536"   --->   Operation 339 'select' 'select_ln539' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_1)   --->   "%xor_ln539 = xor i1 %icmp_ln539, i1"   --->   Operation 340 'xor' 'xor_ln539' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_1)   --->   "%and_ln539_1 = and i1 %and_ln535, i1 %xor_ln539"   --->   Operation 341 'and' 'and_ln539_1' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 342 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_1 = select i1 %and_ln539_1, i24 %select_ln542, i24 %select_ln539"   --->   Operation 342 'select' 'select_ln539_1' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%or_ln535 = or i1 %or_ln536, i1 %icmp_ln535"   --->   Operation 343 'or' 'or_ln535' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%xor_ln535 = xor i1 %or_ln535, i1"   --->   Operation 344 'xor' 'xor_ln535' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%and_ln557 = and i1 %icmp_ln557, i1 %xor_ln535"   --->   Operation 345 'and' 'and_ln557' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 346 [1/1] (0.92ns) (out node of the LUT)   --->   "%select_ln557 = select i1 %and_ln557, i24 %shl_ln558, i24 %select_ln539_1"   --->   Operation 346 'select' 'select_ln557' <Predicate = (!icmp_ln263 & !icmp_ln525)> <Delay = 0.92> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 88 <SV = 54> <Delay = 1.52>
ST_88 : Operation 347 [1/1] (0.00ns)   --->   "%specloopname_ln263 = specloopname void @_ssdm_op_SpecLoopName, void @l_norm_i9_l_j7_str" [kernel.cpp:263]   --->   Operation 347 'specloopname' 'specloopname_ln263' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_88 : Operation 348 [1/1] (0.00ns)   --->   "%empty_1890 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 348 'speclooptripcount' 'empty_1890' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_88 : Operation 349 [1/1] (0.00ns)   --->   "%specpipeline_ln264 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:264]   --->   Operation 349 'specpipeline' 'specpipeline_ln264' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_88 : Operation 350 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln525 = select i1 %icmp_ln525, i24, i24 %select_ln557"   --->   Operation 350 'select' 'select_ln525' <Predicate = (!icmp_ln263)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 351 [1/1] (0.00ns)   --->   "%v140_V_addr = getelementptr i24 %v140_V, i64, i64 %zext_ln264"   --->   Operation 351 'getelementptr' 'v140_V_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_88 : Operation 352 [1/1] (0.00ns)   --->   "%v140_1_V_addr = getelementptr i24 %v140_1_V, i64, i64 %zext_ln264"   --->   Operation 352 'getelementptr' 'v140_1_V_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_88 : Operation 353 [1/1] (0.00ns)   --->   "%v140_2_V_addr = getelementptr i24 %v140_2_V, i64, i64 %zext_ln264"   --->   Operation 353 'getelementptr' 'v140_2_V_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_88 : Operation 354 [1/1] (0.00ns)   --->   "%v140_3_V_addr = getelementptr i24 %v140_3_V, i64, i64 %zext_ln264"   --->   Operation 354 'getelementptr' 'v140_3_V_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_88 : Operation 355 [1/1] (0.00ns)   --->   "%v140_4_V_addr = getelementptr i24 %v140_4_V, i64, i64 %zext_ln264"   --->   Operation 355 'getelementptr' 'v140_4_V_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_88 : Operation 356 [1/1] (0.00ns)   --->   "%v140_5_V_addr = getelementptr i24 %v140_5_V, i64, i64 %zext_ln264"   --->   Operation 356 'getelementptr' 'v140_5_V_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_88 : Operation 357 [1/1] (0.00ns)   --->   "%v140_6_V_addr = getelementptr i24 %v140_6_V, i64, i64 %zext_ln264"   --->   Operation 357 'getelementptr' 'v140_6_V_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_88 : Operation 358 [1/1] (0.00ns)   --->   "%v140_7_V_addr = getelementptr i24 %v140_7_V, i64, i64 %zext_ln264"   --->   Operation 358 'getelementptr' 'v140_7_V_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_88 : Operation 359 [1/1] (0.00ns)   --->   "%v140_8_V_addr = getelementptr i24 %v140_8_V, i64, i64 %zext_ln264"   --->   Operation 359 'getelementptr' 'v140_8_V_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_88 : Operation 360 [1/1] (0.00ns)   --->   "%v140_9_V_addr = getelementptr i24 %v140_9_V, i64, i64 %zext_ln264"   --->   Operation 360 'getelementptr' 'v140_9_V_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_88 : Operation 361 [1/1] (0.00ns)   --->   "%v140_10_V_addr = getelementptr i24 %v140_10_V, i64, i64 %zext_ln264"   --->   Operation 361 'getelementptr' 'v140_10_V_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_88 : Operation 362 [1/1] (0.00ns)   --->   "%v140_11_V_addr = getelementptr i24 %v140_11_V, i64, i64 %zext_ln264"   --->   Operation 362 'getelementptr' 'v140_11_V_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_88 : Operation 363 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln525, i10 %v140_10_V_addr"   --->   Operation 363 'store' 'store_ln158' <Predicate = (select_ln263_2 == 10)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_88 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit23"   --->   Operation 364 'br' 'br_ln158' <Predicate = (select_ln263_2 == 10)> <Delay = 0.00>
ST_88 : Operation 365 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln525, i10 %v140_9_V_addr"   --->   Operation 365 'store' 'store_ln158' <Predicate = (select_ln263_2 == 9)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_88 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit23"   --->   Operation 366 'br' 'br_ln158' <Predicate = (select_ln263_2 == 9)> <Delay = 0.00>
ST_88 : Operation 367 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln525, i10 %v140_8_V_addr"   --->   Operation 367 'store' 'store_ln158' <Predicate = (select_ln263_2 == 8)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_88 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit23"   --->   Operation 368 'br' 'br_ln158' <Predicate = (select_ln263_2 == 8)> <Delay = 0.00>
ST_88 : Operation 369 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln525, i10 %v140_7_V_addr"   --->   Operation 369 'store' 'store_ln158' <Predicate = (select_ln263_2 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_88 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit23"   --->   Operation 370 'br' 'br_ln158' <Predicate = (select_ln263_2 == 7)> <Delay = 0.00>
ST_88 : Operation 371 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln525, i10 %v140_6_V_addr"   --->   Operation 371 'store' 'store_ln158' <Predicate = (select_ln263_2 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_88 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit23"   --->   Operation 372 'br' 'br_ln158' <Predicate = (select_ln263_2 == 6)> <Delay = 0.00>
ST_88 : Operation 373 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln525, i10 %v140_5_V_addr"   --->   Operation 373 'store' 'store_ln158' <Predicate = (select_ln263_2 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_88 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit23"   --->   Operation 374 'br' 'br_ln158' <Predicate = (select_ln263_2 == 5)> <Delay = 0.00>
ST_88 : Operation 375 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln525, i10 %v140_4_V_addr"   --->   Operation 375 'store' 'store_ln158' <Predicate = (select_ln263_2 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_88 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit23"   --->   Operation 376 'br' 'br_ln158' <Predicate = (select_ln263_2 == 4)> <Delay = 0.00>
ST_88 : Operation 377 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln525, i10 %v140_3_V_addr"   --->   Operation 377 'store' 'store_ln158' <Predicate = (select_ln263_2 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_88 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit23"   --->   Operation 378 'br' 'br_ln158' <Predicate = (select_ln263_2 == 3)> <Delay = 0.00>
ST_88 : Operation 379 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln525, i10 %v140_2_V_addr"   --->   Operation 379 'store' 'store_ln158' <Predicate = (select_ln263_2 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_88 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit23"   --->   Operation 380 'br' 'br_ln158' <Predicate = (select_ln263_2 == 2)> <Delay = 0.00>
ST_88 : Operation 381 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln525, i10 %v140_1_V_addr"   --->   Operation 381 'store' 'store_ln158' <Predicate = (select_ln263_2 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_88 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit23"   --->   Operation 382 'br' 'br_ln158' <Predicate = (select_ln263_2 == 1)> <Delay = 0.00>
ST_88 : Operation 383 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln525, i10 %v140_V_addr"   --->   Operation 383 'store' 'store_ln158' <Predicate = (select_ln263_2 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_88 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit23"   --->   Operation 384 'br' 'br_ln158' <Predicate = (select_ln263_2 == 0)> <Delay = 0.00>
ST_88 : Operation 385 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln525, i10 %v140_11_V_addr"   --->   Operation 385 'store' 'store_ln158' <Predicate = (select_ln263_2 == 15) | (select_ln263_2 == 14) | (select_ln263_2 == 13) | (select_ln263_2 == 12) | (select_ln263_2 == 11)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_88 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit23"   --->   Operation 386 'br' 'br_ln158' <Predicate = (select_ln263_2 == 15) | (select_ln263_2 == 14) | (select_ln263_2 == 13) | (select_ln263_2 == 12) | (select_ln263_2 == 11)> <Delay = 0.00>

State 89 <SV = 7> <Delay = 0.00>
ST_89 : Operation 387 [1/1] (0.00ns)   --->   "%ret_ln281 = ret" [kernel.cpp:281]   --->   Operation 387 'ret' 'ret_ln281' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v142', kernel.cpp:230) with incoming values : ('add_ln230', kernel.cpp:230) [21]  (0.603 ns)

 <State 2>: 0.656ns
The critical path consists of the following:
	'phi' operation ('v142', kernel.cpp:230) with incoming values : ('add_ln230', kernel.cpp:230) [21]  (0 ns)
	'icmp' operation ('icmp_ln230', kernel.cpp:230) [23]  (0.656 ns)

 <State 3>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v144', kernel.cpp:234) with incoming values : ('add_ln234', kernel.cpp:234) [35]  (0.603 ns)

 <State 4>: 0.656ns
The critical path consists of the following:
	'phi' operation ('v144', kernel.cpp:234) with incoming values : ('add_ln234', kernel.cpp:234) [35]  (0 ns)
	'icmp' operation ('icmp_ln234', kernel.cpp:234) [37]  (0.656 ns)

 <State 5>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i8', kernel.cpp:238) with incoming values : ('add_ln238', kernel.cpp:238) [49]  (0.603 ns)

 <State 6>: 0.656ns
The critical path consists of the following:
	'phi' operation ('i8', kernel.cpp:238) with incoming values : ('add_ln238', kernel.cpp:238) [49]  (0 ns)
	'icmp' operation ('icmp_ln238', kernel.cpp:238) [51]  (0.656 ns)

 <State 7>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j6', kernel.cpp:254) with incoming values : ('add_ln239', kernel.cpp:239) [68]  (0.603 ns)

 <State 8>: 1.71ns
The critical path consists of the following:
	'phi' operation ('j6', kernel.cpp:254) with incoming values : ('add_ln239', kernel.cpp:239) [68]  (0 ns)
	'add' operation ('add_ln241', kernel.cpp:241) [79]  (0.555 ns)
	'getelementptr' operation ('v137_addr', kernel.cpp:241) [81]  (0 ns)
	'load' operation ('v148', kernel.cpp:241) on array 'v137' [82]  (1.16 ns)

 <State 9>: 1.16ns
The critical path consists of the following:
	'load' operation ('v148', kernel.cpp:241) on array 'v137' [82]  (1.16 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v152', kernel.cpp:246) [84]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v152', kernel.cpp:246) [84]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v152', kernel.cpp:246) [84]  (2.32 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v152', kernel.cpp:246) [84]  (2.32 ns)

 <State 14>: 2.08ns
The critical path consists of the following:
	'fadd' operation ('v150', kernel.cpp:243) [83]  (2.08 ns)

 <State 15>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:252) [89]  (2.33 ns)

 <State 16>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:252) [89]  (2.33 ns)

 <State 17>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:252) [89]  (2.33 ns)

 <State 18>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:252) [89]  (2.33 ns)

 <State 19>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:252) [89]  (2.33 ns)

 <State 20>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:252) [89]  (2.33 ns)

 <State 21>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:252) [89]  (2.33 ns)

 <State 22>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:252) [89]  (2.33 ns)

 <State 23>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:252) [89]  (2.33 ns)

 <State 24>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:252) [89]  (2.33 ns)

 <State 25>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:252) [89]  (2.33 ns)

 <State 26>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:252) [89]  (2.33 ns)

 <State 27>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v158', kernel.cpp:255) [91]  (2.33 ns)

 <State 28>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v158', kernel.cpp:255) [91]  (2.33 ns)

 <State 29>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v158', kernel.cpp:255) [91]  (2.33 ns)

 <State 30>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v158', kernel.cpp:255) [91]  (2.33 ns)

 <State 31>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('v162', kernel.cpp:260) [94]  (2.34 ns)

 <State 32>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('v162', kernel.cpp:260) [94]  (2.34 ns)

 <State 33>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('v162', kernel.cpp:260) [94]  (2.34 ns)

 <State 34>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('v162', kernel.cpp:260) [94]  (2.34 ns)

 <State 35>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('v162', kernel.cpp:260) [94]  (2.34 ns)

 <State 36>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('v162', kernel.cpp:260) [94]  (2.34 ns)

 <State 37>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('v162', kernel.cpp:260) [94]  (2.34 ns)

 <State 38>: 0.594ns
The critical path consists of the following:
	'store' operation ('store_ln261', kernel.cpp:261) of variable 'v162', kernel.cpp:260 on array 'var', kernel.cpp:237 [95]  (0.594 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 1.55ns
The critical path consists of the following:
	'phi' operation ('j7', kernel.cpp:264) with incoming values : ('add_ln264', kernel.cpp:264) [106]  (0 ns)
	'icmp' operation ('icmp_ln264', kernel.cpp:264) [115]  (0.605 ns)
	'select' operation ('select_ln263_2', kernel.cpp:263) [117]  (0.351 ns)
	'getelementptr' operation ('var_addr_1', kernel.cpp:263) [125]  (0 ns)
	'load' operation ('var_load', kernel.cpp:263) on array 'var', kernel.cpp:237 [126]  (0.594 ns)

 <State 41>: 2.13ns
The critical path consists of the following:
	'load' operation ('var_load', kernel.cpp:263) on array 'var', kernel.cpp:237 [126]  (0.594 ns)
	'fpext' operation ('v171_mid2_v_v', kernel.cpp:263) [127]  (1.54 ns)

 <State 42>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('v171_mid2_v_v', kernel.cpp:263) [127]  (1.54 ns)

 <State 43>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('v171_mid2_v', kernel.cpp:263) [128]  (1.91 ns)

 <State 44>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('v171_mid2_v', kernel.cpp:263) [128]  (1.91 ns)

 <State 45>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('v171_mid2_v', kernel.cpp:263) [128]  (1.91 ns)

 <State 46>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('v171_mid2_v', kernel.cpp:263) [128]  (1.91 ns)

 <State 47>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('v171_mid2_v', kernel.cpp:263) [128]  (1.91 ns)

 <State 48>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('v171_mid2_v', kernel.cpp:263) [128]  (1.91 ns)

 <State 49>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('v171_mid2_v', kernel.cpp:263) [128]  (1.91 ns)

 <State 50>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('v171_mid2_v', kernel.cpp:263) [128]  (1.91 ns)

 <State 51>: 1.82ns
The critical path consists of the following:
	'fptrunc' operation ('v171_mid2', kernel.cpp:263) [129]  (1.82 ns)

 <State 52>: 1.87ns
The critical path consists of the following:
	'sub' operation ('sub_ln267', kernel.cpp:267) [122]  (0 ns)
	'add' operation ('add_ln267', kernel.cpp:267) [133]  (0.716 ns)
	'getelementptr' operation ('v137_addr_1', kernel.cpp:267) [135]  (0 ns)
	'load' operation ('v166', kernel.cpp:267) on array 'v137' [138]  (1.16 ns)

 <State 53>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('v172', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [141]  (2.3 ns)

 <State 54>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('v168', kernel.cpp:269) [139]  (2.34 ns)

 <State 55>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('v168', kernel.cpp:269) [139]  (2.34 ns)

 <State 56>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('v168', kernel.cpp:269) [139]  (2.34 ns)

 <State 57>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('v168', kernel.cpp:269) [139]  (2.34 ns)

 <State 58>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('v168', kernel.cpp:269) [139]  (2.34 ns)

 <State 59>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('v168', kernel.cpp:269) [139]  (2.34 ns)

 <State 60>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('v168', kernel.cpp:269) [139]  (2.34 ns)

 <State 61>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v169', kernel.cpp:270) [140]  (2.32 ns)

 <State 62>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v169', kernel.cpp:270) [140]  (2.32 ns)

 <State 63>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v169', kernel.cpp:270) [140]  (2.32 ns)

 <State 64>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v169', kernel.cpp:270) [140]  (2.32 ns)

 <State 65>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:274) [142]  (2.33 ns)

 <State 66>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:274) [142]  (2.33 ns)

 <State 67>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:274) [142]  (2.33 ns)

 <State 68>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:274) [142]  (2.33 ns)

 <State 69>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:274) [142]  (2.33 ns)

 <State 70>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:274) [142]  (2.33 ns)

 <State 71>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:274) [142]  (2.33 ns)

 <State 72>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:274) [142]  (2.33 ns)

 <State 73>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:274) [142]  (2.33 ns)

 <State 74>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:274) [142]  (2.33 ns)

 <State 75>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:274) [142]  (2.33 ns)

 <State 76>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:274) [142]  (2.33 ns)

 <State 77>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:276) [145]  (2.34 ns)

 <State 78>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:276) [145]  (2.34 ns)

 <State 79>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:276) [145]  (2.34 ns)

 <State 80>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:276) [145]  (2.34 ns)

 <State 81>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:276) [145]  (2.34 ns)

 <State 82>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:276) [145]  (2.34 ns)

 <State 83>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:276) [145]  (2.34 ns)

 <State 84>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [146]  (1.54 ns)

 <State 85>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [146]  (1.54 ns)

 <State 86>: 2.08ns
The critical path consists of the following:
	'sub' operation ('F2') [158]  (0.526 ns)
	'icmp' operation ('icmp_ln535') [159]  (0.629 ns)
	'select' operation ('sh_amt') [162]  (0.299 ns)
	'icmp' operation ('icmp_ln539') [166]  (0.629 ns)

 <State 87>: 2.42ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln540') [170]  (0 ns)
	'select' operation ('select_ln539') [184]  (1.13 ns)
	'select' operation ('select_ln539_1') [187]  (0.362 ns)
	'select' operation ('select_ln557') [191]  (0.928 ns)

 <State 88>: 1.52ns
The critical path consists of the following:
	'select' operation ('select_ln525') [192]  (0.362 ns)
	'store' operation ('store_ln158') of variable 'select_ln525' on array 'v140_10_V' [207]  (1.16 ns)

 <State 89>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
