{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 10:36:27 2010 " "Info: Processing started: Thu May 27 10:36:27 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp6 -c exp6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp6 -c exp6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file all_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 all_clock-behave " "Info: Found design unit 1: all_clock-behave" {  } { { "all_clock.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/all_clock.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 all_clock " "Info: Found entity 1: all_clock" {  } { { "all_clock.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/all_clock.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count60.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file count60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count60-behave " "Info: Found design unit 1: count60-behave" {  } { { "count60.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/count60.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 count60 " "Info: Found entity 1: count60" {  } { { "count60.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/count60.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count24.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file count24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count24-behave " "Info: Found design unit 1: count24-behave" {  } { { "count24.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/count24.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 count24 " "Info: Found entity 1: count24" {  } { { "count24.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/count24.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alert.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alert-behave " "Info: Found design unit 1: alert-behave" {  } { { "alert.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/alert.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 alert " "Info: Found entity 1: alert" {  } { { "alert.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/alert.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_time.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sel_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_time-behave " "Info: Found design unit 1: sel_time-behave" {  } { { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sel_time " "Info: Found entity 1: sel_time" {  } { { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deled.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file deled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deled-display " "Info: Found design unit 1: deled-display" {  } { { "deled.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/deled.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 deled " "Info: Found entity 1: deled" {  } { { "deled.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/deled.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp6.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exp6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exp6 " "Info: Found entity 1: exp6" {  } { { "exp6.bdf" "" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp6 " "Info: Elaborating entity \"exp6\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alert alert:inst4 " "Info: Elaborating entity \"alert\" for hierarchy \"alert:inst4\"" {  } { { "exp6.bdf" "inst4" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 40 496 664 168 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk_2500Hz alert.vhd(28) " "Warning (10492): VHDL Process Statement warning at alert.vhd(28): signal \"Clk_2500Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alert.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/alert.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk_1250Hz alert.vhd(32) " "Warning (10492): VHDL Process Statement warning at alert.vhd(32): signal \"Clk_1250Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alert.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/alert.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk_1250Hz alert.vhd(35) " "Warning (10492): VHDL Process Statement warning at alert.vhd(35): signal \"Clk_1250Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alert.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/alert.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk_1250Hz alert.vhd(38) " "Warning (10492): VHDL Process Statement warning at alert.vhd(38): signal \"Clk_1250Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alert.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/alert.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk_1250Hz alert.vhd(41) " "Warning (10492): VHDL Process Statement warning at alert.vhd(41): signal \"Clk_1250Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alert.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/alert.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk_1250Hz alert.vhd(44) " "Warning (10492): VHDL Process Statement warning at alert.vhd(44): signal \"Clk_1250Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alert.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/alert.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_clock all_clock:inst " "Info: Elaborating entity \"all_clock\" for hierarchy \"all_clock:inst\"" {  } { { "exp6.bdf" "inst" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 88 16 184 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count60 count60:inst2 " "Info: Elaborating entity \"count60\" for hierarchy \"count60:inst2\"" {  } { { "exp6.bdf" "inst2" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 216 272 456 344 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deled deled:inst6 " "Info: Elaborating entity \"deled\" for hierarchy \"deled:inst6\"" {  } { { "exp6.bdf" "inst6" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 320 512 648 416 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_time sel_time:inst5 " "Info: Elaborating entity \"sel_time\" for hierarchy \"sel_time:inst5\"" {  } { { "exp6.bdf" "inst5" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 176 488 680 304 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour sel_time.vhd(41) " "Warning (10492): VHDL Process Statement warning at sel_time.vhd(41): signal \"hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour sel_time.vhd(42) " "Warning (10492): VHDL Process Statement warning at sel_time.vhd(42): signal \"hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minute sel_time.vhd(44) " "Warning (10492): VHDL Process Statement warning at sel_time.vhd(44): signal \"minute\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minute sel_time.vhd(45) " "Warning (10492): VHDL Process Statement warning at sel_time.vhd(45): signal \"minute\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "second sel_time.vhd(47) " "Warning (10492): VHDL Process Statement warning at sel_time.vhd(47): signal \"second\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "second sel_time.vhd(48) " "Warning (10492): VHDL Process Statement warning at sel_time.vhd(48): signal \"second\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count24 count24:inst3 " "Info: Elaborating entity \"count24\" for hierarchy \"count24:inst3\"" {  } { { "exp6.bdf" "inst3" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 360 272 456 488 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "all_clock:inst\|Clk_Count1250Hz\[0\] all_clock:inst\|Clk_Count2500Hz\[0\] " "Info: Duplicate register \"all_clock:inst\|Clk_Count1250Hz\[0\]\" merged to single register \"all_clock:inst\|Clk_Count2500Hz\[0\]\"" {  } { { "all_clock.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/all_clock.vhd" 30 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "all_clock:inst\|Clk_Count1250Hz\[1\] all_clock:inst\|Clk_Count2500Hz\[1\] " "Info: Duplicate register \"all_clock:inst\|Clk_Count1250Hz\[1\]\" merged to single register \"all_clock:inst\|Clk_Count2500Hz\[1\]\"" {  } { { "all_clock.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/all_clock.vhd" 30 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Info: Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Info: Implemented 153 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Allocated 155 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 10:36:30 2010 " "Info: Processing ended: Thu May 27 10:36:30 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 10:36:31 2010 " "Info: Processing started: Thu May 27 10:36:31 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exp6 -c exp6 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off exp6 -c exp6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "exp6 EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"exp6\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "174 Top " "Info: Previous placement does not exist for 174 of 174 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 21 " "Warning: No exact pin location assignment(s) for 1 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_10kHz " "Info: Pin clk_10kHz not assigned to an exact location on the device" {  } { { "exp6.bdf" "" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 32 32 200 48 "clk_10kHz" "" } } } } { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_10kHz } "NODE_NAME" } } { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_10kHz } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_10kHz Global clock in PIN 29 " "Info: Automatically promoted signal \"clk_10kHz\" to use Global clock in PIN 29" {  } { { "exp6.bdf" "" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 32 32 200 48 "clk_10kHz" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "all_clock:inst\|Clk_1KHz Global clock " "Info: Automatically promoted signal \"all_clock:inst\|Clk_1KHz\" to use Global clock" {  } { { "all_clock.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/all_clock.vhd" 16 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock " "Info: Automatically promoted some destinations of signal \"reset\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "alert:inst4\|process0~134 " "Info: Destination \"alert:inst4\|process0~134\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sel_time:inst5\|BCD_OUT\[0\]~493 " "Info: Destination \"sel_time:inst5\|BCD_OUT\[0\]~493\" may be non-global or may not use global clock" {  } { { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 16 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sel_time:inst5\|BCD_OUT\[1\]~498 " "Info: Destination \"sel_time:inst5\|BCD_OUT\[1\]~498\" may be non-global or may not use global clock" {  } { { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 16 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sel_time:inst5\|Mux1~469 " "Info: Destination \"sel_time:inst5\|Mux1~469\" may be non-global or may not use global clock" {  } { { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 40 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sel_time:inst5\|Mux0~435 " "Info: Destination \"sel_time:inst5\|Mux0~435\" may be non-global or may not use global clock" {  } { { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 40 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "exp6.bdf" "" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 64 32 200 80 "reset" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "reset " "Info: Pin \"reset\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "exp6.bdf" "" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 64 32 200 80 "reset" "" } } } } { "e:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_1kHz " "Warning: Node \"clk_1kHz\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1kHz" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.953 ns register register " "Info: Estimated most critical path is register to register delay of 4.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count60:inst2\|CountOut\[1\] 1 REG LAB_X24_Y11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y11; Fanout = 6; REG Node = 'count60:inst2\|CountOut\[1\]'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { count60:inst2|CountOut[1] } "NODE_NAME" } } { "count60.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/count60.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.114 ns) 1.494 ns count60:inst2\|Equal0~39 2 COMB LAB_X25_Y14 8 " "Info: 2: + IC(1.380 ns) + CELL(0.114 ns) = 1.494 ns; Loc. = LAB_X25_Y14; Fanout = 8; COMB Node = 'count60:inst2\|Equal0~39'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { count60:inst2|CountOut[1] count60:inst2|Equal0~39 } "NODE_NAME" } } { "e:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.575 ns) 2.453 ns count60:inst2\|Add0~156COUT1 3 COMB LAB_X25_Y14 2 " "Info: 3: + IC(0.384 ns) + CELL(0.575 ns) = 2.453 ns; Loc. = LAB_X25_Y14; Fanout = 2; COMB Node = 'count60:inst2\|Add0~156COUT1'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { count60:inst2|Equal0~39 count60:inst2|Add0~156COUT1 } "NODE_NAME" } } { "e:/altera/71/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/altera/71/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.533 ns count60:inst2\|Add0~154COUT1 4 COMB LAB_X25_Y14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.533 ns; Loc. = LAB_X25_Y14; Fanout = 2; COMB Node = 'count60:inst2\|Add0~154COUT1'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { count60:inst2|Add0~156COUT1 count60:inst2|Add0~154COUT1 } "NODE_NAME" } } { "e:/altera/71/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/altera/71/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 2.791 ns count60:inst2\|Add0~150 5 COMB LAB_X25_Y14 3 " "Info: 5: + IC(0.000 ns) + CELL(0.258 ns) = 2.791 ns; Loc. = LAB_X25_Y14; Fanout = 3; COMB Node = 'count60:inst2\|Add0~150'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { count60:inst2|Add0~154COUT1 count60:inst2|Add0~150 } "NODE_NAME" } } { "e:/altera/71/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/altera/71/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 3.470 ns count60:inst2\|Add0~157 6 COMB LAB_X25_Y14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.679 ns) = 3.470 ns; Loc. = LAB_X25_Y14; Fanout = 1; COMB Node = 'count60:inst2\|Add0~157'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { count60:inst2|Add0~150 count60:inst2|Add0~157 } "NODE_NAME" } } { "e:/altera/71/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/altera/71/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.738 ns) 4.953 ns count60:inst2\|CountOut\[5\] 7 REG LAB_X25_Y13 7 " "Info: 7: + IC(0.745 ns) + CELL(0.738 ns) = 4.953 ns; Loc. = LAB_X25_Y13; Fanout = 7; REG Node = 'count60:inst2\|CountOut\[5\]'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { count60:inst2|Add0~157 count60:inst2|CountOut[5] } "NODE_NAME" } } { "count60.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/count60.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.444 ns ( 49.34 % ) " "Info: Total cell delay = 2.444 ns ( 49.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.509 ns ( 50.66 % ) " "Info: Total interconnect delay = 2.509 ns ( 50.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.953 ns" { count60:inst2|CountOut[1] count60:inst2|Equal0~39 count60:inst2|Add0~156COUT1 count60:inst2|Add0~154COUT1 count60:inst2|Add0~150 count60:inst2|Add0~157 count60:inst2|CountOut[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 1 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 1%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X12_Y11 X23_Y21 " "Info: The peak interconnect region extends from location X12_Y11 to location X23_Y21" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.fit.smsg " "Info: Generated suppressed messages file J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Allocated 183 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 10:36:34 2010 " "Info: Processing ended: Thu May 27 10:36:34 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 10:36:35 2010 " "Info: Processing started: Thu May 27 10:36:35 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exp6 -c exp6 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off exp6 -c exp6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Allocated 131 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 10:36:38 2010 " "Info: Processing ended: Thu May 27 10:36:38 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 10:36:39 2010 " "Info: Processing started: Thu May 27 10:36:39 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp6 -c exp6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp6 -c exp6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_10kHz " "Info: Assuming node \"clk_10kHz\" is an undefined clock" {  } { { "exp6.bdf" "" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 32 32 200 48 "clk_10kHz" "" } } } } { "e:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_10kHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "all_clock:inst\|Clk_1KHz " "Info: Detected ripple clock \"all_clock:inst\|Clk_1KHz\" as buffer" {  } { { "all_clock.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/all_clock.vhd" 16 -1 0 } } { "e:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "all_clock:inst\|Clk_1KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_10kHz register all_clock:inst\|Clk_Count1Hz\[2\] register all_clock:inst\|Clk_Count1Hz\[6\] 181.52 MHz 5.509 ns Internal " "Info: Clock \"clk_10kHz\" has Internal fmax of 181.52 MHz between source register \"all_clock:inst\|Clk_Count1Hz\[2\]\" and destination register \"all_clock:inst\|Clk_Count1Hz\[6\]\" (period= 5.509 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.248 ns + Longest register register " "Info: + Longest register to register delay is 5.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns all_clock:inst\|Clk_Count1Hz\[2\] 1 REG LC_X15_Y19_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y19_N5; Fanout = 4; REG Node = 'all_clock:inst\|Clk_Count1Hz\[2\]'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_clock:inst|Clk_Count1Hz[2] } "NODE_NAME" } } { "all_clock.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/all_clock.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.590 ns) 1.342 ns all_clock:inst\|LessThan0~177 2 COMB LC_X15_Y19_N2 1 " "Info: 2: + IC(0.752 ns) + CELL(0.590 ns) = 1.342 ns; Loc. = LC_X15_Y19_N2; Fanout = 1; COMB Node = 'all_clock:inst\|LessThan0~177'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { all_clock:inst|Clk_Count1Hz[2] all_clock:inst|LessThan0~177 } "NODE_NAME" } } { "all_clock.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/all_clock.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.114 ns) 2.643 ns all_clock:inst\|LessThan0~179 3 COMB LC_X15_Y18_N8 1 " "Info: 3: + IC(1.187 ns) + CELL(0.114 ns) = 2.643 ns; Loc. = LC_X15_Y18_N8; Fanout = 1; COMB Node = 'all_clock:inst\|LessThan0~179'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { all_clock:inst|LessThan0~177 all_clock:inst|LessThan0~179 } "NODE_NAME" } } { "all_clock.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/all_clock.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.939 ns all_clock:inst\|LessThan0~180 4 COMB LC_X15_Y18_N9 14 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 2.939 ns; Loc. = LC_X15_Y18_N9; Fanout = 14; COMB Node = 'all_clock:inst\|LessThan0~180'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { all_clock:inst|LessThan0~179 all_clock:inst|LessThan0~180 } "NODE_NAME" } } { "all_clock.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/all_clock.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(1.112 ns) 5.248 ns all_clock:inst\|Clk_Count1Hz\[6\] 5 REG LC_X15_Y19_N9 4 " "Info: 5: + IC(1.197 ns) + CELL(1.112 ns) = 5.248 ns; Loc. = LC_X15_Y19_N9; Fanout = 4; REG Node = 'all_clock:inst\|Clk_Count1Hz\[6\]'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { all_clock:inst|LessThan0~180 all_clock:inst|Clk_Count1Hz[6] } "NODE_NAME" } } { "all_clock.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/all_clock.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.930 ns ( 36.78 % ) " "Info: Total cell delay = 1.930 ns ( 36.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.318 ns ( 63.22 % ) " "Info: Total interconnect delay = 3.318 ns ( 63.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.248 ns" { all_clock:inst|Clk_Count1Hz[2] all_clock:inst|LessThan0~177 all_clock:inst|LessThan0~179 all_clock:inst|LessThan0~180 all_clock:inst|Clk_Count1Hz[6] } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.248 ns" { all_clock:inst|Clk_Count1Hz[2] all_clock:inst|LessThan0~177 all_clock:inst|LessThan0~179 all_clock:inst|LessThan0~180 all_clock:inst|Clk_Count1Hz[6] } { 0.000ns 0.752ns 1.187ns 0.182ns 1.197ns } { 0.000ns 0.590ns 0.114ns 0.114ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_10kHz destination 2.954 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_10kHz\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_10kHz 1 CLK PIN_29 65 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 65; CLK Node = 'clk_10kHz'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_10kHz } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 32 32 200 48 "clk_10kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns all_clock:inst\|Clk_Count1Hz\[6\] 2 REG LC_X15_Y19_N9 4 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X15_Y19_N9; Fanout = 4; REG Node = 'all_clock:inst\|Clk_Count1Hz\[6\]'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clk_10kHz all_clock:inst|Clk_Count1Hz[6] } "NODE_NAME" } } { "all_clock.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/all_clock.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk_10kHz all_clock:inst|Clk_Count1Hz[6] } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk_10kHz clk_10kHz~out0 all_clock:inst|Clk_Count1Hz[6] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_10kHz source 2.954 ns - Longest register " "Info: - Longest clock path from clock \"clk_10kHz\" to source register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_10kHz 1 CLK PIN_29 65 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 65; CLK Node = 'clk_10kHz'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_10kHz } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 32 32 200 48 "clk_10kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns all_clock:inst\|Clk_Count1Hz\[2\] 2 REG LC_X15_Y19_N5 4 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X15_Y19_N5; Fanout = 4; REG Node = 'all_clock:inst\|Clk_Count1Hz\[2\]'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clk_10kHz all_clock:inst|Clk_Count1Hz[2] } "NODE_NAME" } } { "all_clock.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/all_clock.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk_10kHz all_clock:inst|Clk_Count1Hz[2] } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk_10kHz clk_10kHz~out0 all_clock:inst|Clk_Count1Hz[2] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk_10kHz all_clock:inst|Clk_Count1Hz[6] } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk_10kHz clk_10kHz~out0 all_clock:inst|Clk_Count1Hz[6] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk_10kHz all_clock:inst|Clk_Count1Hz[2] } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk_10kHz clk_10kHz~out0 all_clock:inst|Clk_Count1Hz[2] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "all_clock.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/all_clock.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "all_clock.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/all_clock.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.248 ns" { all_clock:inst|Clk_Count1Hz[2] all_clock:inst|LessThan0~177 all_clock:inst|LessThan0~179 all_clock:inst|LessThan0~180 all_clock:inst|Clk_Count1Hz[6] } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.248 ns" { all_clock:inst|Clk_Count1Hz[2] all_clock:inst|LessThan0~177 all_clock:inst|LessThan0~179 all_clock:inst|LessThan0~180 all_clock:inst|Clk_Count1Hz[6] } { 0.000ns 0.752ns 1.187ns 0.182ns 1.197ns } { 0.000ns 0.590ns 0.114ns 0.114ns 1.112ns } "" } } { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk_10kHz all_clock:inst|Clk_Count1Hz[6] } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk_10kHz clk_10kHz~out0 all_clock:inst|Clk_Count1Hz[6] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk_10kHz all_clock:inst|Clk_Count1Hz[2] } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk_10kHz clk_10kHz~out0 all_clock:inst|Clk_Count1Hz[2] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "count60:inst2\|temp_clk set_min clk_10kHz 6.899 ns register " "Info: tsu for register \"count60:inst2\|temp_clk\" (data pin = \"set_min\", clock pin = \"clk_10kHz\") is 6.899 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.804 ns + Longest pin register " "Info: + Longest pin to register delay is 9.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns set_min 1 PIN PIN_65 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_65; Fanout = 1; PIN Node = 'set_min'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 304 16 184 320 "set_min" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.020 ns) + CELL(0.309 ns) 9.804 ns count60:inst2\|temp_clk 2 REG LC_X25_Y12_N6 2 " "Info: 2: + IC(8.020 ns) + CELL(0.309 ns) = 9.804 ns; Loc. = LC_X25_Y12_N6; Fanout = 2; REG Node = 'count60:inst2\|temp_clk'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { set_min count60:inst2|temp_clk } "NODE_NAME" } } { "count60.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/count60.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 18.20 % ) " "Info: Total cell delay = 1.784 ns ( 18.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.020 ns ( 81.80 % ) " "Info: Total interconnect delay = 8.020 ns ( 81.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.804 ns" { set_min count60:inst2|temp_clk } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.804 ns" { set_min set_min~out0 count60:inst2|temp_clk } { 0.000ns 0.000ns 8.020ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "count60.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/count60.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_10kHz destination 2.942 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_10kHz\" to destination register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_10kHz 1 CLK PIN_29 65 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 65; CLK Node = 'clk_10kHz'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_10kHz } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 32 32 200 48 "clk_10kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.711 ns) 2.942 ns count60:inst2\|temp_clk 2 REG LC_X25_Y12_N6 2 " "Info: 2: + IC(0.762 ns) + CELL(0.711 ns) = 2.942 ns; Loc. = LC_X25_Y12_N6; Fanout = 2; REG Node = 'count60:inst2\|temp_clk'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { clk_10kHz count60:inst2|temp_clk } "NODE_NAME" } } { "count60.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/count60.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.10 % ) " "Info: Total cell delay = 2.180 ns ( 74.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.90 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clk_10kHz count60:inst2|temp_clk } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clk_10kHz clk_10kHz~out0 count60:inst2|temp_clk } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.804 ns" { set_min count60:inst2|temp_clk } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.804 ns" { set_min set_min~out0 count60:inst2|temp_clk } { 0.000ns 0.000ns 8.020ns } { 0.000ns 1.475ns 0.309ns } "" } } { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clk_10kHz count60:inst2|temp_clk } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clk_10kHz clk_10kHz~out0 count60:inst2|temp_clk } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_10kHz legag\[6\] sel_time:inst5\|SEG_SEL\[2\] 20.923 ns register " "Info: tco from clock \"clk_10kHz\" to destination pin \"legag\[6\]\" through register \"sel_time:inst5\|SEG_SEL\[2\]\" is 20.923 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_10kHz source 7.387 ns + Longest register " "Info: + Longest clock path from clock \"clk_10kHz\" to source register is 7.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_10kHz 1 CLK PIN_29 65 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 65; CLK Node = 'clk_10kHz'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_10kHz } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 32 32 200 48 "clk_10kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns all_clock:inst\|Clk_1KHz 2 REG LC_X8_Y10_N6 3 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N6; Fanout = 3; REG Node = 'all_clock:inst\|Clk_1KHz'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { clk_10kHz all_clock:inst|Clk_1KHz } "NODE_NAME" } } { "all_clock.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/all_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.711 ns) 7.387 ns sel_time:inst5\|SEG_SEL\[2\] 3 REG LC_X25_Y11_N7 13 " "Info: 3: + IC(3.527 ns) + CELL(0.711 ns) = 7.387 ns; Loc. = LC_X25_Y11_N7; Fanout = 13; REG Node = 'sel_time:inst5\|SEG_SEL\[2\]'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.238 ns" { all_clock:inst|Clk_1KHz sel_time:inst5|SEG_SEL[2] } "NODE_NAME" } } { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.17 % ) " "Info: Total cell delay = 3.115 ns ( 42.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.272 ns ( 57.83 % ) " "Info: Total interconnect delay = 4.272 ns ( 57.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.387 ns" { clk_10kHz all_clock:inst|Clk_1KHz sel_time:inst5|SEG_SEL[2] } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.387 ns" { clk_10kHz clk_10kHz~out0 all_clock:inst|Clk_1KHz sel_time:inst5|SEG_SEL[2] } { 0.000ns 0.000ns 0.745ns 3.527ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.312 ns + Longest register pin " "Info: + Longest register to pin delay is 13.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sel_time:inst5\|SEG_SEL\[2\] 1 REG LC_X25_Y11_N7 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y11_N7; Fanout = 13; REG Node = 'sel_time:inst5\|SEG_SEL\[2\]'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel_time:inst5|SEG_SEL[2] } "NODE_NAME" } } { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.590 ns) 1.909 ns sel_time:inst5\|BCD_OUT\[1\]~488 2 COMB LC_X25_Y12_N2 2 " "Info: 2: + IC(1.319 ns) + CELL(0.590 ns) = 1.909 ns; Loc. = LC_X25_Y12_N2; Fanout = 2; COMB Node = 'sel_time:inst5\|BCD_OUT\[1\]~488'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.909 ns" { sel_time:inst5|SEG_SEL[2] sel_time:inst5|BCD_OUT[1]~488 } "NODE_NAME" } } { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.590 ns) 2.943 ns sel_time:inst5\|BCD_OUT\[0\]~490 3 COMB LC_X25_Y12_N1 1 " "Info: 3: + IC(0.444 ns) + CELL(0.590 ns) = 2.943 ns; Loc. = LC_X25_Y12_N1; Fanout = 1; COMB Node = 'sel_time:inst5\|BCD_OUT\[0\]~490'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { sel_time:inst5|BCD_OUT[1]~488 sel_time:inst5|BCD_OUT[0]~490 } "NODE_NAME" } } { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.442 ns) 4.582 ns sel_time:inst5\|BCD_OUT\[0\]~491 4 COMB LC_X24_Y11_N0 1 " "Info: 4: + IC(1.197 ns) + CELL(0.442 ns) = 4.582 ns; Loc. = LC_X24_Y11_N0; Fanout = 1; COMB Node = 'sel_time:inst5\|BCD_OUT\[0\]~491'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { sel_time:inst5|BCD_OUT[0]~490 sel_time:inst5|BCD_OUT[0]~491 } "NODE_NAME" } } { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.442 ns) 5.423 ns sel_time:inst5\|BCD_OUT\[0\]~493 5 COMB LC_X24_Y11_N4 7 " "Info: 5: + IC(0.399 ns) + CELL(0.442 ns) = 5.423 ns; Loc. = LC_X24_Y11_N4; Fanout = 7; COMB Node = 'sel_time:inst5\|BCD_OUT\[0\]~493'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { sel_time:inst5|BCD_OUT[0]~491 sel_time:inst5|BCD_OUT[0]~493 } "NODE_NAME" } } { "sel_time.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/sel_time.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.590 ns) 7.150 ns deled:inst6\|Mux0~29 6 COMB LC_X24_Y11_N7 1 " "Info: 6: + IC(1.137 ns) + CELL(0.590 ns) = 7.150 ns; Loc. = LC_X24_Y11_N7; Fanout = 1; COMB Node = 'deled:inst6\|Mux0~29'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { sel_time:inst5|BCD_OUT[0]~493 deled:inst6|Mux0~29 } "NODE_NAME" } } { "deled.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/deled.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.038 ns) + CELL(2.124 ns) 13.312 ns legag\[6\] 7 PIN PIN_41 0 " "Info: 7: + IC(4.038 ns) + CELL(2.124 ns) = 13.312 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'legag\[6\]'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { deled:inst6|Mux0~29 legag[6] } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 344 696 872 360 "legag\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.778 ns ( 35.89 % ) " "Info: Total cell delay = 4.778 ns ( 35.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.534 ns ( 64.11 % ) " "Info: Total interconnect delay = 8.534 ns ( 64.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "13.312 ns" { sel_time:inst5|SEG_SEL[2] sel_time:inst5|BCD_OUT[1]~488 sel_time:inst5|BCD_OUT[0]~490 sel_time:inst5|BCD_OUT[0]~491 sel_time:inst5|BCD_OUT[0]~493 deled:inst6|Mux0~29 legag[6] } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "13.312 ns" { sel_time:inst5|SEG_SEL[2] sel_time:inst5|BCD_OUT[1]~488 sel_time:inst5|BCD_OUT[0]~490 sel_time:inst5|BCD_OUT[0]~491 sel_time:inst5|BCD_OUT[0]~493 deled:inst6|Mux0~29 legag[6] } { 0.000ns 1.319ns 0.444ns 1.197ns 0.399ns 1.137ns 4.038ns } { 0.000ns 0.590ns 0.590ns 0.442ns 0.442ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.387 ns" { clk_10kHz all_clock:inst|Clk_1KHz sel_time:inst5|SEG_SEL[2] } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.387 ns" { clk_10kHz clk_10kHz~out0 all_clock:inst|Clk_1KHz sel_time:inst5|SEG_SEL[2] } { 0.000ns 0.000ns 0.745ns 3.527ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "13.312 ns" { sel_time:inst5|SEG_SEL[2] sel_time:inst5|BCD_OUT[1]~488 sel_time:inst5|BCD_OUT[0]~490 sel_time:inst5|BCD_OUT[0]~491 sel_time:inst5|BCD_OUT[0]~493 deled:inst6|Mux0~29 legag[6] } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "13.312 ns" { sel_time:inst5|SEG_SEL[2] sel_time:inst5|BCD_OUT[1]~488 sel_time:inst5|BCD_OUT[0]~490 sel_time:inst5|BCD_OUT[0]~491 sel_time:inst5|BCD_OUT[0]~493 deled:inst6|Mux0~29 legag[6] } { 0.000ns 1.319ns 0.444ns 1.197ns 0.399ns 1.137ns 4.038ns } { 0.000ns 0.590ns 0.590ns 0.442ns 0.442ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset speak 19.440 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"speak\" is 19.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns reset 1 PIN PIN_240 33 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 33; PIN Node = 'reset'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 64 32 200 80 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(9.072 ns) + CELL(0.292 ns) 10.839 ns alert:inst4\|process0~134 2 COMB LC_X25_Y13_N7 1 " "Info: 2: + IC(9.072 ns) + CELL(0.292 ns) = 10.839 ns; Loc. = LC_X25_Y13_N7; Fanout = 1; COMB Node = 'alert:inst4\|process0~134'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.364 ns" { reset alert:inst4|process0~134 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.135 ns alert:inst4\|process0~135 3 COMB LC_X25_Y13_N8 6 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 11.135 ns; Loc. = LC_X25_Y13_N8; Fanout = 6; COMB Node = 'alert:inst4\|process0~135'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { alert:inst4|process0~134 alert:inst4|process0~135 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.590 ns) 13.038 ns alert:inst4\|speak~120 4 COMB LC_X24_Y12_N2 1 " "Info: 4: + IC(1.313 ns) + CELL(0.590 ns) = 13.038 ns; Loc. = LC_X24_Y12_N2; Fanout = 1; COMB Node = 'alert:inst4\|speak~120'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { alert:inst4|process0~135 alert:inst4|speak~120 } "NODE_NAME" } } { "alert.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/alert.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.278 ns) + CELL(2.124 ns) 19.440 ns speak 5 PIN PIN_46 0 " "Info: 5: + IC(4.278 ns) + CELL(2.124 ns) = 19.440 ns; Loc. = PIN_46; Fanout = 0; PIN Node = 'speak'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.402 ns" { alert:inst4|speak~120 speak } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 64 688 864 80 "speak" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.595 ns ( 23.64 % ) " "Info: Total cell delay = 4.595 ns ( 23.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.845 ns ( 76.36 % ) " "Info: Total interconnect delay = 14.845 ns ( 76.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "19.440 ns" { reset alert:inst4|process0~134 alert:inst4|process0~135 alert:inst4|speak~120 speak } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "19.440 ns" { reset reset~out0 alert:inst4|process0~134 alert:inst4|process0~135 alert:inst4|speak~120 speak } { 0.000ns 0.000ns 9.072ns 0.182ns 1.313ns 4.278ns } { 0.000ns 1.475ns 0.292ns 0.114ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "count60:inst1\|temp_clk set_second clk_10kHz -6.499 ns register " "Info: th for register \"count60:inst1\|temp_clk\" (data pin = \"set_second\", clock pin = \"clk_10kHz\") is -6.499 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_10kHz destination 2.942 ns + Longest register " "Info: + Longest clock path from clock \"clk_10kHz\" to destination register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_10kHz 1 CLK PIN_29 65 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 65; CLK Node = 'clk_10kHz'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_10kHz } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 32 32 200 48 "clk_10kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.711 ns) 2.942 ns count60:inst1\|temp_clk 2 REG LC_X22_Y12_N2 2 " "Info: 2: + IC(0.762 ns) + CELL(0.711 ns) = 2.942 ns; Loc. = LC_X22_Y12_N2; Fanout = 2; REG Node = 'count60:inst1\|temp_clk'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { clk_10kHz count60:inst1|temp_clk } "NODE_NAME" } } { "count60.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/count60.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.10 % ) " "Info: Total cell delay = 2.180 ns ( 74.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.90 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clk_10kHz count60:inst1|temp_clk } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clk_10kHz clk_10kHz~out0 count60:inst1|temp_clk } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "count60.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/count60.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.456 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns set_second 1 PIN PIN_64 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_64; Fanout = 1; PIN Node = 'set_second'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_second } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "J:/EDA实验例程/EDA/数字钟(异步进位)/exp6.bdf" { { 248 16 184 264 "set_second" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.672 ns) + CELL(0.309 ns) 9.456 ns count60:inst1\|temp_clk 2 REG LC_X22_Y12_N2 2 " "Info: 2: + IC(7.672 ns) + CELL(0.309 ns) = 9.456 ns; Loc. = LC_X22_Y12_N2; Fanout = 2; REG Node = 'count60:inst1\|temp_clk'" {  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.981 ns" { set_second count60:inst1|temp_clk } "NODE_NAME" } } { "count60.vhd" "" { Text "J:/EDA实验例程/EDA/数字钟(异步进位)/count60.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 18.87 % ) " "Info: Total cell delay = 1.784 ns ( 18.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.672 ns ( 81.13 % ) " "Info: Total interconnect delay = 7.672 ns ( 81.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.456 ns" { set_second count60:inst1|temp_clk } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.456 ns" { set_second set_second~out0 count60:inst1|temp_clk } { 0.000ns 0.000ns 7.672ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clk_10kHz count60:inst1|temp_clk } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clk_10kHz clk_10kHz~out0 count60:inst1|temp_clk } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.456 ns" { set_second count60:inst1|temp_clk } "NODE_NAME" } } { "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.456 ns" { set_second set_second~out0 count60:inst1|temp_clk } { 0.000ns 0.000ns 7.672ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "108 " "Info: Allocated 108 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 10:36:40 2010 " "Info: Processing ended: Thu May 27 10:36:40 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
