
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v' to AST representation.
Generating RTLIL representation for module `\output_activation_18_10_48_1'.
Generating RTLIL representation for module `\sigmoid_core_18_18_10_32_1'.
Generating RTLIL representation for module `\abs_unit_18'.
Generating RTLIL representation for module `\dsp_signed_mac_18_13_23_32'.
Generating RTLIL representation for module `\elementwise_add_core_18_18_48'.
Generating RTLIL representation for module `\fp_rounding_unit_1_32_11'.
Generating RTLIL representation for module `\shift_register_unit_1_3'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: shift_register_unit_1_3
root of   0 design levels: fp_rounding_unit_1_32_11
root of   0 design levels: elementwise_add_core_18_18_48
root of   0 design levels: dsp_signed_mac_18_13_23_32
root of   0 design levels: abs_unit_18         
root of   1 design levels: sigmoid_core_18_18_10_32_1
root of   2 design levels: output_activation_18_10_48_1
Automatically selected output_activation_18_10_48_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \output_activation_18_10_48_1
Used module:     \sigmoid_core_18_18_10_32_1
Used module:         \fp_rounding_unit_1_32_11
Used module:         \abs_unit_18
Used module:         \shift_register_unit_1_3
Used module:         \dsp_signed_mac_18_13_23_32
Used module:     \elementwise_add_core_18_18_48

2.3. Analyzing design hierarchy..
Top module:  \output_activation_18_10_48_1
Used module:     \sigmoid_core_18_18_10_32_1
Used module:         \fp_rounding_unit_1_32_11
Used module:         \abs_unit_18
Used module:         \shift_register_unit_1_3
Used module:         \dsp_signed_mac_18_13_23_32
Used module:     \elementwise_add_core_18_18_48
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2178$108 in module shift_register_unit_1_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2143$104 in module fp_rounding_unit_1_32_11.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2133$103 in module fp_rounding_unit_1_32_11.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53 in module elementwise_add_core_18_18_48.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1450$52 in module dsp_signed_mac_18_13_23_32.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1434$49 in module dsp_signed_mac_18_13_23_32.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1405$48 in module abs_unit_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1396$45 in module abs_unit_18.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1360$42 in module sigmoid_core_18_18_10_32_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1353$40 in module sigmoid_core_18_18_10_32_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1302$37 in module sigmoid_core_18_18_10_32_1.
Marked 32 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1200$4 in module sigmoid_core_18_18_10_32_1.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 68 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2178$108'.
     1/3: $0\shift_registers_2[0:0]
     2/3: $0\shift_registers_1[0:0]
     3/3: $0\shift_registers_0[0:0]
Creating decoders for process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2143$104'.
     1/6: $0\floor_ceil_valid[0:0]
     2/6: $0\is_ceil[0:0]
     3/6: $0\ceil[31:0]
     4/6: $0\floor[31:0]
     5/6: $0\out_reg[31:0]
     6/6: $0\valid_reg[0:0]
Creating decoders for process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2133$103'.
     1/1: $1\rounded_result[31:0]
Creating decoders for process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
     1/146: $0\valid_C[0:0]
     2/146: $0\valid_A_B[0:0]
     3/146: $0\reg_C_47[17:0]
     4/146: $0\reg_B_47[17:0]
     5/146: $0\reg_A_47[17:0]
     6/146: $0\reg_C_46[17:0]
     7/146: $0\reg_B_46[17:0]
     8/146: $0\reg_A_46[17:0]
     9/146: $0\reg_C_45[17:0]
    10/146: $0\reg_B_45[17:0]
    11/146: $0\reg_A_45[17:0]
    12/146: $0\reg_C_44[17:0]
    13/146: $0\reg_B_44[17:0]
    14/146: $0\reg_A_44[17:0]
    15/146: $0\reg_C_43[17:0]
    16/146: $0\reg_B_43[17:0]
    17/146: $0\reg_A_43[17:0]
    18/146: $0\reg_C_42[17:0]
    19/146: $0\reg_B_42[17:0]
    20/146: $0\reg_A_42[17:0]
    21/146: $0\reg_C_41[17:0]
    22/146: $0\reg_B_41[17:0]
    23/146: $0\reg_A_41[17:0]
    24/146: $0\reg_C_40[17:0]
    25/146: $0\reg_B_40[17:0]
    26/146: $0\reg_A_40[17:0]
    27/146: $0\reg_C_39[17:0]
    28/146: $0\reg_B_39[17:0]
    29/146: $0\reg_A_39[17:0]
    30/146: $0\reg_C_38[17:0]
    31/146: $0\reg_B_38[17:0]
    32/146: $0\reg_A_38[17:0]
    33/146: $0\reg_C_37[17:0]
    34/146: $0\reg_B_37[17:0]
    35/146: $0\reg_A_37[17:0]
    36/146: $0\reg_C_36[17:0]
    37/146: $0\reg_B_36[17:0]
    38/146: $0\reg_A_36[17:0]
    39/146: $0\reg_C_35[17:0]
    40/146: $0\reg_B_35[17:0]
    41/146: $0\reg_A_35[17:0]
    42/146: $0\reg_C_34[17:0]
    43/146: $0\reg_B_34[17:0]
    44/146: $0\reg_A_34[17:0]
    45/146: $0\reg_C_33[17:0]
    46/146: $0\reg_B_33[17:0]
    47/146: $0\reg_A_33[17:0]
    48/146: $0\reg_C_32[17:0]
    49/146: $0\reg_B_32[17:0]
    50/146: $0\reg_A_32[17:0]
    51/146: $0\reg_C_31[17:0]
    52/146: $0\reg_B_31[17:0]
    53/146: $0\reg_A_31[17:0]
    54/146: $0\reg_C_30[17:0]
    55/146: $0\reg_B_30[17:0]
    56/146: $0\reg_A_30[17:0]
    57/146: $0\reg_C_29[17:0]
    58/146: $0\reg_B_29[17:0]
    59/146: $0\reg_A_29[17:0]
    60/146: $0\reg_C_28[17:0]
    61/146: $0\reg_B_28[17:0]
    62/146: $0\reg_A_28[17:0]
    63/146: $0\reg_C_27[17:0]
    64/146: $0\reg_B_27[17:0]
    65/146: $0\reg_A_27[17:0]
    66/146: $0\reg_C_26[17:0]
    67/146: $0\reg_B_26[17:0]
    68/146: $0\reg_A_26[17:0]
    69/146: $0\reg_C_25[17:0]
    70/146: $0\reg_B_25[17:0]
    71/146: $0\reg_A_25[17:0]
    72/146: $0\reg_C_24[17:0]
    73/146: $0\reg_B_24[17:0]
    74/146: $0\reg_A_24[17:0]
    75/146: $0\reg_C_23[17:0]
    76/146: $0\reg_B_23[17:0]
    77/146: $0\reg_A_23[17:0]
    78/146: $0\reg_C_22[17:0]
    79/146: $0\reg_B_22[17:0]
    80/146: $0\reg_A_22[17:0]
    81/146: $0\reg_C_21[17:0]
    82/146: $0\reg_B_21[17:0]
    83/146: $0\reg_A_21[17:0]
    84/146: $0\reg_C_20[17:0]
    85/146: $0\reg_B_20[17:0]
    86/146: $0\reg_A_20[17:0]
    87/146: $0\reg_C_19[17:0]
    88/146: $0\reg_B_19[17:0]
    89/146: $0\reg_A_19[17:0]
    90/146: $0\reg_C_18[17:0]
    91/146: $0\reg_B_18[17:0]
    92/146: $0\reg_A_18[17:0]
    93/146: $0\reg_C_17[17:0]
    94/146: $0\reg_B_17[17:0]
    95/146: $0\reg_A_17[17:0]
    96/146: $0\reg_C_16[17:0]
    97/146: $0\reg_B_16[17:0]
    98/146: $0\reg_A_16[17:0]
    99/146: $0\reg_C_15[17:0]
   100/146: $0\reg_B_15[17:0]
   101/146: $0\reg_A_15[17:0]
   102/146: $0\reg_C_14[17:0]
   103/146: $0\reg_B_14[17:0]
   104/146: $0\reg_A_14[17:0]
   105/146: $0\reg_C_13[17:0]
   106/146: $0\reg_B_13[17:0]
   107/146: $0\reg_A_13[17:0]
   108/146: $0\reg_C_12[17:0]
   109/146: $0\reg_B_12[17:0]
   110/146: $0\reg_A_12[17:0]
   111/146: $0\reg_C_11[17:0]
   112/146: $0\reg_B_11[17:0]
   113/146: $0\reg_A_11[17:0]
   114/146: $0\reg_C_10[17:0]
   115/146: $0\reg_B_10[17:0]
   116/146: $0\reg_A_10[17:0]
   117/146: $0\reg_C_9[17:0]
   118/146: $0\reg_B_9[17:0]
   119/146: $0\reg_A_9[17:0]
   120/146: $0\reg_C_8[17:0]
   121/146: $0\reg_B_8[17:0]
   122/146: $0\reg_A_8[17:0]
   123/146: $0\reg_C_7[17:0]
   124/146: $0\reg_B_7[17:0]
   125/146: $0\reg_A_7[17:0]
   126/146: $0\reg_C_6[17:0]
   127/146: $0\reg_B_6[17:0]
   128/146: $0\reg_A_6[17:0]
   129/146: $0\reg_C_5[17:0]
   130/146: $0\reg_B_5[17:0]
   131/146: $0\reg_A_5[17:0]
   132/146: $0\reg_C_4[17:0]
   133/146: $0\reg_B_4[17:0]
   134/146: $0\reg_A_4[17:0]
   135/146: $0\reg_C_3[17:0]
   136/146: $0\reg_B_3[17:0]
   137/146: $0\reg_A_3[17:0]
   138/146: $0\reg_C_2[17:0]
   139/146: $0\reg_B_2[17:0]
   140/146: $0\reg_A_2[17:0]
   141/146: $0\reg_C_1[17:0]
   142/146: $0\reg_B_1[17:0]
   143/146: $0\reg_A_1[17:0]
   144/146: $0\reg_C_0[17:0]
   145/146: $0\reg_B_0[17:0]
   146/146: $0\reg_A_0[17:0]
Creating decoders for process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1450$52'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1434$49'.
     1/4: $0\reg_res[31:0]
     2/4: $0\reg_az[22:0]
     3/4: $0\reg_ay[12:0]
     4/4: $0\reg_ax[17:0]
Creating decoders for process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1405$48'.
     1/2: $0\out_reg[17:0]
     2/2: $0\valid_reg[0:0]
Creating decoders for process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1396$45'.
     1/1: $1\abs_result[17:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1360$42'.
     1/5: $0\is_x_negative[0:0]
     2/5: $0\valid_y[0:0]
     3/5: $0\valid_x[0:0]
     4/5: $0\y[17:0]
     5/5: $0\x[17:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1353$40'.
     1/1: $1\y_compute[31:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1302$37'.
     1/3: $0\mac_az[22:0]
     2/3: $0\mac_ay[12:0]
     3/3: $0\use_boundary_value[0:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1200$4'.
     1/2: $0\selected_b[12:0]
     2/2: $0\selected_k[12:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fp_rounding_unit_1_32_11.\rounded_result' from process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2133$103'.
No latch inferred for signal `\abs_unit_18.\abs_result' from process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1396$45'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\enable' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1353$40'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\y_compute' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1353$40'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\use_boundary_value' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1302$37'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\mac_ay' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1302$37'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\mac_az' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1302$37'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\selected_k' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1200$4'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\selected_b' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1200$4'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\shift_register_unit_1_3.\shift_registers_0' using process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2178$108'.
  created $dff cell `$procdff$1159' with positive edge clock.
Creating register for signal `\shift_register_unit_1_3.\shift_registers_1' using process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2178$108'.
  created $dff cell `$procdff$1160' with positive edge clock.
Creating register for signal `\shift_register_unit_1_3.\shift_registers_2' using process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2178$108'.
  created $dff cell `$procdff$1161' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\valid_reg' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2143$104'.
  created $dff cell `$procdff$1162' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\out_reg' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2143$104'.
  created $dff cell `$procdff$1163' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\floor' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2143$104'.
  created $dff cell `$procdff$1164' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\ceil' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2143$104'.
  created $dff cell `$procdff$1165' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\is_ceil' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2143$104'.
  created $dff cell `$procdff$1166' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\floor_ceil_valid' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2143$104'.
  created $dff cell `$procdff$1167' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_0' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1168' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_0' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1169' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_0' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1170' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_1' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1171' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_1' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1172' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_1' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1173' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_2' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1174' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_2' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1175' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_2' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1176' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_3' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1177' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_3' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1178' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_3' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1179' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_4' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1180' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_4' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1181' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_4' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1182' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_5' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1183' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_5' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1184' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_5' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1185' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_6' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1186' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_6' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1187' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_6' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1188' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_7' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1189' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_7' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1190' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_7' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1191' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_8' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1192' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_8' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1193' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_8' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1194' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_9' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1195' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_9' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1196' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_9' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1197' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_10' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1198' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_10' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1199' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_10' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1200' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_11' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1201' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_11' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1202' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_11' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1203' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_12' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1204' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_12' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1205' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_12' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1206' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_13' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1207' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_13' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1208' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_13' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1209' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_14' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1210' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_14' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1211' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_14' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1212' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_15' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1213' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_15' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1214' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_15' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1215' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_16' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1216' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_16' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1217' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_16' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1218' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_17' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1219' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_17' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1220' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_17' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1221' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_18' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1222' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_18' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1223' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_18' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1224' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_19' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1225' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_19' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1226' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_19' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1227' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_20' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1228' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_20' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1229' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_20' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1230' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_21' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1231' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_21' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1232' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_21' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1233' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_22' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1234' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_22' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1235' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_22' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1236' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_23' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1237' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_23' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1238' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_23' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1239' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_24' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1240' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_24' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1241' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_24' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1242' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_25' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1243' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_25' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1244' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_25' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1245' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_26' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1246' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_26' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1247' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_26' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1248' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_27' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1249' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_27' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1250' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_27' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1251' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_28' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1252' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_28' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1253' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_28' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1254' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_29' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1255' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_29' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1256' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_29' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1257' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_30' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1258' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_30' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1259' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_30' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1260' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_31' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1261' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_31' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1262' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_31' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1263' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_32' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1264' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_32' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1265' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_32' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1266' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_33' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1267' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_33' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1268' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_33' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1269' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_34' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1270' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_34' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1271' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_34' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1272' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_35' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1273' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_35' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1274' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_35' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1275' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_36' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1276' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_36' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1277' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_36' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1278' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_37' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1279' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_37' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1280' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_37' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1281' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_38' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1282' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_38' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1283' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_38' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1284' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_39' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1285' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_39' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1286' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_39' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1287' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_40' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1288' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_40' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1289' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_40' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1290' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_41' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1291' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_41' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1292' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_41' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1293' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_42' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1294' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_42' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1295' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_42' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1296' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_43' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1297' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_43' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1298' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_43' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1299' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_44' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1300' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_44' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1301' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_44' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1302' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_45' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1303' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_45' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1304' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_45' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1305' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_46' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1306' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_46' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1307' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_46' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1308' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_47' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1309' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_47' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1310' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_47' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1311' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\valid_A_B' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1312' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\valid_C' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
  created $dff cell `$procdff$1313' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\input_valid' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1450$52'.
  created $dff cell `$procdff$1314' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\result_valid' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1450$52'.
  created $dff cell `$procdff$1315' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\output_valid' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1450$52'.
  created $dff cell `$procdff$1316' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_ax' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1434$49'.
  created $dff cell `$procdff$1317' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_ay' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1434$49'.
  created $dff cell `$procdff$1318' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_az' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1434$49'.
  created $dff cell `$procdff$1319' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_res' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1434$49'.
  created $dff cell `$procdff$1320' with positive edge clock.
Creating register for signal `\abs_unit_18.\valid_reg' using process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1405$48'.
  created $dff cell `$procdff$1321' with positive edge clock.
Creating register for signal `\abs_unit_18.\out_reg' using process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1405$48'.
  created $dff cell `$procdff$1322' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\x' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1360$42'.
  created $dff cell `$procdff$1323' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\y' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1360$42'.
  created $dff cell `$procdff$1324' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\valid_x' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1360$42'.
  created $dff cell `$procdff$1325' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\valid_y' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1360$42'.
  created $dff cell `$procdff$1326' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\is_x_negative' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1360$42'.
  created $dff cell `$procdff$1327' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_0' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1328' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_0' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1329' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_1' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1330' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_1' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1331' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_2' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1332' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_2' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1333' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_3' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1334' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_3' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1335' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_4' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1336' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_4' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1337' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_5' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1338' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_5' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1339' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_6' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1340' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_6' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1341' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_7' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1342' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_7' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1343' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_8' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1344' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_8' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1345' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_9' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1346' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_9' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1347' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_10' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1348' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_10' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1349' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_11' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1350' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_11' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1351' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_12' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1352' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_12' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1353' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_13' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1354' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_13' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1355' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_14' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1356' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_14' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1357' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_15' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1358' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_15' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1359' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_16' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1360' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_16' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1361' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_17' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1362' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_17' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1363' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_18' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1364' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_18' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1365' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_19' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1366' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_19' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1367' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_20' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1368' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_20' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1369' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_21' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1370' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_21' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1371' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_22' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1372' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_22' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1373' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_23' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1374' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_23' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1375' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_24' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1376' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_24' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1377' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_25' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1378' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_25' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1379' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_26' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1380' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_26' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1381' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_27' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1382' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_27' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1383' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_28' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1384' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_28' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1385' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_29' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1386' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_29' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1387' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_30' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1388' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_30' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1389' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_31' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1390' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_31' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
  created $dff cell `$procdff$1391' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2178$108'.
Removing empty process `shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2178$108'.
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2143$104'.
Removing empty process `fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2143$104'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2133$103'.
Removing empty process `fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2133$103'.
Found and cleaned up 2 empty switches in `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
Removing empty process `elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1766$53'.
Found and cleaned up 2 empty switches in `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1450$52'.
Removing empty process `dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1450$52'.
Found and cleaned up 1 empty switch in `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1434$49'.
Removing empty process `dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1434$49'.
Found and cleaned up 2 empty switches in `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1405$48'.
Removing empty process `abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1405$48'.
Found and cleaned up 1 empty switch in `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1396$45'.
Removing empty process `abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1396$45'.
Found and cleaned up 3 empty switches in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1360$42'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1360$42'.
Found and cleaned up 1 empty switch in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1353$40'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1353$40'.
Found and cleaned up 1 empty switch in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1302$37'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1302$37'.
Found and cleaned up 32 empty switches in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1200$4'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1200$4'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1113$2'.
Cleaned up 50 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_unit_1_3.
Optimizing module fp_rounding_unit_1_32_11.
<suppressed ~2 debug messages>
Optimizing module elementwise_add_core_18_18_48.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module abs_unit_18.
<suppressed ~1 debug messages>
Optimizing module sigmoid_core_18_18_10_32_1.
<suppressed ~4 debug messages>
Optimizing module output_activation_18_10_48_1.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_unit_1_3.
Optimizing module fp_rounding_unit_1_32_11.
Optimizing module elementwise_add_core_18_18_48.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module abs_unit_18.
Optimizing module sigmoid_core_18_18_10_32_1.
Optimizing module output_activation_18_10_48_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_unit_1_3'.
Finding identical cells in module `\fp_rounding_unit_1_32_11'.
Finding identical cells in module `\elementwise_add_core_18_18_48'.
Finding identical cells in module `\dsp_signed_mac_18_13_23_32'.
Finding identical cells in module `\abs_unit_18'.
Finding identical cells in module `\sigmoid_core_18_18_10_32_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\output_activation_18_10_48_1'.
Removed a total of 4 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \shift_register_unit_1_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_32_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_add_core_18_18_48..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mac_18_13_23_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \abs_unit_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$925: \in -> { 1'0 \in [16:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \sigmoid_core_18_18_10_32_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$965.
    dead port 2/2 on $mux $procmux$965.
Running muxtree optimizer on module \output_activation_18_10_48_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 2 multiplexer ports.
<suppressed ~172 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \shift_register_unit_1_3.
  Optimizing cells in module \fp_rounding_unit_1_32_11.
  Optimizing cells in module \elementwise_add_core_18_18_48.
  Optimizing cells in module \dsp_signed_mac_18_13_23_32.
  Optimizing cells in module \abs_unit_18.
  Optimizing cells in module \sigmoid_core_18_18_10_32_1.
  Optimizing cells in module \output_activation_18_10_48_1.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_unit_1_3'.
Finding identical cells in module `\fp_rounding_unit_1_32_11'.
Finding identical cells in module `\elementwise_add_core_18_18_48'.
Finding identical cells in module `\dsp_signed_mac_18_13_23_32'.
Finding identical cells in module `\abs_unit_18'.
Finding identical cells in module `\sigmoid_core_18_18_10_32_1'.
Finding identical cells in module `\output_activation_18_10_48_1'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1159 ($dff) from module shift_register_unit_1_3 (D = $procmux$119_Y, Q = \shift_registers_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1392 ($sdff) from module shift_register_unit_1_3 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$1160 ($dff) from module shift_register_unit_1_3 (D = $procmux$114_Y, Q = \shift_registers_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1394 ($sdff) from module shift_register_unit_1_3 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$1161 ($dff) from module shift_register_unit_1_3 (D = $procmux$109_Y, Q = \shift_registers_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1396 ($sdff) from module shift_register_unit_1_3 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$1167 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$124_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1398 ($sdff) from module fp_rounding_unit_1_32_11 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$1166 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$129_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1400 ($sdff) from module fp_rounding_unit_1_32_11 (D = \in [10], Q = \is_ceil).
Adding SRST signal on $procdff$1162 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$149_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1402 ($sdff) from module fp_rounding_unit_1_32_11 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$1163 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$144_Y, Q = \out_reg, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$1404 ($sdff) from module fp_rounding_unit_1_32_11 (D = $procmux$155_Y, Q = \out_reg).
Adding SRST signal on $procdff$1164 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$139_Y, Q = \floor, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$1406 ($sdff) from module fp_rounding_unit_1_32_11 (D = { 11'00000000000 \in [31:11] }, Q = \floor).
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$1407 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$1407 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$1407 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$1407 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$1407 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$1407 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$1407 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$1407 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$1407 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$1407 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$1407 ($sdffe) from module fp_rounding_unit_1_32_11.
Adding SRST signal on $procdff$1165 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$134_Y, Q = \ceil, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$1409 ($sdff) from module fp_rounding_unit_1_32_11 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2154$107_Y, Q = \ceil).
Adding SRST signal on $procdff$1168 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$882_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1411 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$1169 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$877_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1413 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$1170 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$872_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1415 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1917$54_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$1171 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$867_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1417 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$1172 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$862_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1419 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$1173 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$857_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1421 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1920$55_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$1174 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$852_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1423 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$1175 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$847_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1425 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$1176 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$842_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1427 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1923$56_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$1177 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$837_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1429 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$1178 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$832_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1431 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$1179 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$827_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1433 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1926$57_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$1180 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$822_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1435 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$1181 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$817_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1437 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$1182 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$812_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1439 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1929$58_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$1183 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$807_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1441 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$1184 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$802_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1443 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$1185 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$797_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1445 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1932$59_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$1186 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$792_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1447 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$1187 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$787_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1449 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$1188 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$782_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1451 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1935$60_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$1189 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$777_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1453 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$1190 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$772_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1455 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$1191 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$767_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1457 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1938$61_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$1192 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$762_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1459 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$1193 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$757_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1461 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$1194 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$752_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1463 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1941$62_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$1195 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$747_Y, Q = \reg_A_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1465 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_9, Q = \reg_A_9).
Adding SRST signal on $procdff$1196 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$742_Y, Q = \reg_B_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1467 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_9, Q = \reg_B_9).
Adding SRST signal on $procdff$1197 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$737_Y, Q = \reg_C_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1469 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1944$63_Y, Q = \reg_C_9).
Adding SRST signal on $procdff$1198 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$732_Y, Q = \reg_A_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1471 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_10, Q = \reg_A_10).
Adding SRST signal on $procdff$1199 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$727_Y, Q = \reg_B_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1473 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_10, Q = \reg_B_10).
Adding SRST signal on $procdff$1200 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$722_Y, Q = \reg_C_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1475 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1947$64_Y, Q = \reg_C_10).
Adding SRST signal on $procdff$1201 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$717_Y, Q = \reg_A_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1477 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_11, Q = \reg_A_11).
Adding SRST signal on $procdff$1202 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$712_Y, Q = \reg_B_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1479 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_11, Q = \reg_B_11).
Adding SRST signal on $procdff$1203 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$707_Y, Q = \reg_C_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1481 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1950$65_Y, Q = \reg_C_11).
Adding SRST signal on $procdff$1204 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$702_Y, Q = \reg_A_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1483 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_12, Q = \reg_A_12).
Adding SRST signal on $procdff$1205 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$697_Y, Q = \reg_B_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1485 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_12, Q = \reg_B_12).
Adding SRST signal on $procdff$1206 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$692_Y, Q = \reg_C_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1487 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1953$66_Y, Q = \reg_C_12).
Adding SRST signal on $procdff$1207 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$687_Y, Q = \reg_A_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1489 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_13, Q = \reg_A_13).
Adding SRST signal on $procdff$1208 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$682_Y, Q = \reg_B_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1491 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_13, Q = \reg_B_13).
Adding SRST signal on $procdff$1209 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$677_Y, Q = \reg_C_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1493 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1956$67_Y, Q = \reg_C_13).
Adding SRST signal on $procdff$1210 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$672_Y, Q = \reg_A_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1495 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_14, Q = \reg_A_14).
Adding SRST signal on $procdff$1211 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$667_Y, Q = \reg_B_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1497 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_14, Q = \reg_B_14).
Adding SRST signal on $procdff$1212 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$662_Y, Q = \reg_C_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1499 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1959$68_Y, Q = \reg_C_14).
Adding SRST signal on $procdff$1213 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$657_Y, Q = \reg_A_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1501 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_15, Q = \reg_A_15).
Adding SRST signal on $procdff$1214 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$652_Y, Q = \reg_B_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1503 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_15, Q = \reg_B_15).
Adding SRST signal on $procdff$1215 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$647_Y, Q = \reg_C_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1505 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1962$69_Y, Q = \reg_C_15).
Adding SRST signal on $procdff$1216 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$642_Y, Q = \reg_A_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1507 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_16, Q = \reg_A_16).
Adding SRST signal on $procdff$1217 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$637_Y, Q = \reg_B_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1509 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_16, Q = \reg_B_16).
Adding SRST signal on $procdff$1218 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$632_Y, Q = \reg_C_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1511 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1965$70_Y, Q = \reg_C_16).
Adding SRST signal on $procdff$1219 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$627_Y, Q = \reg_A_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1513 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_17, Q = \reg_A_17).
Adding SRST signal on $procdff$1220 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$622_Y, Q = \reg_B_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1515 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_17, Q = \reg_B_17).
Adding SRST signal on $procdff$1221 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$617_Y, Q = \reg_C_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1517 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1968$71_Y, Q = \reg_C_17).
Adding SRST signal on $procdff$1222 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$612_Y, Q = \reg_A_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1519 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_18, Q = \reg_A_18).
Adding SRST signal on $procdff$1223 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$607_Y, Q = \reg_B_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1521 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_18, Q = \reg_B_18).
Adding SRST signal on $procdff$1224 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$602_Y, Q = \reg_C_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1523 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1971$72_Y, Q = \reg_C_18).
Adding SRST signal on $procdff$1225 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$597_Y, Q = \reg_A_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1525 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_19, Q = \reg_A_19).
Adding SRST signal on $procdff$1226 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$592_Y, Q = \reg_B_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1527 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_19, Q = \reg_B_19).
Adding SRST signal on $procdff$1227 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$587_Y, Q = \reg_C_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1529 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1974$73_Y, Q = \reg_C_19).
Adding SRST signal on $procdff$1228 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$582_Y, Q = \reg_A_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1531 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_20, Q = \reg_A_20).
Adding SRST signal on $procdff$1229 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$577_Y, Q = \reg_B_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1533 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_20, Q = \reg_B_20).
Adding SRST signal on $procdff$1230 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$572_Y, Q = \reg_C_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1535 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1977$74_Y, Q = \reg_C_20).
Adding SRST signal on $procdff$1231 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$567_Y, Q = \reg_A_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1537 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_21, Q = \reg_A_21).
Adding SRST signal on $procdff$1232 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$562_Y, Q = \reg_B_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1539 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_21, Q = \reg_B_21).
Adding SRST signal on $procdff$1233 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$557_Y, Q = \reg_C_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1541 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1980$75_Y, Q = \reg_C_21).
Adding SRST signal on $procdff$1234 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$552_Y, Q = \reg_A_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1543 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_22, Q = \reg_A_22).
Adding SRST signal on $procdff$1235 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$547_Y, Q = \reg_B_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1545 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_22, Q = \reg_B_22).
Adding SRST signal on $procdff$1236 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$542_Y, Q = \reg_C_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1547 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1983$76_Y, Q = \reg_C_22).
Adding SRST signal on $procdff$1237 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$537_Y, Q = \reg_A_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1549 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_23, Q = \reg_A_23).
Adding SRST signal on $procdff$1238 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$532_Y, Q = \reg_B_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1551 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_23, Q = \reg_B_23).
Adding SRST signal on $procdff$1239 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$527_Y, Q = \reg_C_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1553 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1986$77_Y, Q = \reg_C_23).
Adding SRST signal on $procdff$1240 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$522_Y, Q = \reg_A_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1555 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_24, Q = \reg_A_24).
Adding SRST signal on $procdff$1241 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$517_Y, Q = \reg_B_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1557 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_24, Q = \reg_B_24).
Adding SRST signal on $procdff$1242 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$512_Y, Q = \reg_C_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1559 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1989$78_Y, Q = \reg_C_24).
Adding SRST signal on $procdff$1243 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$507_Y, Q = \reg_A_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1561 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_25, Q = \reg_A_25).
Adding SRST signal on $procdff$1244 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$502_Y, Q = \reg_B_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1563 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_25, Q = \reg_B_25).
Adding SRST signal on $procdff$1245 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$497_Y, Q = \reg_C_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1565 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1992$79_Y, Q = \reg_C_25).
Adding SRST signal on $procdff$1246 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$492_Y, Q = \reg_A_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1567 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_26, Q = \reg_A_26).
Adding SRST signal on $procdff$1247 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$487_Y, Q = \reg_B_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1569 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_26, Q = \reg_B_26).
Adding SRST signal on $procdff$1248 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$482_Y, Q = \reg_C_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1571 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1995$80_Y, Q = \reg_C_26).
Adding SRST signal on $procdff$1249 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$477_Y, Q = \reg_A_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1573 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_27, Q = \reg_A_27).
Adding SRST signal on $procdff$1250 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$472_Y, Q = \reg_B_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1575 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_27, Q = \reg_B_27).
Adding SRST signal on $procdff$1251 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$467_Y, Q = \reg_C_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1577 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1998$81_Y, Q = \reg_C_27).
Adding SRST signal on $procdff$1252 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$462_Y, Q = \reg_A_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1579 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_28, Q = \reg_A_28).
Adding SRST signal on $procdff$1253 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$457_Y, Q = \reg_B_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1581 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_28, Q = \reg_B_28).
Adding SRST signal on $procdff$1254 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$452_Y, Q = \reg_C_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1583 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2001$82_Y, Q = \reg_C_28).
Adding SRST signal on $procdff$1255 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$447_Y, Q = \reg_A_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1585 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_29, Q = \reg_A_29).
Adding SRST signal on $procdff$1256 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$442_Y, Q = \reg_B_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1587 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_29, Q = \reg_B_29).
Adding SRST signal on $procdff$1257 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$437_Y, Q = \reg_C_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1589 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2004$83_Y, Q = \reg_C_29).
Adding SRST signal on $procdff$1258 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$432_Y, Q = \reg_A_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1591 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_30, Q = \reg_A_30).
Adding SRST signal on $procdff$1259 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$427_Y, Q = \reg_B_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1593 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_30, Q = \reg_B_30).
Adding SRST signal on $procdff$1260 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$422_Y, Q = \reg_C_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1595 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2007$84_Y, Q = \reg_C_30).
Adding SRST signal on $procdff$1261 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$417_Y, Q = \reg_A_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1597 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_31, Q = \reg_A_31).
Adding SRST signal on $procdff$1262 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$412_Y, Q = \reg_B_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1599 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_31, Q = \reg_B_31).
Adding SRST signal on $procdff$1263 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$407_Y, Q = \reg_C_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1601 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2010$85_Y, Q = \reg_C_31).
Adding SRST signal on $procdff$1264 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$402_Y, Q = \reg_A_32, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1603 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_32, Q = \reg_A_32).
Adding SRST signal on $procdff$1265 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$397_Y, Q = \reg_B_32, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1605 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_32, Q = \reg_B_32).
Adding SRST signal on $procdff$1266 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$392_Y, Q = \reg_C_32, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1607 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2013$86_Y, Q = \reg_C_32).
Adding SRST signal on $procdff$1267 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$387_Y, Q = \reg_A_33, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1609 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_33, Q = \reg_A_33).
Adding SRST signal on $procdff$1268 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$382_Y, Q = \reg_B_33, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1611 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_33, Q = \reg_B_33).
Adding SRST signal on $procdff$1269 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$377_Y, Q = \reg_C_33, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1613 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2016$87_Y, Q = \reg_C_33).
Adding SRST signal on $procdff$1270 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$372_Y, Q = \reg_A_34, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1615 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_34, Q = \reg_A_34).
Adding SRST signal on $procdff$1271 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$367_Y, Q = \reg_B_34, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1617 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_34, Q = \reg_B_34).
Adding SRST signal on $procdff$1272 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$362_Y, Q = \reg_C_34, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1619 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2019$88_Y, Q = \reg_C_34).
Adding SRST signal on $procdff$1273 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$357_Y, Q = \reg_A_35, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1621 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_35, Q = \reg_A_35).
Adding SRST signal on $procdff$1274 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$352_Y, Q = \reg_B_35, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1623 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_35, Q = \reg_B_35).
Adding SRST signal on $procdff$1275 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$347_Y, Q = \reg_C_35, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1625 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2022$89_Y, Q = \reg_C_35).
Adding SRST signal on $procdff$1276 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$342_Y, Q = \reg_A_36, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1627 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_36, Q = \reg_A_36).
Adding SRST signal on $procdff$1277 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$337_Y, Q = \reg_B_36, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1629 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_36, Q = \reg_B_36).
Adding SRST signal on $procdff$1278 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$332_Y, Q = \reg_C_36, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1631 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2025$90_Y, Q = \reg_C_36).
Adding SRST signal on $procdff$1279 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$327_Y, Q = \reg_A_37, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1633 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_37, Q = \reg_A_37).
Adding SRST signal on $procdff$1280 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$322_Y, Q = \reg_B_37, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1635 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_37, Q = \reg_B_37).
Adding SRST signal on $procdff$1281 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$317_Y, Q = \reg_C_37, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1637 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2028$91_Y, Q = \reg_C_37).
Adding SRST signal on $procdff$1282 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$312_Y, Q = \reg_A_38, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1639 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_38, Q = \reg_A_38).
Adding SRST signal on $procdff$1283 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$307_Y, Q = \reg_B_38, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1641 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_38, Q = \reg_B_38).
Adding SRST signal on $procdff$1284 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$302_Y, Q = \reg_C_38, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1643 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2031$92_Y, Q = \reg_C_38).
Adding SRST signal on $procdff$1285 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$297_Y, Q = \reg_A_39, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1645 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_39, Q = \reg_A_39).
Adding SRST signal on $procdff$1286 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$292_Y, Q = \reg_B_39, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1647 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_39, Q = \reg_B_39).
Adding SRST signal on $procdff$1287 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$287_Y, Q = \reg_C_39, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1649 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2034$93_Y, Q = \reg_C_39).
Adding SRST signal on $procdff$1288 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$282_Y, Q = \reg_A_40, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1651 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_40, Q = \reg_A_40).
Adding SRST signal on $procdff$1289 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$277_Y, Q = \reg_B_40, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1653 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_40, Q = \reg_B_40).
Adding SRST signal on $procdff$1290 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$272_Y, Q = \reg_C_40, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1655 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2037$94_Y, Q = \reg_C_40).
Adding SRST signal on $procdff$1291 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$267_Y, Q = \reg_A_41, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1657 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_41, Q = \reg_A_41).
Adding SRST signal on $procdff$1292 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$262_Y, Q = \reg_B_41, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1659 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_41, Q = \reg_B_41).
Adding SRST signal on $procdff$1293 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$257_Y, Q = \reg_C_41, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1661 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2040$95_Y, Q = \reg_C_41).
Adding SRST signal on $procdff$1294 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$252_Y, Q = \reg_A_42, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1663 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_42, Q = \reg_A_42).
Adding SRST signal on $procdff$1295 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$247_Y, Q = \reg_B_42, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1665 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_42, Q = \reg_B_42).
Adding SRST signal on $procdff$1296 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$242_Y, Q = \reg_C_42, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1667 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2043$96_Y, Q = \reg_C_42).
Adding SRST signal on $procdff$1297 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$237_Y, Q = \reg_A_43, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1669 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_43, Q = \reg_A_43).
Adding SRST signal on $procdff$1298 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$232_Y, Q = \reg_B_43, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1671 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_43, Q = \reg_B_43).
Adding SRST signal on $procdff$1299 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$227_Y, Q = \reg_C_43, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1673 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2046$97_Y, Q = \reg_C_43).
Adding SRST signal on $procdff$1300 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$222_Y, Q = \reg_A_44, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1675 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_44, Q = \reg_A_44).
Adding SRST signal on $procdff$1301 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$217_Y, Q = \reg_B_44, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1677 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_44, Q = \reg_B_44).
Adding SRST signal on $procdff$1302 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$212_Y, Q = \reg_C_44, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1679 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2049$98_Y, Q = \reg_C_44).
Adding SRST signal on $procdff$1303 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$207_Y, Q = \reg_A_45, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1681 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_45, Q = \reg_A_45).
Adding SRST signal on $procdff$1304 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$202_Y, Q = \reg_B_45, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1683 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_45, Q = \reg_B_45).
Adding SRST signal on $procdff$1305 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$197_Y, Q = \reg_C_45, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1685 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2052$99_Y, Q = \reg_C_45).
Adding SRST signal on $procdff$1306 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$192_Y, Q = \reg_A_46, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1687 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_46, Q = \reg_A_46).
Adding SRST signal on $procdff$1307 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$187_Y, Q = \reg_B_46, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1689 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_46, Q = \reg_B_46).
Adding SRST signal on $procdff$1308 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$182_Y, Q = \reg_C_46, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1691 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2055$100_Y, Q = \reg_C_46).
Adding SRST signal on $procdff$1309 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$177_Y, Q = \reg_A_47, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1693 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_47, Q = \reg_A_47).
Adding SRST signal on $procdff$1310 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$172_Y, Q = \reg_B_47, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1695 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_47, Q = \reg_B_47).
Adding SRST signal on $procdff$1311 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$167_Y, Q = \reg_C_47, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1697 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2058$101_Y, Q = \reg_C_47).
Adding SRST signal on $procdff$1312 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$162_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1699 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$1313 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$157_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1701 ($sdff) from module elementwise_add_core_18_18_48 (D = \valid_A_B, Q = \valid_C).
Adding SRST signal on $procdff$1314 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $procmux$897_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1703 ($sdff) from module dsp_signed_mac_18_13_23_32 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$1315 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $procmux$892_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1705 ($sdff) from module dsp_signed_mac_18_13_23_32 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$1316 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $procmux$887_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1707 ($sdff) from module dsp_signed_mac_18_13_23_32 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$1317 ($dff) from module dsp_signed_mac_18_13_23_32 (D = \ax, Q = \reg_ax, rval = 18'000000000000000000).
Adding SRST signal on $procdff$1318 ($dff) from module dsp_signed_mac_18_13_23_32 (D = \ay, Q = \reg_ay, rval = 13'0000000000000).
Adding SRST signal on $procdff$1319 ($dff) from module dsp_signed_mac_18_13_23_32 (D = \az, Q = \reg_az, rval = 23'00000000000000000000000).
Adding SRST signal on $procdff$1320 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1444$51_Y, Q = \reg_res, rval = 0).
Adding SRST signal on $procdff$1322 ($dff) from module abs_unit_18 (D = $procmux$914_Y, Q = \out_reg, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1713 ($sdff) from module abs_unit_18 (D = $procmux$925_Y, Q = \out_reg).
Adding SRST signal on $procdff$1321 ($dff) from module abs_unit_18 (D = $procmux$919_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1715 ($sdff) from module abs_unit_18 (D = \i_valid, Q = \valid_reg).
Setting constant 1-bit at position 0 on $procdff$1391 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1391 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1391 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1391 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1391 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1391 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1391 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1391 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1391 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1391 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1391 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1391 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1391 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1385 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1385 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1385 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1385 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1385 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1385 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1385 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1385 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1385 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1385 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1385 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1385 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1385 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1389 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1389 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1389 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1389 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1389 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1389 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1389 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1389 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1389 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1389 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1389 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1389 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1389 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1384 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1384 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1384 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1384 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1384 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1384 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1384 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1384 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1384 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1384 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1384 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1384 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1384 ($dff) from module sigmoid_core_18_18_10_32_1.
Adding SRST signal on $procdff$1323 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$950_Y, Q = \x, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1717 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \i_x, Q = \x).
Adding SRST signal on $procdff$1324 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$945_Y, Q = \y, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1719 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \y_rounded [17:0], Q = \y).
Adding SRST signal on $procdff$1325 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$940_Y, Q = \valid_x, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1721 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \i_valid, Q = \valid_x).
Adding SRST signal on $procdff$1326 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$935_Y, Q = \valid_y, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1723 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \round_valid, Q = \valid_y).
Adding EN signal on $procdff$1327 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$928_Y, Q = \is_x_negative).
Setting constant 1-bit at position 0 on $procdff$1328 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1328 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1328 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1328 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1328 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1328 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1328 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1328 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1328 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1328 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1328 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1328 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1328 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1329 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1329 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1329 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1329 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1329 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1329 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1329 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1329 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1329 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1329 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1329 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1329 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1329 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1330 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1330 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1330 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1330 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1330 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1330 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1330 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1330 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1330 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1330 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1330 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1330 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1330 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1331 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1331 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1331 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1331 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1331 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1331 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1331 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1331 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1331 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1331 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1331 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1331 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1331 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1332 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1332 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1332 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1332 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1332 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1332 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1332 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1332 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1332 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1332 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1332 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1332 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1332 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1333 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1333 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1333 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1333 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1333 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1333 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1333 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1333 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1333 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1333 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1333 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1333 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1333 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1334 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1334 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1334 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1334 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1334 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1334 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1334 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1334 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1334 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1334 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1334 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1334 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1334 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1335 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1335 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1335 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1335 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1335 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1335 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1335 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1335 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1335 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1335 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1335 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1335 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1335 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1336 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1336 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1336 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1336 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1336 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1336 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1336 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1336 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1336 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1336 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1336 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1336 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1336 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1337 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1337 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1337 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1337 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1337 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1337 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1337 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1337 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1337 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1337 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1337 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1337 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1337 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1338 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1338 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1338 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1338 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1338 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1338 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1338 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1338 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1338 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1338 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1338 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1338 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1338 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1339 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1339 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1339 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1339 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1339 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1339 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1339 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1339 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1339 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1339 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1339 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1339 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1339 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1340 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1340 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1340 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1340 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1340 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1340 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1340 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1340 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1340 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1340 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1340 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1340 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1340 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1341 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1341 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1341 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1341 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1341 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1341 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1341 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1341 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1341 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1341 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1341 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1341 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1341 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1342 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1342 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1342 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1342 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1342 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1342 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1342 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1342 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1342 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1342 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1342 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1342 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1342 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1343 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1343 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1343 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1343 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1343 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1343 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1343 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1343 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1343 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1343 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1343 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1343 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1343 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1344 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1344 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1344 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1344 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1344 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1344 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1344 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1344 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1344 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1344 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1344 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1344 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1344 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1345 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1345 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1345 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1345 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1345 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1345 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1345 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1345 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1345 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1345 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1345 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1345 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1345 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1346 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1346 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1346 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1346 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1346 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1346 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1346 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1346 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1346 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1346 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1346 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1346 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1346 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1347 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1347 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1347 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1347 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1347 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1347 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1347 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1347 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1347 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1347 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1347 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1347 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1347 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1348 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1348 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1348 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1348 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1348 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1348 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1348 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1348 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1348 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1348 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1348 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1348 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1348 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1349 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1349 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1349 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1349 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1349 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1349 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1349 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1349 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1349 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1349 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1349 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1349 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1349 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1350 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1350 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1350 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1350 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1350 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1350 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1350 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1350 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1350 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1350 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1350 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1350 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1350 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1351 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1351 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1351 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1351 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1351 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1351 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1351 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1351 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1351 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1351 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1351 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1351 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1351 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1352 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1352 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1352 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1352 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1352 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1352 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1352 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1352 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1352 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1352 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1352 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1352 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1352 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1353 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1353 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1353 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1353 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1353 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1353 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1353 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1353 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1353 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1353 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1353 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1353 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1353 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1354 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1354 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1354 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1354 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1354 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1354 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1354 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1354 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1354 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1354 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1354 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1354 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1354 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1355 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1355 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1355 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1355 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1355 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1355 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1355 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1355 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1355 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1355 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1355 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1355 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1355 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1356 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1356 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1356 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1356 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1356 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1356 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1356 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1356 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1356 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1356 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1356 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1356 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1356 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1357 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1357 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1357 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1357 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1357 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1357 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1357 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1357 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1357 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1357 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1357 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1357 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1357 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1358 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1358 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1358 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1358 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1358 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1358 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1358 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1358 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1358 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1358 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1358 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1358 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1358 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1359 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1359 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1359 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1359 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1359 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1359 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1359 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1359 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1359 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1359 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1359 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1359 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1359 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1360 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1360 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1360 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1360 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1360 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1360 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1360 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1360 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1360 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1360 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1360 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1360 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1360 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1361 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1361 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1361 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1361 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1361 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1361 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1361 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1361 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1361 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1361 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1361 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1361 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1361 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1362 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1362 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1362 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1362 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1362 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1362 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1362 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1362 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1362 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1362 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1362 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1362 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1362 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1363 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1363 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1363 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1363 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1363 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1363 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1363 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1363 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1363 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1363 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1363 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1363 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1363 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1364 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1364 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1364 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1364 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1364 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1364 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1364 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1364 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1364 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1364 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1364 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1364 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1364 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1365 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1365 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1365 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1365 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1365 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1365 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1365 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1365 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1365 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1365 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1365 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1365 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1365 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1366 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1366 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1366 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1366 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1366 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1366 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1366 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1366 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1366 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1366 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1366 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1366 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1366 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1367 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1367 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1367 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1367 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1367 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1367 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1367 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1367 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1367 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1367 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1367 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1367 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1367 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1368 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1368 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1368 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1368 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1368 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1368 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1368 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1368 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1368 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1368 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1368 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1368 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1368 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1369 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1369 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1369 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1369 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1369 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1369 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1369 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1369 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1369 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1369 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1369 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1369 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1369 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1370 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1370 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1370 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1370 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1370 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1370 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1370 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1370 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1370 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1370 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1370 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1370 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1370 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1371 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1371 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1371 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1371 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1371 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1371 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1371 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1371 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1371 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1371 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1371 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1371 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1371 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1372 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1372 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1372 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1372 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1372 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1372 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1372 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1372 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1372 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1372 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1372 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1372 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1372 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1373 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1373 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1373 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1373 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1373 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1373 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1373 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1373 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1373 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1373 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1373 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1373 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1373 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1374 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1374 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1374 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1374 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1374 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1374 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1374 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1374 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1374 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1374 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1374 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1374 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1374 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1375 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1375 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1375 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1375 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1375 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1375 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1375 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1375 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1375 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1375 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1375 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1375 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1375 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1376 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1376 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1376 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1376 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1376 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1376 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1376 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1376 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1376 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1376 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1376 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1376 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1376 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1377 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1377 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1377 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1377 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1377 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1377 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1377 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1377 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1377 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1377 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1377 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1377 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1377 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1388 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1388 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1388 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1388 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1388 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1388 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1388 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1388 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1388 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1388 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1388 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1388 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1388 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1379 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1379 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1379 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1379 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1379 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1379 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1379 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1379 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1379 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1379 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1379 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1379 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1379 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1380 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1380 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1380 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1380 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1380 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1380 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1380 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1380 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1380 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1380 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1380 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1380 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1380 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1381 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1381 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1381 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1381 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1381 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1381 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1381 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1381 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1381 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1381 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1381 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1381 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1381 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1387 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1387 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1387 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1387 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1387 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1387 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1387 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1387 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1387 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1387 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1387 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1387 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1387 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1383 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1383 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1383 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1383 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1383 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1383 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1383 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1383 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1383 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1383 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1383 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1383 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1383 ($dff) from module sigmoid_core_18_18_10_32_1.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \shift_register_unit_1_3..
Finding unused cells or wires in module \fp_rounding_unit_1_32_11..
Finding unused cells or wires in module \elementwise_add_core_18_18_48..
Finding unused cells or wires in module \dsp_signed_mac_18_13_23_32..
Finding unused cells or wires in module \abs_unit_18..
Finding unused cells or wires in module \sigmoid_core_18_18_10_32_1..
Finding unused cells or wires in module \output_activation_18_10_48_1..
Removed 334 unused cells and 1003 unused wires.
<suppressed ~343 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module abs_unit_18.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module elementwise_add_core_18_18_48.
Optimizing module fp_rounding_unit_1_32_11.
Optimizing module output_activation_18_10_48_1.
Optimizing module shift_register_unit_1_3.
Optimizing module sigmoid_core_18_18_10_32_1.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \abs_unit_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mac_18_13_23_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_48..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_32_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_activation_18_10_48_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_1_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sigmoid_core_18_18_10_32_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \abs_unit_18.
  Optimizing cells in module \dsp_signed_mac_18_13_23_32.
  Optimizing cells in module \elementwise_add_core_18_18_48.
  Optimizing cells in module \fp_rounding_unit_1_32_11.
  Optimizing cells in module \output_activation_18_10_48_1.
  Optimizing cells in module \shift_register_unit_1_3.
  Optimizing cells in module \sigmoid_core_18_18_10_32_1.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\abs_unit_18'.
Finding identical cells in module `\dsp_signed_mac_18_13_23_32'.
Finding identical cells in module `\elementwise_add_core_18_18_48'.
Finding identical cells in module `\fp_rounding_unit_1_32_11'.
Finding identical cells in module `\output_activation_18_10_48_1'.
Finding identical cells in module `\shift_register_unit_1_3'.
Finding identical cells in module `\sigmoid_core_18_18_10_32_1'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \abs_unit_18..
Finding unused cells or wires in module \dsp_signed_mac_18_13_23_32..
Finding unused cells or wires in module \elementwise_add_core_18_18_48..
Finding unused cells or wires in module \fp_rounding_unit_1_32_11..
Finding unused cells or wires in module \output_activation_18_10_48_1..
Finding unused cells or wires in module \shift_register_unit_1_3..
Finding unused cells or wires in module \sigmoid_core_18_18_10_32_1..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module abs_unit_18.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module elementwise_add_core_18_18_48.
Optimizing module fp_rounding_unit_1_32_11.
Optimizing module output_activation_18_10_48_1.
Optimizing module shift_register_unit_1_3.
Optimizing module sigmoid_core_18_18_10_32_1.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== abs_unit_18 ===

   Number of wires:                 11
   Number of wire bits:             96
   Number of public wires:          10
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                           18
     $neg                           18
     $sdffe                         19

=== dsp_signed_mac_18_13_23_32 ===

   Number of wires:                 18
   Number of wire bits:            244
   Number of public wires:          16
   Number of public wire bits:     180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                           32
     $mul                           32
     $sdff                          86
     $sdffe                          3

=== elementwise_add_core_18_18_48 ===

   Number of wires:                345
   Number of wire bits:           6057
   Number of public wires:         297
   Number of public wire bits:    5193
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                195
     $add                          864
     $and                            1
     $sdffe                       2594

=== fp_rounding_unit_1_32_11 ===

   Number of wires:                 15
   Number of wire bits:            232
   Number of public wires:          14
   Number of public wire bits:     200
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           32
     $mux                           32
     $sdffe                         88

=== output_activation_18_10_48_1 ===

   Number of wires:                345
   Number of wire bits:           4425
   Number of public wires:         345
   Number of public wire bits:    4425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $and                            1

=== shift_register_unit_1_3 ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe                          3

=== sigmoid_core_18_18_10_32_1 ===

   Number of wires:                191
   Number of wire bits:           1991
   Number of public wires:          92
   Number of public wire bits:    1117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and                            1
     $dffe                           1
     $eq                           155
     $ge                            32
     $logic_not                      5
     $mux                          901
     $not                            1
     $reduce_and                     2
     $sdffe                         38
     $sub                           32

=== design hierarchy ===

   output_activation_18_10_48_1      1
     elementwise_add_core_18_18_48      0
     sigmoid_core_18_18_10_32_1      0
       abs_unit_18                   0
       dsp_signed_mac_18_13_23_32      0
       fp_rounding_unit_1_32_11      0
       shift_register_unit_1_3       0

   Number of wires:                345
   Number of wire bits:           4425
   Number of public wires:         345
   Number of public wire bits:    4425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $and                            1

End of script. Logfile hash: 8b9d6c6e0d, CPU: user 0.51s system 0.01s, MEM: 27.47 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 17% 2x read_verilog (0 sec), 17% 2x opt_clean (0 sec), ...
