{"max_resources":[227120,454240,1220,342],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[24256,20822,143,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[885,5309,10,0],"details":[{"text":"Global interconnect for 13 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"}]},{"name":"MatrixMult","total_kernel_resources":[131973,124464,708,72],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":98}]],"type":"function","total_percent":[79.0668,58.1072,27.4005,58.0328,21.0526],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[545,432,15,0]},{"name":"Function overhead","type":"resource","data":[1866,1660,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"SGEMM_Kernel_3.cl:98 (A_local)","type":"resource","data":[0,0,52,0],"details":[{"Total replication":62,"Number of banks":1,"Bank depth":"32 words","Additional information":[{"text":"Requested size 1024 bytes, implemented size 63488 bytes, replicated 62 times total, stall-free, 2 reads and 1 write. ","type":"text"},{"text":"Replicated 31 times to efficiently support multiple simultaneous workgroups. This replication resulted in 3.71 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this replication factor.","type":"text"},{"text":"Replicated 2 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses.","type":"text"},{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Local memory":"Good but replicated","Implemented size":"63488 bytes","Bank width":"256 bits","type":"table","Requested size":"1024 bytes"}]},{"name":"SGEMM_Kernel_3.cl:99 (B_local)","type":"resource","data":[132,1024,28,0],"details":[{"Total replication":31,"Number of banks":"4 (banked on lowest dimension)","Bank depth":"64 words","Additional information":[{"text":"Requested size 1024 bytes, implemented size 31744 bytes, replicated 31 times total, <b>stallable</b>, 8 reads and 8 writes. ","type":"text","details":[{"text":"Reduce the number of write accesses or fix banking to make this memory system stall-free. Banking may be improved by using compile-time known indexing on lowest array dimension.","type":"text"}]},{"text":"Replicated 31 times to efficiently support multiple simultaneous workgroups. This replication resulted in 3.50 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this replication factor.","type":"text"},{"text":"Banked on lowest dimension into 4 separate banks.","type":"text"},{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Local memory":"Potentially inefficient configuration","Implemented size":"31744 bytes","Bank width":"32 bits","Requested size":"1024 bytes","Clock":"Running memory at 2x clock to support more concurrent ports","type":"table"}]},{"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:110","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":110}]],"replace_name":"true","type":"resource","data":[66,0,0,2],"children":[{"count":1,"name":"32-bit Integer Multiply","data":[66,0,0,2],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":110}]],"type":"resource"}]},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":113}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:113","children":[{"count":2,"name":"32-bit Integer Add","data":[66,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":113}]],"type":"resource"}],"data":[66,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":120}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:120","children":[{"count":1,"name":"Integer Compare","data":[11,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":120}]],"type":"resource"}],"data":[11,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":121}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:121","children":[{"count":1,"name":"Load","data":[294,395,13,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":121}]],"type":"resource"},{"count":9,"name":"Select","data":[68.6667,42.6667,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":121}]],"type":"resource"}],"data":[362.6667,437.6667,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":126}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:126","children":[{"count":2,"name":"Integer Compare","data":[70,2,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":126}]],"type":"resource"},{"count":2,"name":"32-bit Integer Add","data":[66,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":126}]],"type":"resource"}],"data":[136,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":132}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:132","children":[{"count":16,"name":"32-bit Integer Add","data":[528,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":132}]],"type":"resource"},{"count":1,"name":"32-bit Integer Multiply","data":[66,0,0,2],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":132}]],"type":"resource"}],"data":[594,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":145}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:145","children":[{"count":2,"name":"32-bit Integer Add","data":[66,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":145}]],"type":"resource"},{"count":1,"name":"32-bit Integer Multiply","data":[66,0,0,2],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":145}]],"type":"resource"},{"count":1,"name":"Load","data":[4033,4584,43,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":145}]],"type":"resource"},{"count":8,"name":"Store","data":[656,1736,8,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":145}]],"type":"resource"}],"data":[4821,6320,51,2],"type":"resource"},{"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:144","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":144}]],"replace_name":"true","type":"resource","data":[55,3,0,0],"children":[{"count":4,"name":"Integer Compare","data":[44,3,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":144}]],"type":"resource"},{"count":1,"name":"Or","data":[11,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":144}]],"type":"resource"}]},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":157}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:157","children":[{"count":2,"name":"And","data":[1,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":157}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[22,2,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":157}]],"type":"resource"}],"data":[23,3,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":160}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:160","children":[{"count":2,"name":"And","data":[1,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":160}]],"type":"resource"},{"count":4,"name":"Or","data":[0.5,0.5,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":160}]],"type":"resource"}],"data":[1.5,1.5,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":133}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:133","children":[{"count":1,"name":"Integer Compare","data":[11,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":133}]],"type":"resource"}],"data":[11,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":134}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:134","children":[{"count":15,"name":"And","data":[1,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":134}]],"type":"resource"},{"count":8,"name":"Integer Compare","data":[88,8,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":134}]],"type":"resource"}],"data":[89,9,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":135}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:135","children":[{"count":9,"name":"Load","data":[16089,21780,215,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":135}]],"type":"resource"},{"count":24,"name":"Select","data":[516,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":135}]],"type":"resource"},{"count":1,"name":"Store","data":[11.3333,8,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":135}]],"type":"resource"}],"data":[16616.3,21788,215,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":138}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:138","children":[{"count":1,"name":"Store","data":[11.3333,8,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":138}]],"type":"resource"}],"data":[11.3333,8,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":142}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:142","children":[{"count":8,"name":"Load","data":[12056,17196,172,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":142}]],"type":"resource"},{"count":16,"name":"Select","data":[308,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":142}]],"type":"resource"},{"count":1,"name":"Store","data":[11.3333,8,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":142}]],"type":"resource"}],"data":[12375.3,17204,172,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":148}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:148","children":[{"count":8,"name":"Or","data":[1,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":148}]],"type":"resource"}],"data":[1,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":173}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:173","children":[{"count":16,"name":"And","data":[96,8,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":173}]],"type":"resource"},{"count":8,"name":"Integer Compare","data":[88,8,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":173}]],"type":"resource"},{"count":8,"name":"Floating-point Compare","data":[728,50,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":173}]],"type":"resource"},{"count":24,"name":"Select","data":[274.286,36.5714,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":173}]],"type":"resource"}],"data":[1186.286,102.5714,0,0],"type":"resource"},{"name":"No Source Line","children":[{"count":3,"name":"State","data":[8175,9423,18,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":16,"name":"Floating-point Multiply","data":[4384,3840,0,16],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":1,"name":"Or","data":[1,1,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":26,"name":"Select","data":[832,832,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":9,"name":"And","data":[4,4,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":8,"name":"Floating-point Add","data":[7992,5744,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[90,5,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":1,"name":"Work-group limiter exit","data":[17,33,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":4,"name":"Xor","data":[1,1,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"}],"type":"resource","data":[21529,19883,18,16]},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":158}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:158","children":[{"count":1,"name":"Load","data":[69,132.5,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":158}]],"type":"resource"},{"count":24,"name":"Select","data":[170.2857,36.5714,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":158}]],"type":"resource"}],"data":[239.2857,169.0714,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":161}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:161","children":[{"count":1,"name":"Load","data":[69,132.5,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":161}]],"type":"resource"},{"count":24,"name":"Select","data":[170.2857,36.5714,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":161}]],"type":"resource"}],"data":[239.2857,169.0714,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":115}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:115","children":[{"count":16,"name":"Select","data":[66.2857,36.5714,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":115}]],"type":"resource"}],"data":[66.2857,36.5714,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":165}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:165","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":165}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[11,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":165}]],"type":"resource"}],"data":[44,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":167}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:167","children":[{"count":1,"name":"Integer Compare","data":[11,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":167}]],"type":"resource"},{"count":3,"name":"Or","data":[11,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":167}]],"type":"resource"}],"data":[22,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":168}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:168","children":[{"count":8,"name":"Floating-point Add","data":[7992,5744,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":168}]],"type":"resource"},{"count":8,"name":"Floating-point Multiply","data":[2192,1920,0,8],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":168}]],"type":"resource"},{"count":9,"name":"Load","data":[1125,1348.5,16,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":168}]],"type":"resource"},{"count":16,"name":"Select","data":[66.2857,36.5714,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":168}]],"type":"resource"}],"data":[11375.3,9049.07,16,8],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":170}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:170","children":[{"count":1,"name":"Integer Compare","data":[11,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":170}]],"type":"resource"},{"count":3,"name":"Or","data":[0.5,0.5,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":170}]],"type":"resource"}],"data":[11.5,1.5,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":172}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:172","children":[{"count":1,"name":"Load","data":[13,20.5,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":172}]],"type":"resource"},{"count":16,"name":"Select","data":[66.2857,36.5714,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":172}]],"type":"resource"}],"data":[79.2857,57.0714,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":174}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:174","children":[{"count":16,"name":"Select","data":[66.2857,36.5714,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":174}]],"type":"resource"}],"data":[66.2857,36.5714,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":185}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:185","children":[{"count":1,"name":"Integer Compare","data":[11,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":185}]],"type":"resource"}],"data":[11,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":186}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:186","children":[{"count":1,"name":"Load","data":[3105,4523,43,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":186}]],"type":"resource"},{"count":40,"name":"Select","data":[343.2,221.867,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":186}]],"type":"resource"}],"data":[3448.2,4744.87,43,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":198}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:198","children":[{"name":"SGEMM_Kernel_3.cl:198 > SGEMM_Kernel_3.cl:24","replace_name":true,"children":[{"count":8,"name":"Floating-point Compare","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":198}]],"type":"resource","data":[728,50,0,0]}],"data":[728,50,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":198},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":24}]],"type":"resource"},{"replace_name":true,"name":"SGEMM_Kernel_3.cl:198 > SGEMM_Kernel_3.cl:25","data":[551.2,221.867,0,0],"children":[{"count":48,"name":"Select","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":198}]],"type":"resource","data":[551.2,221.867,0,0]}],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":198},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":25}]],"type":"resource"}],"data":[1279.2,271.867,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:199","children":[{"name":"SGEMM_Kernel_3.cl:199 > SGEMM_Kernel_3.cl:67 > \nSGEMM_Kernel_3.cl:48","replace_name":true,"children":[{"count":8,"name":"Xor","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[88,0,0,0]}],"data":[88,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":67},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":48}]],"type":"resource"},{"replace_name":true,"name":"SGEMM_Kernel_3.cl:199 > SGEMM_Kernel_3.cl:67 > \nSGEMM_Kernel_3.cl:52 > SGEMM_Kernel_3.cl:34","data":[6922.67,3469.33,0,4],"children":[{"count":8,"name":"'expf' Function Call","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[6490.67,3205.33,0,4]},{"count":8,"name":"And","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[88,0,0,0]},{"count":8,"name":"Integer Compare","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[88,8,0,0]},{"count":8,"name":"Select","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[256,256,0,0]}],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":67},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":52},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":34}]],"type":"resource"},{"replace_name":true,"name":"SGEMM_Kernel_3.cl:199 > SGEMM_Kernel_3.cl:67 > \nSGEMM_Kernel_3.cl:53","data":[24096,20008,40,28],"children":[{"count":8,"name":"Floating-point Add","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[7992,5744,0,0]},{"count":8,"name":"Floating-point Divide","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[8112,8520,40,28]},{"count":8,"name":"Floating-point Subtract","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[7992,5744,0,0]}],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":67},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":53}]],"type":"resource"},{"replace_name":true,"name":"SGEMM_Kernel_3.cl:199 > SGEMM_Kernel_3.cl:68","data":[8207.2,5837.87,0,0],"children":[{"count":8,"name":"Floating-point Add","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[7992,5744,0,0]},{"count":32,"name":"Select","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[215.2,93.8667,0,0]}],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":67},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":48}]],"type":"resource"}],"data":[39313.87,29315.2,40,32],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":200}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:200","children":[{"name":"SGEMM_Kernel_3.cl:200 > SGEMM_Kernel_3.cl:52 > \nSGEMM_Kernel_3.cl:34","replace_name":true,"children":[{"count":8,"name":"'expf' Function Call","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":200}]],"type":"resource","data":[6490.67,3205.33,0,4]}],"data":[6490.67,3205.33,0,4],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":200},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":52},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":34}]],"type":"resource"},{"replace_name":true,"name":"SGEMM_Kernel_3.cl:200 > SGEMM_Kernel_3.cl:53","data":[145.867,93.8667,0,0],"children":[{"count":24,"name":"Select","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":200}]],"type":"resource","data":[145.867,93.8667,0,0]}],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":200},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":52},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":34}]],"type":"resource"}],"data":[6636.537,3299.1967,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":201}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:201","children":[{"name":"SGEMM_Kernel_3.cl:201 > SGEMM_Kernel_3.cl:34","replace_name":true,"children":[{"count":8,"name":"'expf' Function Call","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":201}]],"type":"resource","data":[6490.67,3205.33,0,4]},{"count":16,"name":"Select","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":201}]],"type":"resource","data":[93.8667,93.8667,0,0]}],"data":[6584.53,3299.2,0,4],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":201},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":34}]],"type":"resource"}],"data":[6584.53,3299.2,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":207}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:207","children":[{"count":1,"name":"Floating-point Add","data":[999,718,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":207}]],"type":"resource"},{"count":1,"name":"Load","data":[294,395,13,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":207}]],"type":"resource"},{"count":1,"name":"Store","data":[289,1582,16,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":207}]],"type":"resource"}],"data":[1582,2695,29,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":210}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:210","children":[{"count":1,"name":"64-bit Integer Add","data":[65,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":210}]],"type":"resource"},{"count":1,"name":"64-bit Integer Multiply","data":[66,0,0,2],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":210}]],"type":"resource"},{"count":1,"name":"Store","data":[345,2436,16,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":210}]],"type":"resource"}],"data":[476,2436,16,2],"type":"resource"}],"data":[131972.9515,124463.9988,708,72],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Achieved kernel vectorization: 8","type":"text"}],"compute_units":1}],"data":[157113.9515,150594.9988,861,72],"total_percent":[94.7152,69.1766,33.1532,70.5738,21.0526],"total":[157114,150595,861,72],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}