#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Dec 29 00:53:15 2022
# Process ID: 20704
# Current directory: C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.runs/synth_1/top.vds
# Journal file: C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.runs/synth_1\vivado.jou
# Running On: DESKTOP-SJTLRAL, OS: Windows, CPU Frequency: 2196 MHz, CPU Physical cores: 4, Host memory: 11753 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.867 ; gain = 8.316
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20656
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1281.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/top.v:18]
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/i2c_master.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/i2c_master.v:86]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (0#1) [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/i2c_master.v:7]
INFO: [Synth 8-6157] synthesizing module 'clkgen_200kHz' [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/clk_gen200KHz.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clkgen_200kHz' (0#1) [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/clk_gen200KHz.v:6]
INFO: [Synth 8-6157] synthesizing module 'seg7' [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/seg7.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/seg7.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/seg7.v:80]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/seg7.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/top.v:18]
WARNING: [Synth 8-7137] Register counter_reg in module i2c_master has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/i2c_master.v:23]
WARNING: [Synth 8-7137] Register clk_reg_reg in module i2c_master has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/i2c_master.v:24]
WARNING: [Synth 8-7137] Register o_bit_reg in module i2c_master has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/i2c_master.v:93]
WARNING: [Synth 8-7137] Register tMSB_reg in module i2c_master has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/i2c_master.v:142]
WARNING: [Synth 8-7137] Register tLSB_reg in module i2c_master has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/i2c_master.v:195]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1281.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1281.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1281.867 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1281.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/constrs_1/new/const_temp_sensor.xdc]
Finished Parsing XDC File [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/constrs_1/new/const_temp_sensor.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/constrs_1/new/const_temp_sensor.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1281.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1281.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1281.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1281.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1281.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                POWER_UP |                            00000 |                            00000
                   START |                            00001 |                            00001
              SEND_ADDR6 |                            01101 |                            00010
              SEND_ADDR5 |                            01010 |                            00011
              SEND_ADDR4 |                            01011 |                            00100
              SEND_ADDR3 |                            11100 |                            00101
              SEND_ADDR2 |                            11010 |                            00110
              SEND_ADDR1 |                            10111 |                            00111
              SEND_ADDR0 |                            11000 |                            01000
                 SEND_RW |                            11011 |                            01001
                 REC_ACK |                            10110 |                            01010
                REC_MSB7 |                            10100 |                            01011
                REC_MSB6 |                            00110 |                            01100
                REC_MSB5 |                            00101 |                            01101
                REC_MSB4 |                            00010 |                            01110
                REC_MSB3 |                            00011 |                            01111
                REC_MSB2 |                            01111 |                            10000
                REC_MSB1 |                            01100 |                            10001
                REC_MSB0 |                            01001 |                            10010
                SEND_ACK |                            00111 |                            10011
                REC_LSB7 |                            01000 |                            10100
                REC_LSB6 |                            11001 |                            10101
                REC_LSB5 |                            10011 |                            10110
                REC_LSB4 |                            10001 |                            10111
                REC_LSB3 |                            10010 |                            11000
                REC_LSB2 |                            10101 |                            11001
                REC_LSB1 |                            10000 |                            11010
                REC_LSB0 |                            01110 |                            11011
                    NACK |                            00100 |                            11100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'i2c_master'
WARNING: [Synth 8-327] inferring latch for variable 'SEG_reg' [C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.srcs/sources_1/new/seg7.v:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1281.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	  29 Input   12 Bit        Muxes := 1     
	  29 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 3     
	  14 Input    7 Bit        Muxes := 1     
	  29 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  29 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 7     
	  14 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1281.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 1281.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 1281.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 1281.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 1281.875 ; gain = 0.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 1281.875 ; gain = 0.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 1281.875 ; gain = 0.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 1281.875 ; gain = 0.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 1281.875 ; gain = 0.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 1281.875 ; gain = 0.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     7|
|3     |LUT1   |     4|
|4     |LUT2   |    18|
|5     |LUT3   |    10|
|6     |LUT4   |    13|
|7     |LUT5   |    20|
|8     |LUT6   |   108|
|9     |MUXF7  |    22|
|10    |MUXF8  |     7|
|11    |FDCE   |    15|
|12    |FDPE   |     7|
|13    |FDRE   |    45|
|14    |LD     |     7|
|15    |IBUF   |     2|
|16    |IOBUF  |     1|
|17    |OBUF   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 1281.875 ; gain = 0.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:01:54 . Memory (MB): peak = 1281.875 ; gain = 0.008
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:02:02 . Memory (MB): peak = 1281.875 ; gain = 0.008
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1293.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1298.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE: 7 instances

Synth Design complete, checksum: a29dc5d
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:02:19 . Memory (MB): peak = 1298.605 ; gain = 16.738
INFO: [Common 17-1381] The checkpoint 'C:/Users/vishwajeet/Temp_Sensor_I2C/Temp_Sensor_I2C.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 29 00:55:54 2022...
