description: Confirm add the chipBoundary layer to check boundary DRC for test chip.
input_files:
- ${CHECKLIST_ROOT}/IP_project_folder/reports/pv/Calibre_DRC.rep
- ${CHECKLIST_ROOT}/IP_project_folder/reports/pv/Pegasus_DRC.rep
requirements:
  pattern_items:
  - Chip_Boundary
  value: 1
waivers:
  value: 0
  waive_items:
  - 'Explanation: Chip_Boundary layer check is informational during pre-layout phase'
