<root versionMajor = "1" versionMinor = "5">
  <kernel name="TinyYOLOHW" language="c" vlnv="xilinx.com:hls:TinyYOLOHW:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="none" hwControlProtocol="ap_ctrl_hs">
    <ports>
      <port name="AXI_IN" mode="read_only" dataWidth="512" portType="stream"/>
      <port name="AXI_OUT" mode="write_only" dataWidth="512" portType="stream"/>
      <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x50" dataWidth="32"/>
    </ports>
    <args>
      <arg id="0" name="img_width" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x10" size="0x4" type="unsigned int"/>
      <arg id="1" name="in_channels" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x18" size="0x4" type="unsigned int"/>
      <arg id="2" name="out_channels" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x20" size="0x4" type="unsigned int"/>
      <arg id="3" name="quant_M" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x28" size="0x4" type="unsigned int"/>
      <arg id="4" name="quant_n" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x30" size="0x4" type="unsigned int"/>
      <arg id="5" name="isMaxpool" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x38" size="0x4" type="unsigned int"/>
      <arg id="6" name="is_1x1" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x40" size="0x4" type="unsigned int"/>
      <arg id="7" name="stride" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x48" size="0x4" type="unsigned int"/>
      <arg id="8" name="axi_in" addressQualifier="4" port="AXI_IN" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0, &apos;8&apos;, false&gt;, 0&gt;&amp;" memSize="0x40" origName="axi_in" origUse="variable"/>
      <arg id="9" name="axi_out" addressQualifier="4" port="AXI_OUT" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0, &apos;8&apos;, false&gt;, 0&gt;&amp;" memSize="0x40" origName="axi_out" origUse="variable"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
