[03/22 00:57:31      0s] 
[03/22 00:57:31      0s] Cadence Innovus(TM) Implementation System.
[03/22 00:57:31      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/22 00:57:31      0s] 
[03/22 00:57:31      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[03/22 00:57:31      0s] Options:	
[03/22 00:57:31      0s] Date:		Fri Mar 22 00:57:31 2024
[03/22 00:57:31      0s] Host:		cad17 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU E5520 @ 2.27GHz 8192KB)
[03/22 00:57:31      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/22 00:57:31      0s] 
[03/22 00:57:31      0s] License:
[03/22 00:57:32      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[03/22 00:57:32      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/22 00:57:50     17s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[03/22 00:57:50     17s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[03/22 00:57:50     17s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[03/22 00:57:50     17s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[03/22 00:57:50     17s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[03/22 00:57:50     17s] @(#)CDS: CPE v17.11-s095
[03/22 00:57:50     17s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[03/22 00:57:50     17s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[03/22 00:57:50     17s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/22 00:57:50     17s] @(#)CDS: RCDB 11.10
[03/22 00:57:50     17s] --- Running on cad17 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU E5520 @ 2.27GHz 8192KB) ---
[03/22 00:57:50     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_11214_cad17_r2945050_HVVoRk.

[03/22 00:57:50     17s] Change the soft stacksize limit to 0.2%RAM (23 mbytes). Set global soft_stack_size_limit to change the value.
[03/22 00:57:51     18s] 
[03/22 00:57:51     18s] **INFO:  MMMC transition support version v31-84 
[03/22 00:57:51     18s] 
[03/22 00:57:51     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/22 00:57:51     18s] <CMD> suppressMessage ENCEXT-2799
[03/22 00:57:52     18s] <CMD> getDrawView
[03/22 00:57:52     18s] <CMD> loadWorkspace -name Physical
[03/22 00:57:52     18s] <CMD> win
[03/22 00:58:53     24s] <CMD> encMessage warning 0
[03/22 00:58:53     24s] Suppress "**WARN ..." messages.
[03/22 00:58:53     24s] <CMD> encMessage debug 0
[03/22 00:58:53     24s] <CMD> encMessage info 0
[03/22 00:58:53     24s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/22 00:58:53     24s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[03/22 00:58:53     24s] To increase the message display limit, refer to the product command reference manual.
[03/22 00:58:53     24s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[03/22 00:58:53     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/22 00:58:53     24s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:58:53     24s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:58:53     24s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:58:53     24s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:58:53     24s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:58:53     24s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:58:53     24s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:58:53     24s] Loading view definition file from /home/raid7_2/user12/r2945050/ICDLab/HW4/DBS/CTS.dat/viewDefinition.tcl
[03/22 00:58:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_generic_core_ss1p62v125c.lib)
[03/22 00:58:55     26s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSC' is not defined in the library. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
[03/22 00:58:55     26s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSD' is not defined in the library. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
[03/22 00:58:55     26s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSC' is not defined in the library. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
[03/22 00:58:55     26s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSD' is not defined in the library. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
[03/22 00:58:56     27s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_generic_core_ff1p98vm40c.lib)
[03/22 00:58:56     27s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSC' is not defined in the library. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
[03/22 00:58:56     27s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSD' is not defined in the library. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
[03/22 00:58:56     27s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSC' is not defined in the library. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
[03/22 00:58:56     27s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSD' is not defined in the library. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
[03/22 00:58:56     27s] *** End library_loading (cpu=0.05min, real=0.05min, mem=23.6M, fe_cpu=0.46min, fe_real=1.42min, fe_mem=553.1M) ***
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[03/22 00:58:56     27s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/22 00:58:56     27s] To increase the message display limit, refer to the product command reference manual.
[03/22 00:58:57     28s] *** Netlist is unique.
[03/22 00:58:57     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/22 00:58:57     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/22 00:58:57     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/22 00:58:57     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/22 00:58:57     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/22 00:58:57     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/22 00:58:57     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/22 00:58:57     28s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/22 00:58:57     28s] Loading preference file /home/raid7_2/user12/r2945050/ICDLab/HW4/DBS/CTS.dat/gui.pref.tcl ...
[03/22 00:58:57     28s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/22 00:58:57     28s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[03/22 00:58:58     29s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/22 00:59:11     31s] <CMD> setDrawView place
[03/22 00:59:15     31s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/22 00:59:42     34s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[03/22 00:59:42     34s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[03/22 00:59:42     34s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[03/22 00:59:42     34s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[03/22 00:59:42     34s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[03/22 00:59:42     34s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 1
[03/22 00:59:42     34s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/22 00:59:42     34s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/22 00:59:42     34s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/22 00:59:42     34s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[03/22 00:59:42     34s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[03/22 00:59:42     34s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[03/22 00:59:42     34s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/22 00:59:42     34s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/22 00:59:42     34s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/22 00:59:42     34s] Running Native NanoRoute ...
[03/22 00:59:42     34s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[03/22 00:59:42     34s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 737.23 (MB), peak = 737.23 (MB)
[03/22 00:59:42     34s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/22 00:59:42     34s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[03/22 00:59:42     34s] #**INFO: setDesignMode -flowEffort standard
[03/22 00:59:42     34s] #**INFO: mulit-cut via swapping is disabled by user.
[03/22 00:59:42     34s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/22 00:59:42     34s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/22 00:59:42     34s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/22 00:59:42     34s] Core basic site is core_5040
[03/22 00:59:42     34s] Estimated cell power/ground rail width = 0.866 um
[03/22 00:59:42     34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 00:59:42     34s] Begin checking placement ... (start mem=950.1M, init mem=956.1M)
[03/22 00:59:42     34s] IO instance overlap:98
[03/22 00:59:42     34s] *info: Placed = 380            (Fixed = 2)
[03/22 00:59:42     34s] *info: Unplaced = 0           
[03/22 00:59:42     34s] Placement Density:0.92%(9846/1065832)
[03/22 00:59:42     34s] Placement Density (including fixed std cells):0.92%(9846/1065832)
[03/22 00:59:42     34s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=956.1M)
[03/22 00:59:42     34s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/22 00:59:42     34s] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/22 00:59:42     34s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[03/22 00:59:42     34s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[03/22 00:59:42     34s] 
[03/22 00:59:42     34s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/22 00:59:42     34s] *** Changed status on (3) nets in Clock.
[03/22 00:59:42     34s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=956.1M) ***
[03/22 00:59:42     34s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.24 (MB), peak = 744.30 (MB)
[03/22 00:59:42     34s] 
[03/22 00:59:42     34s] globalDetailRoute
[03/22 00:59:42     34s] 
[03/22 00:59:42     34s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[03/22 00:59:42     34s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[03/22 00:59:42     34s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/22 00:59:42     34s] #setNanoRouteMode -routeInsertAntennaDiode true
[03/22 00:59:42     34s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/22 00:59:42     34s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[03/22 00:59:42     34s] #setNanoRouteMode -routeWithSiDriven true
[03/22 00:59:42     34s] #setNanoRouteMode -routeWithTimingDriven true
[03/22 00:59:42     34s] #Start globalDetailRoute on Fri Mar 22 00:59:42 2024
[03/22 00:59:42     34s] #
[03/22 00:59:42     34s] #Generating timing data, please wait...
[03/22 00:59:42     34s] #515 total nets, 3 already routed, 3 will ignore in trialRoute
[03/22 00:59:42     34s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[03/22 00:59:42     35s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/22 00:59:43     35s] #Reporting timing...
[03/22 00:59:43     35s] AAE_INFO: Cdb files are: 
[03/22 00:59:43     35s]  	/home/raid7_2/user12/r2945050/ICDLab/HW4/DBS/CTS.dat/libs/mmmc/u18_ss.cdb
[03/22 00:59:43     35s] 	/home/raid7_2/user12/r2945050/ICDLab/HW4/DBS/CTS.dat/libs/mmmc/u18_ff.cdb
[03/22 00:59:43     35s]  
[03/22 00:59:43     35s] Start AAE Lib Loading. (MEM=1020.9)
[03/22 00:59:45     36s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[03/22 00:59:45     36s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[03/22 00:59:45     36s] End AAE Lib Loading. (MEM=1285.61 CPU=0:00:01.5 Real=0:00:02.0)
[03/22 00:59:45     36s] End AAE Lib Interpolated Model. (MEM=1285.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 00:59:45     37s] First Iteration Infinite Tw... 
[03/22 00:59:45     37s] Total number of fetched objects 515
[03/22 00:59:45     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 00:59:45     37s] End delay calculation. (MEM=1340.25 CPU=0:00:00.2 REAL=0:00:00.0)
[03/22 00:59:45     37s] #Normalized TNS: 1000.00 10.00 0.00 0.00 0.00 0.00
[03/22 00:59:45     37s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 874.69 (MB), peak = 911.23 (MB)
[03/22 00:59:45     37s] #Library Standard Delay: 53.60ps
[03/22 00:59:45     37s] #Slack threshold: 107.20ps
[03/22 00:59:46     37s] #*** Analyzed 0 timing critical paths
[03/22 00:59:46     37s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 875.08 (MB), peak = 911.23 (MB)
[03/22 00:59:51     42s] #Stage 3: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 880.00 (MB), peak = 911.23 (MB)
[03/22 00:59:51     42s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[03/22 00:59:51     42s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 880.30 (MB), peak = 911.23 (MB)
[03/22 00:59:51     42s] #
[03/22 00:59:51     42s] #*** Enable low timing-driven effort with mode 0.
[03/22 00:59:51     42s] #Dump tif for version 2.1
[03/22 00:59:52     43s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/22 00:59:52     43s] #Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:09, memory = 823.52 (MB), peak = 911.23 (MB)
[03/22 00:59:52     43s] #Done generating timing data.
[03/22 00:59:52     43s] ### Net info: total nets: 532
[03/22 00:59:52     43s] ### Net info: dirty nets: 1
[03/22 00:59:52     43s] ### Net info: marked as disconnected nets: 0
[03/22 00:59:52     43s] ### Net info: fully routed nets: 3
[03/22 00:59:52     43s] ### Net info: trivial (single pin) nets: 0
[03/22 00:59:52     43s] ### Net info: unrouted nets: 529
[03/22 00:59:52     43s] ### Net info: re-extraction nets: 0
[03/22 00:59:52     43s] ### Net info: ignored nets: 0
[03/22 00:59:52     43s] ### Net info: skip routing nets: 0
[03/22 00:59:52     43s] ### import route signature (0) =  294807372
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN clk_p_i in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_a_i[0] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_a_i[1] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_a_i[2] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_a_i[3] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_a_i[4] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_a_i[5] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_a_i[6] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_a_i[7] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_b_i[0] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_b_i[1] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_b_i[2] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_b_i[3] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_b_i[4] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_b_i[5] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_b_i[6] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_b_i[7] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_o[0] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_o[10] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (NRDB-733) PIN data_o[11] in CELL_VIEW CHIP does not have physical port.
[03/22 00:59:52     43s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[03/22 00:59:52     43s] #To increase the message display limit, refer to the product command reference manual.
[03/22 00:59:52     43s] #Start reading timing information from file .timing_file_11214.tif.gz ...
[03/22 00:59:52     43s] #Read in timing information for 37 ports, 417 instances from timing file .timing_file_11214.tif.gz.
[03/22 00:59:52     43s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[03/22 00:59:52     43s] #RTESIG:78da8d93314fc330108599f915a794a14834f125766c8f4542742aa82a5da300a68d48e3
[03/22 00:59:52     43s] #       ca7140f0eb39558c552ede2c7f7e77eff93cbbd93d6c20419d222e7a614485b0dea0163a
[03/22 00:59:52     43s] #       c7458e4a65a82b3a7ab94fae67374fcf5ba904e109ccfb189a6e7f0743ef02f42e46dadd
[03/22 00:59:52     43s] #       fe33da42520fd113165de8eaf073912bcb023eeab677307ff5bebdc8685410c3308ae406
[03/22 00:59:52     43s] #       922c1e4f59d375fe6be8abe88e27ea3a4759bdd5efe420e4961a57a25aed767ef3997575
[03/22 00:59:52     43s] #       e7831fa2abe85af5bb7a7c5e6296c6e648aa5570271f22a6efe32eb546102989d282f947
[03/22 00:59:52     43s] #       ebeb7899b394d8a1d91f1839ab26c91961b840cc845c4d6940c2bce9a2dbbb701921838b
[03/22 00:59:52     43s] #       5c5053826dca94a026710630552c6705423e41cf0acd85617102c2466aa5e49192459404
[03/22 00:59:52     43s] #       55a425ef8b5e90d3d20524adff1e9f2a6b901d056b2d570c054d67b25c6f1fd6ebe57845
[03/22 00:59:52     43s] #       447a9309f38e856623c5c2f28c4484e4ec912928d5f9c3b2e1a3347c20d2e204261f61ae
[03/22 00:59:52     43s] #       fe00f0b9a91f
[03/22 00:59:52     43s] #
[03/22 00:59:52     43s] #RTESIG:78da8d93314fc330108599f915a794a14834f125766c8f4542742aa82a5da300a68d48e3
[03/22 00:59:52     43s] #       ca7140f0eb39558c552ede2c7f7e77eff93cbbd93d6c20419d222e7a614485b0dea0163a
[03/22 00:59:52     43s] #       c7458e4a65a82b3a7ab94fae67374fcf5ba904e109ccfb189a6e7f0743ef02f42e46dadd
[03/22 00:59:52     43s] #       fe33da42520fd113165de8eaf073912bcb023eeab677307ff5bebdc8685410c3308ae406
[03/22 00:59:52     43s] #       922c1e4f59d375fe6be8abe88e27ea3a4759bdd5efe420e4961a57a25aed767ef3997575
[03/22 00:59:52     43s] #       e7831fa2abe85af5bb7a7c5e6296c6e648aa5570271f22a6efe32eb546102989d282f947
[03/22 00:59:52     43s] #       ebeb7899b394d8a1d91f1839ab26c91961b840cc845c4d6940c2bce9a2dbbb701921838b
[03/22 00:59:52     43s] #       5c5053826dca94a026710630552c6705423e41cf0acd85617102c2466aa5e49192459404
[03/22 00:59:52     43s] #       55a425ef8b5e90d3d20524adff1e9f2a6b901d056b2d570c054d67b25c6f1fd6ebe57845
[03/22 00:59:52     43s] #       447a9309f38e856623c5c2f28c4484e4ec912928d5f9c3b2e1a3347c20d2e204261f61ae
[03/22 00:59:52     43s] #       fe00f0b9a91f
[03/22 00:59:52     43s] #
[03/22 00:59:52     43s] #Start routing data preparation on Fri Mar 22 00:59:52 2024
[03/22 00:59:52     43s] #
[03/22 00:59:52     43s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.240.
[03/22 00:59:52     43s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.280.
[03/22 00:59:52     43s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.240.
[03/22 00:59:52     43s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.280.
[03/22 00:59:52     43s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.280.
[03/22 00:59:52     43s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.280.
[03/22 00:59:52     43s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.280.
[03/22 00:59:52     43s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.280.
[03/22 00:59:52     43s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.280.
[03/22 00:59:52     43s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.280.
[03/22 00:59:52     43s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.280.
[03/22 00:59:52     43s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.280.
[03/22 00:59:52     43s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.280.
[03/22 00:59:52     43s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.280.
[03/22 00:59:52     43s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.280.
[03/22 00:59:52     43s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.280.
[03/22 00:59:52     43s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.280.
[03/22 00:59:52     43s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 1.200.
[03/22 00:59:52     43s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.280.
[03/22 00:59:52     43s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 1.200.
[03/22 00:59:52     43s] #Minimum voltage of a net in the design = 0.000.
[03/22 00:59:52     43s] #Maximum voltage of a net in the design = 1.980.
[03/22 00:59:52     43s] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 00:59:52     43s] #Voltage range [1.620 - 1.980] has 1 net.
[03/22 00:59:52     43s] #Voltage range [0.000 - 1.980] has 530 nets.
[03/22 00:59:53     44s] # metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
[03/22 00:59:53     44s] # metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[03/22 00:59:53     44s] # metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[03/22 00:59:53     44s] # metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[03/22 00:59:53     44s] # metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[03/22 00:59:53     44s] # metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
[03/22 00:59:53     44s] #Regenerating Ggrids automatically.
[03/22 00:59:53     44s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
[03/22 00:59:53     44s] #Using automatically generated G-grids.
[03/22 00:59:53     44s] #Done routing data preparation.
[03/22 00:59:53     44s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 864.50 (MB), peak = 911.23 (MB)
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #Summary of active signal nets routing constraints set by OPT:
[03/22 00:59:53     44s] #	preferred routing layers      : 0
[03/22 00:59:53     44s] #	preferred routing layer effort: 0
[03/22 00:59:53     44s] #	preferred extra space         : 0
[03/22 00:59:53     44s] #	preferred multi-cut via       : 0
[03/22 00:59:53     44s] #	avoid detour                  : 0
[03/22 00:59:53     44s] #	expansion ratio               : 0
[03/22 00:59:53     44s] #	net priority                  : 0
[03/22 00:59:53     44s] #	s2s control                   : 0
[03/22 00:59:53     44s] #	avoid chaining                : 0
[03/22 00:59:53     44s] #	inst-based stacking via       : 0
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #Summary of active signal nets routing constraints set by USER:
[03/22 00:59:53     44s] #	preferred routing layers      : 0
[03/22 00:59:53     44s] #	preferred routing layer effort     : 0
[03/22 00:59:53     44s] #	preferred extra space              : 0
[03/22 00:59:53     44s] #	preferred multi-cut via            : 0
[03/22 00:59:53     44s] #	avoid detour                       : 0
[03/22 00:59:53     44s] #	net weight                         : 0
[03/22 00:59:53     44s] #	avoid chaining                     : 0
[03/22 00:59:53     44s] #	cell-based stacking via (required) : 0
[03/22 00:59:53     44s] #	cell-based stacking via (optional) : 0
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #Start timing driven prevention iteration
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #--------------------------------------------------------
[03/22 00:59:53     44s] # Summary of active signal nets routing constraints
[03/22 00:59:53     44s] #  Avoid Detour             : 0
[03/22 00:59:53     44s] #  Max Expansion Ratio      : 0
[03/22 00:59:53     44s] #  Cell-based Stacking Via  : 0
[03/22 00:59:53     44s] #  Inst-based Stacking Via  : 0
[03/22 00:59:53     44s] #  Prefer Extra Space       : 0
[03/22 00:59:53     44s] #  Prefer Multi-cut Via     : 0
[03/22 00:59:53     44s] #  S2s Control              : 0
[03/22 00:59:53     44s] #  Preferred Layer Effort   : 0
[03/22 00:59:53     44s] #  Bottom Preferred Layer
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #--------------------------------------------------------
[03/22 00:59:53     44s] #Done timing-driven prevention
[03/22 00:59:53     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 864.78 (MB), peak = 911.23 (MB)
[03/22 00:59:53     44s] #Merging special wires...
[03/22 00:59:53     44s] #Found 0 nets for post-route si or timing fixing.
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #Finished routing data preparation on Fri Mar 22 00:59:53 2024
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #Cpu time = 00:00:00
[03/22 00:59:53     44s] #Elapsed time = 00:00:00
[03/22 00:59:53     44s] #Increased memory = 0.23 (MB)
[03/22 00:59:53     44s] #Total memory = 865.01 (MB)
[03/22 00:59:53     44s] #Peak memory = 911.23 (MB)
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #Start global routing on Fri Mar 22 00:59:53 2024
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #Number of eco nets is 0
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #Start global routing data preparation on Fri Mar 22 00:59:53 2024
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #Start routing resource analysis on Fri Mar 22 00:59:53 2024
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #Routing resource analysis is done on Fri Mar 22 00:59:53 2024
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #  Resource Analysis:
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/22 00:59:53     44s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/22 00:59:53     44s] #  --------------------------------------------------------------
[03/22 00:59:53     44s] #  metal1         H        1840         783       30800    34.10%
[03/22 00:59:53     44s] #  metal2         V        1667         717       30800    33.97%
[03/22 00:59:53     44s] #  metal3         H        1845         778       30800    33.97%
[03/22 00:59:53     44s] #  metal4         V        1648         736       30800    40.85%
[03/22 00:59:53     44s] #  metal5         H        1835         788       30800    40.42%
[03/22 00:59:53     44s] #  metal6         V         416         179       30800    34.41%
[03/22 00:59:53     44s] #  --------------------------------------------------------------
[03/22 00:59:53     44s] #  Total                   9254      30.07%      184800    36.29%
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #  4 nets (0.75%) with 1 preferred extra spacing.
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #Global routing data preparation is done on Fri Mar 22 00:59:53 2024
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 867.00 (MB), peak = 911.23 (MB)
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 867.79 (MB), peak = 911.23 (MB)
[03/22 00:59:53     44s] #
[03/22 00:59:53     44s] #Skip 1/2 round for no nets in the round...
[03/22 00:59:53     44s] #Route nets in 2/2 round...
[03/22 00:59:53     44s] #start global routing iteration 1...
[03/22 00:59:54     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 890.79 (MB), peak = 911.23 (MB)
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #start global routing iteration 2...
[03/22 00:59:54     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 895.51 (MB), peak = 911.23 (MB)
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #Total number of trivial nets (e.g. < 2 pins) = 54 (skipped).
[03/22 00:59:54     45s] #Total number of routable nets = 478.
[03/22 00:59:54     45s] #Total number of nets in the design = 532.
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #475 routable nets have only global wires.
[03/22 00:59:54     45s] #3 routable nets have only detail routed wires.
[03/22 00:59:54     45s] #3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #Routed nets constraints summary:
[03/22 00:59:54     45s] #-----------------------------
[03/22 00:59:54     45s] #        Rules   Unconstrained  
[03/22 00:59:54     45s] #-----------------------------
[03/22 00:59:54     45s] #      Default             475  
[03/22 00:59:54     45s] #-----------------------------
[03/22 00:59:54     45s] #        Total             475  
[03/22 00:59:54     45s] #-----------------------------
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #Routing constraints summary of the whole design:
[03/22 00:59:54     45s] #------------------------------------------------
[03/22 00:59:54     45s] #        Rules   Pref Extra Space   Unconstrained  
[03/22 00:59:54     45s] #------------------------------------------------
[03/22 00:59:54     45s] #      Default                  3             475  
[03/22 00:59:54     45s] #------------------------------------------------
[03/22 00:59:54     45s] #        Total                  3             475  
[03/22 00:59:54     45s] #------------------------------------------------
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #                 OverCon          
[03/22 00:59:54     45s] #                  #Gcell    %Gcell
[03/22 00:59:54     45s] #     Layer           (1)   OverCon
[03/22 00:59:54     45s] #  --------------------------------
[03/22 00:59:54     45s] #  metal1        0(0.00%)   (0.00%)
[03/22 00:59:54     45s] #  metal2        0(0.00%)   (0.00%)
[03/22 00:59:54     45s] #  metal3        0(0.00%)   (0.00%)
[03/22 00:59:54     45s] #  metal4        0(0.00%)   (0.00%)
[03/22 00:59:54     45s] #  metal5        0(0.00%)   (0.00%)
[03/22 00:59:54     45s] #  metal6        0(0.00%)   (0.00%)
[03/22 00:59:54     45s] #  --------------------------------
[03/22 00:59:54     45s] #     Total      0(0.00%)   (0.00%)
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/22 00:59:54     45s] #  Overflow after GR: 0.00% H + 0.00% V
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] [hotspot] +------------+---------------+---------------+
[03/22 00:59:54     45s] [hotspot] |            |   max hotspot | total hotspot |
[03/22 00:59:54     45s] [hotspot] +------------+---------------+---------------+
[03/22 00:59:54     45s] [hotspot] | normalized |          0.00 |          0.00 |
[03/22 00:59:54     45s] [hotspot] +------------+---------------+---------------+
[03/22 00:59:54     45s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 00:59:54     45s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/22 00:59:54     45s] #Complete Global Routing.
[03/22 00:59:54     45s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 00:59:54     45s] #Total wire length = 56446 um.
[03/22 00:59:54     45s] #Total half perimeter of net bounding box = 56178 um.
[03/22 00:59:54     45s] #Total wire length on LAYER metal1 = 7174 um.
[03/22 00:59:54     45s] #Total wire length on LAYER metal2 = 27038 um.
[03/22 00:59:54     45s] #Total wire length on LAYER metal3 = 21514 um.
[03/22 00:59:54     45s] #Total wire length on LAYER metal4 = 720 um.
[03/22 00:59:54     45s] #Total wire length on LAYER metal5 = 0 um.
[03/22 00:59:54     45s] #Total wire length on LAYER metal6 = 0 um.
[03/22 00:59:54     45s] #Total number of vias = 2383
[03/22 00:59:54     45s] #Up-Via Summary (total 2383):
[03/22 00:59:54     45s] #           
[03/22 00:59:54     45s] #-----------------------
[03/22 00:59:54     45s] # metal1           1364
[03/22 00:59:54     45s] # metal2            921
[03/22 00:59:54     45s] # metal3             98
[03/22 00:59:54     45s] #-----------------------
[03/22 00:59:54     45s] #                  2383 
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #Total number of involved regular nets 123
[03/22 00:59:54     45s] #Maximum src to sink distance  1027.1
[03/22 00:59:54     45s] #Average of max src_to_sink distance  163.6
[03/22 00:59:54     45s] #Average of ave src_to_sink distance  127.1
[03/22 00:59:54     45s] #Max overcon = 0 track.
[03/22 00:59:54     45s] #Total overcon = 0.00%.
[03/22 00:59:54     45s] #Worst layer Gcell overcon rate = 0.00%.
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #Global routing statistics:
[03/22 00:59:54     45s] #Cpu time = 00:00:00
[03/22 00:59:54     45s] #Elapsed time = 00:00:00
[03/22 00:59:54     45s] #Increased memory = 30.87 (MB)
[03/22 00:59:54     45s] #Total memory = 895.94 (MB)
[03/22 00:59:54     45s] #Peak memory = 911.23 (MB)
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #Finished global routing on Fri Mar 22 00:59:54 2024
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] ### route signature (4) = 1018534440
[03/22 00:59:54     45s] ### violation signature (2) = 1905142130
[03/22 00:59:54     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 868.65 (MB), peak = 911.23 (MB)
[03/22 00:59:54     45s] #Start Track Assignment.
[03/22 00:59:54     45s] #Done with 655 horizontal wires in 2 hboxes and 682 vertical wires in 2 hboxes.
[03/22 00:59:54     45s] #Done with 118 horizontal wires in 2 hboxes and 134 vertical wires in 2 hboxes.
[03/22 00:59:54     45s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #Track assignment summary:
[03/22 00:59:54     45s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/22 00:59:54     45s] #------------------------------------------------------------------------
[03/22 00:59:54     45s] # metal1      7192.90 	  0.11%  	  0.00% 	  0.11%
[03/22 00:59:54     45s] # metal2     27031.20 	  0.07%  	  0.00% 	  0.06%
[03/22 00:59:54     45s] # metal3     20761.68 	  0.03%  	  0.00% 	  0.02%
[03/22 00:59:54     45s] # metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[03/22 00:59:54     45s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[03/22 00:59:54     45s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[03/22 00:59:54     45s] #------------------------------------------------------------------------
[03/22 00:59:54     45s] # All       54985.78  	  0.06% 	  0.00% 	  0.00%
[03/22 00:59:54     45s] #Complete Track Assignment.
[03/22 00:59:54     45s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 00:59:54     45s] #Total wire length = 57515 um.
[03/22 00:59:54     45s] #Total half perimeter of net bounding box = 56178 um.
[03/22 00:59:54     45s] #Total wire length on LAYER metal1 = 7993 um.
[03/22 00:59:54     45s] #Total wire length on LAYER metal2 = 26922 um.
[03/22 00:59:54     45s] #Total wire length on LAYER metal3 = 21880 um.
[03/22 00:59:54     45s] #Total wire length on LAYER metal4 = 720 um.
[03/22 00:59:54     45s] #Total wire length on LAYER metal5 = 0 um.
[03/22 00:59:54     45s] #Total wire length on LAYER metal6 = 0 um.
[03/22 00:59:54     45s] #Total number of vias = 2383
[03/22 00:59:54     45s] #Up-Via Summary (total 2383):
[03/22 00:59:54     45s] #           
[03/22 00:59:54     45s] #-----------------------
[03/22 00:59:54     45s] # metal1           1364
[03/22 00:59:54     45s] # metal2            921
[03/22 00:59:54     45s] # metal3             98
[03/22 00:59:54     45s] #-----------------------
[03/22 00:59:54     45s] #                  2383 
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] ### route signature (8) = 1580645776
[03/22 00:59:54     45s] ### violation signature (6) = 1905142130
[03/22 00:59:54     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 871.15 (MB), peak = 911.23 (MB)
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #number of short segments in preferred routing layers
[03/22 00:59:54     45s] #	
[03/22 00:59:54     45s] #	
[03/22 00:59:54     45s] #
[03/22 00:59:54     45s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/22 00:59:54     45s] #Cpu time = 00:00:02
[03/22 00:59:54     45s] #Elapsed time = 00:00:02
[03/22 00:59:54     45s] #Increased memory = 18.61 (MB)
[03/22 00:59:54     45s] #Total memory = 868.59 (MB)
[03/22 00:59:54     45s] #Peak memory = 911.23 (MB)
[03/22 00:59:54     45s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/22 00:59:55     46s] #
[03/22 00:59:55     46s] #Start Detail Routing..
[03/22 00:59:55     46s] #start initial detail routing ...
[03/22 01:00:01     52s] #   number of violations = 0
[03/22 01:00:01     52s] #1 out of 769 instances (0.1%) need to be verified(marked ipoed), dirty area=0.0%.
[03/22 01:00:01     52s] #0.1% of the total area is being checked for drcs
[03/22 01:00:01     52s] #0.1% of the total area was checked
[03/22 01:00:01     52s] #   number of violations = 0
[03/22 01:00:01     52s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 894.91 (MB), peak = 911.23 (MB)
[03/22 01:00:01     52s] #start 1st optimization iteration ...
[03/22 01:00:01     52s] #   number of violations = 0
[03/22 01:00:01     52s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 894.99 (MB), peak = 911.23 (MB)
[03/22 01:00:01     52s] #Complete Detail Routing.
[03/22 01:00:01     52s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:00:01     52s] #Total wire length = 58239 um.
[03/22 01:00:01     52s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal1 = 9865 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal2 = 28136 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal3 = 19519 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal4 = 720 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:00:01     52s] #Total number of vias = 2145
[03/22 01:00:01     52s] #Up-Via Summary (total 2145):
[03/22 01:00:01     52s] #           
[03/22 01:00:01     52s] #-----------------------
[03/22 01:00:01     52s] # metal1           1384
[03/22 01:00:01     52s] # metal2            710
[03/22 01:00:01     52s] # metal3             51
[03/22 01:00:01     52s] #-----------------------
[03/22 01:00:01     52s] #                  2145 
[03/22 01:00:01     52s] #
[03/22 01:00:01     52s] #Total number of DRC violations = 0
[03/22 01:00:01     52s] ### route signature (15) =  969764761
[03/22 01:00:01     52s] ### violation signature (13) = 1905142130
[03/22 01:00:01     52s] #Cpu time = 00:00:07
[03/22 01:00:01     52s] #Elapsed time = 00:00:07
[03/22 01:00:01     52s] #Increased memory = 4.23 (MB)
[03/22 01:00:01     52s] #Total memory = 872.83 (MB)
[03/22 01:00:01     52s] #Peak memory = 911.23 (MB)
[03/22 01:00:01     52s] #
[03/22 01:00:01     52s] #start routing for process antenna violation fix ...
[03/22 01:00:01     52s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/22 01:00:01     52s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 874.11 (MB), peak = 911.23 (MB)
[03/22 01:00:01     52s] #
[03/22 01:00:01     52s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:00:01     52s] #Total wire length = 58239 um.
[03/22 01:00:01     52s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal1 = 9865 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal2 = 28136 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal3 = 19519 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal4 = 720 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:00:01     52s] #Total number of vias = 2145
[03/22 01:00:01     52s] #Up-Via Summary (total 2145):
[03/22 01:00:01     52s] #           
[03/22 01:00:01     52s] #-----------------------
[03/22 01:00:01     52s] # metal1           1384
[03/22 01:00:01     52s] # metal2            710
[03/22 01:00:01     52s] # metal3             51
[03/22 01:00:01     52s] #-----------------------
[03/22 01:00:01     52s] #                  2145 
[03/22 01:00:01     52s] #
[03/22 01:00:01     52s] #Total number of DRC violations = 0
[03/22 01:00:01     52s] #Total number of net violated process antenna rule = 0
[03/22 01:00:01     52s] #
[03/22 01:00:01     52s] ### route signature (18) =  969764761
[03/22 01:00:01     52s] ### violation signature (16) = 1905142130
[03/22 01:00:01     52s] #
[03/22 01:00:01     52s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:00:01     52s] #Total wire length = 58239 um.
[03/22 01:00:01     52s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal1 = 9865 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal2 = 28136 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal3 = 19519 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal4 = 720 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:00:01     52s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:00:01     52s] #Total number of vias = 2145
[03/22 01:00:01     52s] #Up-Via Summary (total 2145):
[03/22 01:00:01     52s] #           
[03/22 01:00:01     52s] #-----------------------
[03/22 01:00:01     52s] # metal1           1384
[03/22 01:00:01     52s] # metal2            710
[03/22 01:00:01     52s] # metal3             51
[03/22 01:00:01     52s] #-----------------------
[03/22 01:00:01     52s] #                  2145 
[03/22 01:00:01     52s] #
[03/22 01:00:01     52s] #Total number of DRC violations = 0
[03/22 01:00:01     52s] #Total number of net violated process antenna rule = 0
[03/22 01:00:01     52s] #
[03/22 01:00:01     52s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/22 01:00:02     53s] #
[03/22 01:00:02     53s] #Start Post Route wire spreading..
[03/22 01:00:02     53s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/22 01:00:02     53s] #
[03/22 01:00:02     53s] #Start DRC checking..
[03/22 01:00:04     55s] #   number of violations = 0
[03/22 01:00:04     55s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 895.62 (MB), peak = 911.23 (MB)
[03/22 01:00:04     55s] #CELL_VIEW CHIP,init has no DRC violation.
[03/22 01:00:04     55s] #Total number of DRC violations = 0
[03/22 01:00:04     55s] #Total number of net violated process antenna rule = 0
[03/22 01:00:04     55s] ### route signature (24) = 1049799369
[03/22 01:00:04     55s] ### violation signature (22) = 1905142130
[03/22 01:00:04     55s] #
[03/22 01:00:04     55s] #Start data preparation for wire spreading...
[03/22 01:00:04     55s] #
[03/22 01:00:04     55s] #Data preparation is done on Fri Mar 22 01:00:04 2024
[03/22 01:00:04     55s] #
[03/22 01:00:04     55s] #
[03/22 01:00:04     55s] #Start Post Route Wire Spread.
[03/22 01:00:04     55s] #Done with 171 horizontal wires in 3 hboxes and 129 vertical wires in 3 hboxes.
[03/22 01:00:04     55s] #Complete Post Route Wire Spread.
[03/22 01:00:04     55s] #
[03/22 01:00:04     55s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:00:04     55s] #Total wire length = 58562 um.
[03/22 01:00:04     55s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:00:04     55s] #Total wire length on LAYER metal1 = 9936 um.
[03/22 01:00:04     55s] #Total wire length on LAYER metal2 = 28276 um.
[03/22 01:00:04     55s] #Total wire length on LAYER metal3 = 19629 um.
[03/22 01:00:04     55s] #Total wire length on LAYER metal4 = 720 um.
[03/22 01:00:04     55s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:00:04     55s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:00:04     55s] #Total number of vias = 2145
[03/22 01:00:04     55s] #Up-Via Summary (total 2145):
[03/22 01:00:04     55s] #           
[03/22 01:00:04     55s] #-----------------------
[03/22 01:00:04     55s] # metal1           1384
[03/22 01:00:04     55s] # metal2            710
[03/22 01:00:04     55s] # metal3             51
[03/22 01:00:04     55s] #-----------------------
[03/22 01:00:04     55s] #                  2145 
[03/22 01:00:04     55s] #
[03/22 01:00:04     55s] ### route signature (27) =  988941096
[03/22 01:00:04     55s] ### violation signature (25) = 1905142130
[03/22 01:00:04     55s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/22 01:00:04     55s] #
[03/22 01:00:04     55s] #Start DRC checking..
[03/22 01:00:07     58s] #   number of violations = 0
[03/22 01:00:07     58s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 888.45 (MB), peak = 911.23 (MB)
[03/22 01:00:07     58s] #CELL_VIEW CHIP,init has no DRC violation.
[03/22 01:00:07     58s] #Total number of DRC violations = 0
[03/22 01:00:07     58s] #Total number of net violated process antenna rule = 0
[03/22 01:00:07     58s] ### route signature (32) =  918177862
[03/22 01:00:07     58s] ### violation signature (30) = 1905142130
[03/22 01:00:07     58s] #   number of violations = 0
[03/22 01:00:07     58s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 874.93 (MB), peak = 911.23 (MB)
[03/22 01:00:07     58s] #CELL_VIEW CHIP,init has no DRC violation.
[03/22 01:00:07     58s] #Total number of DRC violations = 0
[03/22 01:00:07     58s] #Total number of net violated process antenna rule = 0
[03/22 01:00:07     58s] #Post Route wire spread is done.
[03/22 01:00:07     58s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:00:07     58s] #Total wire length = 58562 um.
[03/22 01:00:07     58s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:00:07     58s] #Total wire length on LAYER metal1 = 9936 um.
[03/22 01:00:07     58s] #Total wire length on LAYER metal2 = 28276 um.
[03/22 01:00:07     58s] #Total wire length on LAYER metal3 = 19629 um.
[03/22 01:00:07     58s] #Total wire length on LAYER metal4 = 720 um.
[03/22 01:00:07     58s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:00:07     58s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:00:07     58s] #Total number of vias = 2145
[03/22 01:00:07     58s] #Up-Via Summary (total 2145):
[03/22 01:00:07     58s] #           
[03/22 01:00:07     58s] #-----------------------
[03/22 01:00:07     58s] # metal1           1384
[03/22 01:00:07     58s] # metal2            710
[03/22 01:00:07     58s] # metal3             51
[03/22 01:00:07     58s] #-----------------------
[03/22 01:00:07     58s] #                  2145 
[03/22 01:00:07     58s] #
[03/22 01:00:07     58s] ### route signature (34) =  918177862
[03/22 01:00:07     58s] ### violation signature (32) = 1905142130
[03/22 01:00:07     58s] #detailRoute Statistics:
[03/22 01:00:07     58s] #Cpu time = 00:00:13
[03/22 01:00:07     58s] #Elapsed time = 00:00:13
[03/22 01:00:07     58s] #Increased memory = 4.99 (MB)
[03/22 01:00:07     58s] #Total memory = 873.58 (MB)
[03/22 01:00:07     58s] #Peak memory = 911.23 (MB)
[03/22 01:00:07     58s] ### export route signature (35) =  918177862
[03/22 01:00:07     58s] ### export violation signature (33) = 1905142130
[03/22 01:00:07     58s] #
[03/22 01:00:07     58s] #globalDetailRoute statistics:
[03/22 01:00:07     58s] #Cpu time = 00:00:23
[03/22 01:00:07     58s] #Elapsed time = 00:00:24
[03/22 01:00:07     58s] #Increased memory = 136.85 (MB)
[03/22 01:00:07     58s] #Total memory = 881.15 (MB)
[03/22 01:00:07     58s] #Peak memory = 911.23 (MB)
[03/22 01:00:07     58s] #Number of warnings = 41
[03/22 01:00:07     58s] #Total number of warnings = 44
[03/22 01:00:07     58s] #Number of fails = 0
[03/22 01:00:07     58s] #Total number of fails = 0
[03/22 01:00:07     58s] #Complete globalDetailRoute on Fri Mar 22 01:00:07 2024
[03/22 01:00:07     58s] #
[03/22 01:00:07     58s] 
[03/22 01:00:07     58s] detailRoute
[03/22 01:00:07     58s] 
[03/22 01:00:07     58s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[03/22 01:00:07     58s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[03/22 01:00:07     58s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/22 01:00:07     58s] #setNanoRouteMode -routeInsertAntennaDiode true
[03/22 01:00:07     58s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/22 01:00:07     58s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[03/22 01:00:07     58s] #setNanoRouteMode -routeWithSiDriven true
[03/22 01:00:07     58s] #setNanoRouteMode -routeWithTimingDriven true
[03/22 01:00:07     58s] #Start detailRoute on Fri Mar 22 01:00:07 2024
[03/22 01:00:07     58s] #
[03/22 01:00:07     58s] Updating RC grid for preRoute extraction ...
[03/22 01:00:07     58s] Initializing multi-corner capacitance tables ... 
[03/22 01:00:07     58s] Initializing multi-corner resistance tables ...
[03/22 01:00:07     58s] ### Net info: total nets: 532
[03/22 01:00:07     58s] ### Net info: dirty nets: 0
[03/22 01:00:07     58s] ### Net info: marked as disconnected nets: 0
[03/22 01:00:07     58s] ### Net info: fully routed nets: 478
[03/22 01:00:07     58s] ### Net info: trivial (single pin) nets: 0
[03/22 01:00:07     58s] ### Net info: unrouted nets: 54
[03/22 01:00:07     58s] ### Net info: re-extraction nets: 0
[03/22 01:00:07     58s] ### Net info: ignored nets: 0
[03/22 01:00:07     58s] ### Net info: skip routing nets: 0
[03/22 01:00:07     58s] ### import route signature (36) = 1831391601
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN clk_p_i in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_a_i[0] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_a_i[1] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_a_i[2] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_a_i[3] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_a_i[4] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_a_i[5] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_a_i[6] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_a_i[7] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_b_i[0] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_b_i[1] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_b_i[2] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_b_i[3] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_b_i[4] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_b_i[5] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_b_i[6] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_b_i[7] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_o[0] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_o[10] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (NRDB-733) PIN data_o[11] in CELL_VIEW CHIP does not have physical port.
[03/22 01:00:07     58s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[03/22 01:00:07     58s] #To increase the message display limit, refer to the product command reference manual.
[03/22 01:00:07     58s] #Start reading timing information from file .timing_file_11214.tif.gz ...
[03/22 01:00:07     58s] #Read in timing information for 37 ports, 417 instances from timing file .timing_file_11214.tif.gz.
[03/22 01:00:07     58s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[03/22 01:00:07     58s] #RTESIG:78da8d93c14fc32018c53dfb577ce976a8896bf9281438ce6471a76a96b96b531ddb1abb
[03/22 01:00:07     58s] #       b250aad1bf5e32af4b8163f9f5c1fbde6336dfad3690a0c810170391a446a8362888a0b8
[03/22 01:00:07     58s] #       a0c8798ea2f65b6f4fc9fd6cfef2ba45a20033725d901e3ad3b84718076d61d0ceb5fdf1
[03/22 01:00:07     58s] #       e19f639c78d904d2c159fff536231424cde88cc79cb67d637f6e726559c0a1e9060de9bb
[03/22 01:00:07     58s] #       31dd4d46200767c749844a487277bee46ddf9baf71a89d3e5fbc3b8aacfe68f6dea9a5ca
[03/22 01:00:07     58s] #       5f9c937abddb99cd67de37bdb16674baf6bfd5bfebe7d725e6996bcf5eb5b6fa62acc36c
[03/22 01:00:07     58s] #       3fed5208049279d1c0c484f2133bb5c753404ef12839193134594a6090b6bdd3476d6f23
[03/22 01:00:07     58s] #       fef60b4a4844e45296c0a338e92bc4839c220834424f11118a5e61042283086361a40c22
[03/22 01:00:07     58s] #       9c012fb232eccb2718d21205249df99eae8c9218ac0212a411902f5fb2acb6abaa5a4e9f
[03/22 01:00:07     58s] #       89e85389a833162238542c54986184459dc71021b91a0d81b40439fd3890f1ebdb0e4689
[03/22 01:00:07     58s] #       4caab00385110c9d60eefe00048ec0d9
[03/22 01:00:07     58s] #
[03/22 01:00:07     58s] #Merging special wires...
[03/22 01:00:07     58s] #Start routing data preparation on Fri Mar 22 01:00:07 2024
[03/22 01:00:07     58s] #
[03/22 01:00:07     58s] #Minimum voltage of a net in the design = 0.000.
[03/22 01:00:07     58s] #Maximum voltage of a net in the design = 1.980.
[03/22 01:00:07     58s] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 01:00:07     58s] #Voltage range [1.620 - 1.980] has 1 net.
[03/22 01:00:07     58s] #Voltage range [0.000 - 1.980] has 530 nets.
[03/22 01:00:07     58s] # metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
[03/22 01:00:07     58s] # metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[03/22 01:00:07     58s] # metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[03/22 01:00:07     58s] # metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[03/22 01:00:07     58s] # metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[03/22 01:00:07     58s] # metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
[03/22 01:00:07     58s] #Regenerating Ggrids automatically.
[03/22 01:00:07     58s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
[03/22 01:00:07     58s] #Using automatically generated G-grids.
[03/22 01:00:07     58s] #Done routing data preparation.
[03/22 01:00:07     58s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.17 (MB), peak = 911.23 (MB)
[03/22 01:00:07     58s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/22 01:00:08     59s] #
[03/22 01:00:08     59s] #Start Post Route wire spreading..
[03/22 01:00:08     59s] #
[03/22 01:00:08     59s] #Start data preparation for wire spreading...
[03/22 01:00:08     59s] #
[03/22 01:00:08     59s] #Data preparation is done on Fri Mar 22 01:00:08 2024
[03/22 01:00:08     59s] #
[03/22 01:00:08     59s] #
[03/22 01:00:08     59s] #Start Post Route Wire Spread.
[03/22 01:00:08     59s] #Done with 26 horizontal wires in 3 hboxes and 9 vertical wires in 3 hboxes.
[03/22 01:00:08     59s] #Complete Post Route Wire Spread.
[03/22 01:00:08     59s] #
[03/22 01:00:08     59s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:00:08     59s] #Total wire length = 58569 um.
[03/22 01:00:08     59s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:00:08     59s] #Total wire length on LAYER metal1 = 9941 um.
[03/22 01:00:08     59s] #Total wire length on LAYER metal2 = 28281 um.
[03/22 01:00:08     59s] #Total wire length on LAYER metal3 = 19627 um.
[03/22 01:00:08     59s] #Total wire length on LAYER metal4 = 720 um.
[03/22 01:00:08     59s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:00:08     59s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:00:08     59s] #Total number of vias = 2145
[03/22 01:00:08     59s] #Up-Via Summary (total 2145):
[03/22 01:00:08     59s] #           
[03/22 01:00:08     59s] #-----------------------
[03/22 01:00:08     59s] # metal1           1384
[03/22 01:00:08     59s] # metal2            710
[03/22 01:00:08     59s] # metal3             51
[03/22 01:00:08     59s] #-----------------------
[03/22 01:00:08     59s] #                  2145 
[03/22 01:00:08     59s] #
[03/22 01:00:08     59s] ### route signature (40) =  433591127
[03/22 01:00:08     59s] ### violation signature (37) = 1905142130
[03/22 01:00:08     59s] #   number of violations = 0
[03/22 01:00:08     59s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.36 (MB), peak = 911.23 (MB)
[03/22 01:00:08     59s] #CELL_VIEW CHIP,init has no DRC violation.
[03/22 01:00:08     59s] #Total number of DRC violations = 0
[03/22 01:00:08     59s] #Total number of net violated process antenna rule = 0
[03/22 01:00:08     59s] #Post Route wire spread is done.
[03/22 01:00:08     59s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:00:08     59s] #Total wire length = 58569 um.
[03/22 01:00:08     59s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:00:08     59s] #Total wire length on LAYER metal1 = 9941 um.
[03/22 01:00:08     59s] #Total wire length on LAYER metal2 = 28281 um.
[03/22 01:00:08     59s] #Total wire length on LAYER metal3 = 19627 um.
[03/22 01:00:08     59s] #Total wire length on LAYER metal4 = 720 um.
[03/22 01:00:08     59s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:00:08     59s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:00:08     59s] #Total number of vias = 2145
[03/22 01:00:08     59s] #Up-Via Summary (total 2145):
[03/22 01:00:08     59s] #           
[03/22 01:00:08     59s] #-----------------------
[03/22 01:00:08     59s] # metal1           1384
[03/22 01:00:08     59s] # metal2            710
[03/22 01:00:08     59s] # metal3             51
[03/22 01:00:08     59s] #-----------------------
[03/22 01:00:08     59s] #                  2145 
[03/22 01:00:08     59s] #
[03/22 01:00:08     59s] ### route signature (42) =  433591127
[03/22 01:00:08     59s] ### violation signature (39) = 1905142130
[03/22 01:00:08     59s] ### export route signature (43) =  433591127
[03/22 01:00:08     59s] #
[03/22 01:00:08     59s] #detailRoute statistics:
[03/22 01:00:08     59s] #Cpu time = 00:00:01
[03/22 01:00:08     59s] #Elapsed time = 00:00:01
[03/22 01:00:08     59s] #Increased memory = 2.49 (MB)
[03/22 01:00:08     59s] #Total memory = 883.68 (MB)
[03/22 01:00:08     59s] #Peak memory = 911.23 (MB)
[03/22 01:00:08     59s] #Number of warnings = 21
[03/22 01:00:08     59s] #Total number of warnings = 65
[03/22 01:00:08     59s] #Number of fails = 0
[03/22 01:00:08     59s] #Total number of fails = 0
[03/22 01:00:08     59s] #Complete detailRoute on Fri Mar 22 01:00:08 2024
[03/22 01:00:08     59s] #
[03/22 01:00:08     59s] #routeDesign: cpu time = 00:00:24, elapsed time = 00:00:25, memory = 883.69 (MB), peak = 911.23 (MB)
[03/22 01:00:08     59s] 
[03/22 01:00:08     59s] *** Summary of all messages that are not suppressed in this session:
[03/22 01:00:08     59s] Severity  ID               Count  Summary                                  
[03/22 01:00:08     59s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/22 01:00:08     59s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[03/22 01:00:08     59s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[03/22 01:00:08     59s] WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
[03/22 01:00:08     59s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/22 01:00:08     59s] *** Message Summary: 6 warning(s), 0 error(s)
[03/22 01:00:08     59s] 
[03/22 01:00:08     59s] ### 
[03/22 01:00:08     59s] ###   Scalability Statistics
[03/22 01:00:08     59s] ### 
[03/22 01:00:08     59s] ### ------------------------+----------------+----------------+----------------+
[03/22 01:00:08     59s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[03/22 01:00:08     59s] ### ------------------------+----------------+----------------+----------------+
[03/22 01:00:08     59s] ###   Data Preparation      |        00:00:01|        00:00:01|             1.0|
[03/22 01:00:08     59s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[03/22 01:00:08     59s] ###   Track Assignment      |        00:00:00|        00:00:00|             1.0|
[03/22 01:00:08     59s] ###   Detail Routing        |        00:00:07|        00:00:07|             1.0|
[03/22 01:00:08     59s] ###   Antenna Fixing        |        00:00:01|        00:00:01|             1.0|
[03/22 01:00:08     59s] ###   Total                 |        00:00:24|        00:00:26|             1.0|
[03/22 01:00:08     59s] ### ------------------------+----------------+----------------+----------------+
[03/22 01:00:08     59s] ### 
[03/22 01:00:12     59s] <CMD> setLayerPreference violation -isVisible 1
[03/22 01:00:12     59s] <CMD> violationBrowser -all -no_display_false
[03/22 01:00:14     60s] <CMD_INTERNAL> violationBrowserClose
[03/22 01:00:42     63s] <CMD> setAnalysisMode -analysisType onChipVariation
[03/22 01:00:56     64s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/22 01:00:56     64s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[03/22 01:00:57     64s] Start to check current routing status for nets...
[03/22 01:00:57     64s] All nets are already routed correctly.
[03/22 01:00:57     64s] End to check current routing status for nets (mem=1228.0M)
[03/22 01:00:57     64s] Extraction called for design 'CHIP' of instances=769 and nets=532 using extraction engine 'preRoute' .
[03/22 01:00:57     64s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/22 01:00:57     64s] Type 'man IMPEXT-3530' for more detail.
[03/22 01:00:57     64s] PreRoute RC Extraction called for design CHIP.
[03/22 01:00:57     64s] RC Extraction called in multi-corner(2) mode.
[03/22 01:00:57     64s] RCMode: PreRoute
[03/22 01:00:57     64s]       RC Corner Indexes            0       1   
[03/22 01:00:57     64s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:00:57     64s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:00:57     64s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:00:57     64s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:00:57     64s] Shrink Factor                : 1.00000
[03/22 01:00:57     64s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 01:00:57     64s] Using capacitance table file ...
[03/22 01:00:57     64s] Updating RC grid for preRoute extraction ...
[03/22 01:00:57     64s] Initializing multi-corner capacitance tables ... 
[03/22 01:00:57     64s] Initializing multi-corner resistance tables ...
[03/22 01:00:57     64s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1228.020M)
[03/22 01:00:57     64s] Effort level <high> specified for reg2reg path_group
[03/22 01:00:57     64s] #################################################################################
[03/22 01:00:57     64s] # Design Stage: PostRoute
[03/22 01:00:57     64s] # Design Name: CHIP
[03/22 01:00:57     64s] # Design Mode: 90nm
[03/22 01:00:57     64s] # Analysis Mode: MMMC OCV 
[03/22 01:00:57     64s] # Parasitics Mode: No SPEF/RCDB
[03/22 01:00:57     64s] # Signoff Settings: SI Off 
[03/22 01:00:57     64s] #################################################################################
[03/22 01:00:57     64s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:00:57     64s] Calculate early delays in OCV mode...
[03/22 01:00:57     64s] Calculate late delays in OCV mode...
[03/22 01:00:57     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 1230.0M, InitMEM = 1230.0M)
[03/22 01:00:57     64s] Start delay calculation (fullDC) (1 T). (MEM=1230.03)
[03/22 01:00:57     64s] End AAE Lib Interpolated Model. (MEM=1254.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:00:57     64s] Total number of fetched objects 515
[03/22 01:00:57     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:00:57     64s] End delay calculation. (MEM=1338.54 CPU=0:00:00.2 REAL=0:00:00.0)
[03/22 01:00:57     64s] End delay calculation (fullDC). (MEM=1338.54 CPU=0:00:00.3 REAL=0:00:00.0)
[03/22 01:00:57     64s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1338.5M) ***
[03/22 01:00:57     65s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:05 mem=1338.5M)
[03/22 01:00:57     65s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.682  |  1.682  |  6.962  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   70    |   19    |   54    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.924%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[03/22 01:00:57     65s] Total CPU time: 0.79 sec
[03/22 01:00:57     65s] Total Real time: 1.0 sec
[03/22 01:00:57     65s] Total Memory Usage: 1283.300781 Mbytes
[03/22 01:01:15     66s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/22 01:01:15     66s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[03/22 01:01:15     66s] Start to check current routing status for nets...
[03/22 01:01:15     66s] All nets are already routed correctly.
[03/22 01:01:15     66s] End to check current routing status for nets (mem=1241.2M)
[03/22 01:01:15     66s] Effort level <high> specified for reg2reg path_group
[03/22 01:01:15     67s] #################################################################################
[03/22 01:01:15     67s] # Design Stage: PostRoute
[03/22 01:01:15     67s] # Design Name: CHIP
[03/22 01:01:15     67s] # Design Mode: 90nm
[03/22 01:01:15     67s] # Analysis Mode: MMMC OCV 
[03/22 01:01:15     67s] # Parasitics Mode: No SPEF/RCDB
[03/22 01:01:15     67s] # Signoff Settings: SI Off 
[03/22 01:01:15     67s] #################################################################################
[03/22 01:01:15     67s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:01:15     67s] Calculate late delays in OCV mode...
[03/22 01:01:15     67s] Calculate early delays in OCV mode...
[03/22 01:01:15     67s] Calculate late delays in OCV mode...
[03/22 01:01:15     67s] Calculate early delays in OCV mode...
[03/22 01:01:15     67s] Topological Sorting (REAL = 0:00:00.0, MEM = 1256.5M, InitMEM = 1256.5M)
[03/22 01:01:15     67s] Start delay calculation (fullDC) (1 T). (MEM=1256.52)
[03/22 01:01:15     67s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[03/22 01:01:15     67s] End AAE Lib Interpolated Model. (MEM=1280.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:01:16     67s] Total number of fetched objects 515
[03/22 01:01:16     67s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:01:16     67s] End delay calculation. (MEM=1347.57 CPU=0:00:00.2 REAL=0:00:01.0)
[03/22 01:01:16     67s] End delay calculation (fullDC). (MEM=1347.57 CPU=0:00:00.4 REAL=0:00:01.0)
[03/22 01:01:16     67s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1347.6M) ***
[03/22 01:01:16     67s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:07 mem=1347.6M)
[03/22 01:01:16     67s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min av_scan_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.187  |  0.187  |  1.802  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   35    |   19    |   16    |
+--------------------+---------+---------+---------+

Density: 0.924%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[03/22 01:01:16     67s] Total CPU time: 0.71 sec
[03/22 01:01:16     67s] Total Real time: 1.0 sec
[03/22 01:01:16     67s] Total Memory Usage: 1242.191406 Mbytes
[03/22 01:01:52     71s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[03/22 01:01:52     71s] <CMD> setDelayCalMode -engine default -siAware true
[03/22 01:01:52     71s] <CMD> optDesign -postRoute
[03/22 01:01:52     71s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 01:01:52     71s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/22 01:01:52     71s] #spOpts: mergeVia=F 
[03/22 01:01:52     71s] Core basic site is core_5040
[03/22 01:01:52     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 01:01:52     71s] #spOpts: mergeVia=F 
[03/22 01:01:52     71s] GigaOpt running with 1 threads.
[03/22 01:01:52     71s] Info: 1 threads available for lower-level modules during optimization.
[03/22 01:01:52     71s] #spOpts: mergeVia=F 
[03/22 01:01:52     71s] Effort level <high> specified for reg2reg path_group
[03/22 01:01:52     71s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[03/22 01:01:52     71s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[03/22 01:01:52     71s] 			Cell ZMA2GSD is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell ZMA2GSD is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell ZMA2GSC is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell ZMA2GSC is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell YA2GSD is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell YA2GSD is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell YA2GSC is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell YA2GSC is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell XMD is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell XMD is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell XMC is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell XMC is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell PUI is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell PUI is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell PDIX is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell PDIX is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell PDI is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell PDI is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell BHD1 is dont_touch but not dont_use
[03/22 01:01:52     71s] 			Cell BHD1 is dont_touch but not dont_use
[03/22 01:01:52     71s] 	...
[03/22 01:01:52     71s] 	Reporting only the 20 first cells found...
[03/22 01:01:52     71s] 
[03/22 01:01:52     71s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 927.9M, totSessionCpu=0:01:12 **
[03/22 01:01:52     71s] #Created 428 library cell signatures
[03/22 01:01:52     71s] #Created 532 NETS and 0 SPECIALNETS signatures
[03/22 01:01:52     71s] #Created 769 instance signatures
[03/22 01:01:52     71s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 928.02 (MB), peak = 952.89 (MB)
[03/22 01:01:52     71s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 928.18 (MB), peak = 952.89 (MB)
[03/22 01:01:52     71s] Begin checking placement ... (start mem=1260.5M, init mem=1260.5M)
[03/22 01:01:52     71s] IO instance overlap:98
[03/22 01:01:52     71s] *info: Placed = 380            (Fixed = 2)
[03/22 01:01:52     71s] *info: Unplaced = 0           
[03/22 01:01:52     71s] Placement Density:0.92%(9846/1065832)
[03/22 01:01:52     71s] Placement Density (including fixed std cells):0.92%(9846/1065832)
[03/22 01:01:52     71s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1260.5M)
[03/22 01:01:52     71s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/22 01:01:52     71s] Type 'man IMPEXT-3493' for more detail.
[03/22 01:01:52     71s]  Initial DC engine is -> aae
[03/22 01:01:52     71s]  
[03/22 01:01:52     71s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/22 01:01:52     71s]  
[03/22 01:01:52     71s]  
[03/22 01:01:52     71s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/22 01:01:52     71s]  
[03/22 01:01:52     71s] Reset EOS DB
[03/22 01:01:52     71s] Ignoring AAE DB Resetting ...
[03/22 01:01:52     71s]  Set Options for AAE Based Opt flow 
[03/22 01:01:52     71s] *** optDesign -postRoute ***
[03/22 01:01:52     71s] DRC Margin: user margin 0.0; extra margin 0
[03/22 01:01:52     71s] Setup Target Slack: user slack 0
[03/22 01:01:52     71s] Hold Target Slack: user slack 0
[03/22 01:01:52     71s] Opt: RC extraction mode changed to 'detail'
[03/22 01:01:52     71s] Deleting Cell Server ...
[03/22 01:01:52     71s] Deleting Lib Analyzer.
[03/22 01:01:52     71s] Multi-VT timing optimization disabled based on library information.
[03/22 01:01:52     71s] Creating Cell Server ...(0, 0, 0, 0)
[03/22 01:01:52     71s] Summary for sequential cells identification: 
[03/22 01:01:52     71s]   Identified SBFF number: 42
[03/22 01:01:52     71s]   Identified MBFF number: 0
[03/22 01:01:52     71s]   Identified SB Latch number: 0
[03/22 01:01:52     71s]   Identified MB Latch number: 0
[03/22 01:01:52     71s]   Not identified SBFF number: 10
[03/22 01:01:52     71s]   Not identified MBFF number: 0
[03/22 01:01:52     71s]   Not identified SB Latch number: 0
[03/22 01:01:52     71s]   Not identified MB Latch number: 0
[03/22 01:01:52     71s]   Number of sequential cells which are not FFs: 27
[03/22 01:01:52     71s] Creating Cell Server, finished. 
[03/22 01:01:52     71s] 
[03/22 01:01:52     71s] 
[03/22 01:01:52     71s]  View av_func_mode_max  Weighted 0 StdDelay unweighted 53.60, weightedFactor 1.000 
[03/22 01:01:52     71s]   
[03/22 01:01:52     71s]  View av_scan_mode_max  Weighted 0 StdDelay unweighted 53.60, weightedFactor 1.000 
[03/22 01:01:52     71s]   
[03/22 01:01:52     71s]  View av_func_mode_min  Weighted 0 StdDelay unweighted 22.50, weightedFactor 1.000 
[03/22 01:01:52     71s]   
[03/22 01:01:52     71s]  View av_scan_mode_min  Weighted 0 StdDelay unweighted 22.50, weightedFactor 1.000 
[03/22 01:01:52     71s]   Deleting Cell Server ...
[03/22 01:01:52     71s] ** INFO : this run is activating 'postRoute' automaton
[03/22 01:01:52     71s] Extraction called for design 'CHIP' of instances=769 and nets=532 using extraction engine 'postRoute' at effort level 'low' .
[03/22 01:01:52     71s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/22 01:01:52     71s] Type 'man IMPEXT-3530' for more detail.
[03/22 01:01:52     71s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[03/22 01:01:52     71s] RC Extraction called in multi-corner(2) mode.
[03/22 01:01:52     71s] Process corner(s) are loaded.
[03/22 01:01:52     71s]  Corner: RC_worst
[03/22 01:01:52     71s]  Corner: RC_best
[03/22 01:01:52     71s] extractDetailRC Option : -outfile /tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d  -extended
[03/22 01:01:52     71s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[03/22 01:01:52     71s]       RC Corner Indexes            0       1   
[03/22 01:01:52     71s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:01:52     71s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 01:01:52     71s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:01:52     71s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:01:52     71s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:01:52     71s] Shrink Factor                : 1.00000
[03/22 01:01:52     71s] Initializing multi-corner capacitance tables ... 
[03/22 01:01:52     71s] Initializing multi-corner resistance tables ...
[03/22 01:01:52     72s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1254.5M)
[03/22 01:01:52     72s] Creating parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for storing RC.
[03/22 01:01:52     72s] Extracted 10.0361% (CPU Time= 0:00:00.1  MEM= 1327.1M)
[03/22 01:01:52     72s] Extracted 20.0271% (CPU Time= 0:00:00.1  MEM= 1327.1M)
[03/22 01:01:52     72s] Extracted 30.0406% (CPU Time= 0:00:00.1  MEM= 1327.1M)
[03/22 01:01:52     72s] Extracted 40.0316% (CPU Time= 0:00:00.1  MEM= 1327.1M)
[03/22 01:01:52     72s] Extracted 50.0451% (CPU Time= 0:00:00.1  MEM= 1327.1M)
[03/22 01:01:52     72s] Extracted 60.0361% (CPU Time= 0:00:00.1  MEM= 1327.1M)
[03/22 01:01:52     72s] Extracted 70.0271% (CPU Time= 0:00:00.1  MEM= 1327.1M)
[03/22 01:01:52     72s] Extracted 80.0406% (CPU Time= 0:00:00.1  MEM= 1327.1M)
[03/22 01:01:52     72s] Extracted 90.0316% (CPU Time= 0:00:00.1  MEM= 1327.1M)
[03/22 01:01:52     72s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 1327.1M)
[03/22 01:01:53     72s] Number of Extracted Resistors     : 6908
[03/22 01:01:53     72s] Number of Extracted Ground Cap.   : 7235
[03/22 01:01:53     72s] Number of Extracted Coupling Cap. : 9800
[03/22 01:01:53     72s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:01:53     72s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/22 01:01:53     72s]  Corner: RC_worst
[03/22 01:01:53     72s]  Corner: RC_best
[03/22 01:01:53     72s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1287.1M)
[03/22 01:01:53     72s] Creating parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb_Filter.rcdb.d' for storing RC.
[03/22 01:01:53     72s] Closing parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d'. 515 times net's RC data read were performed.
[03/22 01:01:53     72s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1287.086M)
[03/22 01:01:53     72s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:01:53     72s] processing rcdb (/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d) for hinst (top) of cell (CHIP);
[03/22 01:01:53     72s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1287.086M)
[03/22 01:01:53     72s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1287.086M)
[03/22 01:01:53     72s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:01:53     72s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1287.1M)
[03/22 01:01:53     72s] Initializing multi-corner capacitance tables ... 
[03/22 01:01:53     72s] Initializing multi-corner resistance tables ...
[03/22 01:01:53     72s] Unfixed 0 ViaPillar Nets
[03/22 01:01:53     72s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:01:53     72s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1287.1M)
[03/22 01:01:53     72s] End AAE Lib Interpolated Model. (MEM=1287.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:01:53     72s] **INFO: Starting Blocking QThread with 1 CPU
[03/22 01:01:53     72s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 01:01:53     72s] #################################################################################
[03/22 01:01:53     72s] # Design Stage: PostRoute
[03/22 01:01:53     72s] # Design Name: CHIP
[03/22 01:01:53     72s] # Design Mode: 90nm
[03/22 01:01:53     72s] # Analysis Mode: MMMC OCV 
[03/22 01:01:53     72s] # Parasitics Mode: SPEF/RCDB
[03/22 01:01:53     72s] # Signoff Settings: SI Off 
[03/22 01:01:53     72s] #################################################################################
[03/22 01:01:53     72s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:01:53     72s] Calculate late delays in OCV mode...
[03/22 01:01:53     72s] Calculate early delays in OCV mode...
[03/22 01:01:53     72s] Calculate late delays in OCV mode...
[03/22 01:01:53     72s] Calculate early delays in OCV mode...
[03/22 01:01:53     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/22 01:01:53     72s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/22 01:01:53     72s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[03/22 01:01:53     72s] End AAE Lib Interpolated Model. (MEM=22.3594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:01:53     72s] Total number of fetched objects 515
[03/22 01:01:53     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:01:53     72s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[03/22 01:01:53     72s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[03/22 01:01:53     72s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
[03/22 01:01:53     72s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)
[03/22 01:01:53     72s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M ***
[03/22 01:01:53     72s]  
_______________________________________________________________________
[03/22 01:01:53     72s] Starting SI iteration 1 using Infinite Timing Windows
[03/22 01:01:53     72s] Begin IPO call back ...
[03/22 01:01:54     72s] End IPO call back ...
[03/22 01:01:54     72s] #################################################################################
[03/22 01:01:54     72s] # Design Stage: PostRoute
[03/22 01:01:54     72s] # Design Name: CHIP
[03/22 01:01:54     72s] # Design Mode: 90nm
[03/22 01:01:54     72s] # Analysis Mode: MMMC OCV 
[03/22 01:01:54     72s] # Parasitics Mode: SPEF/RCDB
[03/22 01:01:54     72s] # Signoff Settings: SI On 
[03/22 01:01:54     72s] #################################################################################
[03/22 01:01:54     72s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:01:54     72s] Setting infinite Tws ...
[03/22 01:01:54     72s] First Iteration Infinite Tw... 
[03/22 01:01:54     72s] Calculate early delays in OCV mode...
[03/22 01:01:54     72s] Calculate late delays in OCV mode...
[03/22 01:01:54     72s] Calculate early delays in OCV mode...
[03/22 01:01:54     72s] Calculate late delays in OCV mode...
[03/22 01:01:54     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 1285.1M, InitMEM = 1285.1M)
[03/22 01:01:54     72s] Start delay calculation (fullDC) (1 T). (MEM=1285.09)
[03/22 01:01:54     72s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[03/22 01:01:54     72s] End AAE Lib Interpolated Model. (MEM=1301.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:01:54     73s] Total number of fetched objects 515
[03/22 01:01:54     73s] AAE_INFO-618: Total number of nets in the design is 532,  100.0 percent of the nets selected for SI analysis
[03/22 01:01:54     73s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:01:54     73s] End delay calculation. (MEM=1339.43 CPU=0:00:00.3 REAL=0:00:00.0)
[03/22 01:01:54     73s] End delay calculation (fullDC). (MEM=1339.43 CPU=0:00:00.5 REAL=0:00:00.0)
[03/22 01:01:54     73s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1339.4M) ***
[03/22 01:01:54     73s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1339.4M)
[03/22 01:01:54     73s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 01:01:54     73s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1339.4M)
[03/22 01:01:54     73s] 
[03/22 01:01:54     73s] Executing IPO callback for view pruning ..
[03/22 01:01:54     73s] 
[03/22 01:01:54     73s] Views Dominance Info:
[03/22 01:01:54     73s]  av_scan_mode_max
[03/22 01:01:54     73s]   Dominating WNS: 0.0000ns
[03/22 01:01:54     73s]   Dominating TNS: 0.0000ns
[03/22 01:01:54     73s]   Dominating nodes: 0
[03/22 01:01:54     73s]   Dominating failing nodes: 0
[03/22 01:01:54     73s]  av_func_mode_max
[03/22 01:01:54     73s]   Dominating WNS: 1.6682ns
[03/22 01:01:54     73s]   Dominating TNS: 0.0000ns
[03/22 01:01:54     73s]   Dominating nodes: 16
[03/22 01:01:54     73s]   Dominating failing nodes: 0
[03/22 01:01:54     73s] 
[03/22 01:01:54     73s] Optimization is working on the following views:
[03/22 01:01:54     73s]   Setup views: av_func_mode_max 
[03/22 01:01:54     73s]   Hold  views: av_func_mode_min av_scan_mode_min 
[03/22 01:01:54     73s] 
[03/22 01:01:54     73s] Active setup views:
[03/22 01:01:54     73s]  av_func_mode_max
[03/22 01:01:54     73s]   Dominating endpoints: 0
[03/22 01:01:54     73s]   Dominating TNS: -0.000
[03/22 01:01:54     73s] 
[03/22 01:01:54     73s] Starting SI iteration 2
[03/22 01:01:54     73s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:01:54     73s] Calculate early delays in OCV mode...
[03/22 01:01:54     73s] Calculate late delays in OCV mode...
[03/22 01:01:54     73s] Start delay calculation (fullDC) (1 T). (MEM=1347.5)
[03/22 01:01:54     73s] End AAE Lib Interpolated Model. (MEM=1347.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:01:54     73s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[03/22 01:01:54     73s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 515. 
[03/22 01:01:54     73s] Total number of fetched objects 515
[03/22 01:01:54     73s] AAE_INFO-618: Total number of nets in the design is 532,  0.4 percent of the nets selected for SI analysis
[03/22 01:01:54     73s] End delay calculation. (MEM=1315.5 CPU=0:00:00.0 REAL=0:00:00.0)
[03/22 01:01:54     73s] End delay calculation (fullDC). (MEM=1315.5 CPU=0:00:00.1 REAL=0:00:00.0)
[03/22 01:01:54     73s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1315.5M) ***
[03/22 01:01:55     73s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=0:01:13 mem=1315.5M)
[03/22 01:01:55     73s] End AAE Lib Interpolated Model. (MEM=1315.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:01:55     73s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.668  |  1.668  |  6.947  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   70    |   19    |   54    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.924%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 951.0M, totSessionCpu=0:01:14 **
[03/22 01:01:55     73s] Setting latch borrow mode to budget during optimization.
[03/22 01:01:55     73s] Info: Done creating the CCOpt slew target map.
[03/22 01:01:55     73s] Glitch fixing enabled
[03/22 01:01:55     73s] Running CCOpt-PRO on entire clock network
[03/22 01:01:55     73s] Net route status summary:
[03/22 01:01:55     73s]   Clock:         4 (unrouted=1, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[03/22 01:01:55     73s]   Non-clock:   528 (unrouted=53, trialRouted=0, noStatus=0, routed=475, fixed=0, [crossesIlmBoundary=0, tooFewTerms=17, (crossesIlmBounday AND tooFewTerms=0)])
[03/22 01:01:55     73s] **WARN: (IMPCCOPT-2199):	Aborting ccopt_pro: Not enough clocktree routes routed (3 routed out of 4 total).
[03/22 01:01:55     73s] **INFO: Start fixing DRV (Mem = 1321.04M) ...
[03/22 01:01:55     73s] Begin: GigaOpt DRV Optimization
[03/22 01:01:55     73s] Glitch fixing enabled
[03/22 01:01:55     73s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[03/22 01:01:55     73s] Info: 37 io nets excluded
[03/22 01:01:55     73s] Info: 4 clock nets excluded from IPO operation.
[03/22 01:01:55     73s] End AAE Lib Interpolated Model. (MEM=1321.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:01:55     73s] PhyDesignGrid: maxLocalDensity 0.96
[03/22 01:01:55     73s] ### Creating PhyDesignMc. totSessionCpu=0:01:14 mem=1321.0M
[03/22 01:01:55     73s] #spOpts: mergeVia=F 
[03/22 01:01:55     73s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:14 mem=1321.0M
[03/22 01:01:55     73s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=1321.0M
[03/22 01:01:55     73s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/22 01:02:00     78s] ### Creating LA Mngr, finished. totSessionCpu=0:01:19 mem=1339.0M
[03/22 01:02:00     79s] ### Creating LA Mngr. totSessionCpu=0:01:19 mem=1443.7M
[03/22 01:02:00     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:19 mem=1443.7M
[03/22 01:02:00     79s] 
[03/22 01:02:00     79s] Creating Lib Analyzer ...
[03/22 01:02:00     79s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[03/22 01:02:00     79s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[03/22 01:02:00     79s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[03/22 01:02:00     79s] 
[03/22 01:02:05     84s] Creating Lib Analyzer, finished. 
[03/22 01:02:07     85s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/22 01:02:07     85s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:02:07     85s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/22 01:02:07     85s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:02:07     85s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/22 01:02:07     85s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:02:07     85s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:02:07     85s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.67|     0.00|       0|       0|       0|   0.92|          |         |
[03/22 01:02:07     85s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:02:07     85s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.67|     0.00|       0|       0|       0|   0.92| 0:00:00.0|  1539.1M|
[03/22 01:02:07     85s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:02:07     85s] **** Begin NDR-Layer Usage Statistics ****
[03/22 01:02:07     85s] Layer 3 has 4 constrained nets 
[03/22 01:02:07     85s] **** End NDR-Layer Usage Statistics ****
[03/22 01:02:07     85s] 
[03/22 01:02:07     85s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1539.1M) ***
[03/22 01:02:07     85s] 
[03/22 01:02:07     85s] Begin: glitch net info
[03/22 01:02:07     85s] glitch slack range: number of glitch nets
[03/22 01:02:07     85s] glitch slack < -0.32 : 0
[03/22 01:02:07     85s] -0.32 < glitch slack < -0.28 : 0
[03/22 01:02:07     85s] -0.28 < glitch slack < -0.24 : 0
[03/22 01:02:07     85s] -0.24 < glitch slack < -0.2 : 0
[03/22 01:02:07     85s] -0.2 < glitch slack < -0.16 : 0
[03/22 01:02:07     85s] -0.16 < glitch slack < -0.12 : 0
[03/22 01:02:07     85s] -0.12 < glitch slack < -0.08 : 0
[03/22 01:02:07     85s] -0.08 < glitch slack < -0.04 : 0
[03/22 01:02:07     85s] -0.04 < glitch slack : 0
[03/22 01:02:07     85s] End: glitch net info
[03/22 01:02:07     85s] drv optimizer changes nothing and skips refinePlace
[03/22 01:02:07     85s] End: GigaOpt DRV Optimization
[03/22 01:02:07     85s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1030.8M, totSessionCpu=0:01:26 **
[03/22 01:02:07     85s] *info:
[03/22 01:02:07     85s] **INFO: Completed fixing DRV (CPU Time = 0:00:12, Mem = 1405.57M).
[03/22 01:02:07     86s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.20min real=0.20min mem=1405.6M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.668  |  1.668  |  6.947  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   70    |   19    |   54    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.924%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1030.8M, totSessionCpu=0:01:26 **
[03/22 01:02:07     86s]   DRV Snapshot: (REF)
[03/22 01:02:07     86s]          Tran DRV: 0
[03/22 01:02:07     86s]           Cap DRV: 0
[03/22 01:02:07     86s]        Fanout DRV: 1
[03/22 01:02:07     86s]            Glitch: 0
[03/22 01:02:07     86s] *** Timing Is met
[03/22 01:02:07     86s] *** Check timing (0:00:00.0)
[03/22 01:02:07     86s] *** Setup timing is met (target slack 0ns)
[03/22 01:02:07     86s]   Timing Snapshot: (REF)
[03/22 01:02:07     86s]      Weighted WNS: 0.000
[03/22 01:02:07     86s]       All  PG WNS: 0.000
[03/22 01:02:07     86s]       High PG WNS: 0.000
[03/22 01:02:07     86s]       All  PG TNS: 0.000
[03/22 01:02:07     86s]       High PG TNS: 0.000
[03/22 01:02:07     86s]    Category Slack: { [L, 1.668] [H, 1.668] }
[03/22 01:02:07     86s] 
[03/22 01:02:07     86s] Running postRoute recovery in preEcoRoute mode
[03/22 01:02:07     86s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1031.2M, totSessionCpu=0:01:26 **
[03/22 01:02:07     86s]   DRV Snapshot: (TGT)
[03/22 01:02:07     86s]          Tran DRV: 0
[03/22 01:02:07     86s]           Cap DRV: 0
[03/22 01:02:07     86s]        Fanout DRV: 1
[03/22 01:02:07     86s]            Glitch: 0
[03/22 01:02:07     86s] Checking DRV degradation...
[03/22 01:02:07     86s] 
[03/22 01:02:07     86s] Recovery Manager:
[03/22 01:02:07     86s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/22 01:02:07     86s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/22 01:02:07     86s]   Fanout DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[03/22 01:02:07     86s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/22 01:02:07     86s] 
[03/22 01:02:07     86s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/22 01:02:07     86s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1337.81M, totSessionCpu=0:01:26).
[03/22 01:02:07     86s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1031.2M, totSessionCpu=0:01:26 **
[03/22 01:02:07     86s] 
[03/22 01:02:07     86s]   Timing/DRV Snapshot: (REF)
[03/22 01:02:07     86s]      Weighted WNS: 0.000
[03/22 01:02:07     86s]       All  PG WNS: 0.000
[03/22 01:02:07     86s]       High PG WNS: 0.000
[03/22 01:02:07     86s]       All  PG TNS: 0.000
[03/22 01:02:07     86s]       High PG TNS: 0.000
[03/22 01:02:07     86s]          Tran DRV: 0
[03/22 01:02:07     86s]           Cap DRV: 0
[03/22 01:02:07     86s]        Fanout DRV: 1
[03/22 01:02:07     86s]            Glitch: 0
[03/22 01:02:07     86s]    Category Slack: { [L, 1.668] [H, 1.668] }
[03/22 01:02:07     86s] 
[03/22 01:02:07     86s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=1337.8M
[03/22 01:02:07     86s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=1337.8M
[03/22 01:02:07     86s] Default Rule : ""
[03/22 01:02:07     86s] Non Default Rules :
[03/22 01:02:07     86s] Worst Slack : 1.668 ns
[03/22 01:02:07     86s] Total 0 nets layer assigned (0.0).
[03/22 01:02:07     86s] GigaOpt: setting up router preferences
[03/22 01:02:07     86s] GigaOpt: 0 nets assigned router directives
[03/22 01:02:07     86s] 
[03/22 01:02:07     86s] Start Assign Priority Nets ...
[03/22 01:02:07     86s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/22 01:02:07     86s] Existing Priority Nets 0 (0.0%)
[03/22 01:02:07     86s] Assigned Priority Nets 0 (0.0%)
[03/22 01:02:07     86s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=1395.0M
[03/22 01:02:07     86s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=1395.0M
[03/22 01:02:07     86s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=1395.0M
[03/22 01:02:07     86s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=1395.0M
[03/22 01:02:08     86s] Default Rule : ""
[03/22 01:02:08     86s] Non Default Rules :
[03/22 01:02:08     86s] Worst Slack : 1.668 ns
[03/22 01:02:08     86s] Total 0 nets layer assigned (0.3).
[03/22 01:02:08     86s] GigaOpt: setting up router preferences
[03/22 01:02:08     86s] GigaOpt: 0 nets assigned router directives
[03/22 01:02:08     86s] 
[03/22 01:02:08     86s] Start Assign Priority Nets ...
[03/22 01:02:08     86s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/22 01:02:08     86s] Existing Priority Nets 0 (0.0%)
[03/22 01:02:08     86s] Assigned Priority Nets 0 (0.0%)
[03/22 01:02:08     86s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.668  |  1.668  |  6.947  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   70    |   19    |   54    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.924%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 978.4M, totSessionCpu=0:01:27 **
[03/22 01:02:08     86s] Deleting Lib Analyzer.
[03/22 01:02:08     86s] *** Starting refinePlace (0:01:27 mem=1285.8M) ***
[03/22 01:02:08     86s] Total net bbox length = 5.406e+04 (2.731e+04 2.675e+04) (ext = 3.209e+04)
[03/22 01:02:08     86s] Starting refinePlace ...
[03/22 01:02:08     86s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[03/22 01:02:08     86s] Density distribution unevenness ratio = 90.725%
[03/22 01:02:08     86s]   Spread Effort: high, post-route mode, useDDP on.
[03/22 01:02:08     86s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1285.8MB) @(0:01:27 - 0:01:27).
[03/22 01:02:08     86s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:02:08     86s] wireLenOptFixPriorityInst 35 inst fixed
[03/22 01:02:08     86s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:02:08     86s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1285.8MB) @(0:01:27 - 0:01:27).
[03/22 01:02:08     86s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:02:08     86s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1285.8MB
[03/22 01:02:08     86s] Statistics of distance of Instance movement in refine placement:
[03/22 01:02:08     86s]   maximum (X+Y) =         0.00 um
[03/22 01:02:08     86s]   mean    (X+Y) =         0.00 um
[03/22 01:02:08     86s] Summary Report:
[03/22 01:02:08     86s] Instances move: 0 (out of 378 movable)
[03/22 01:02:08     86s] Instances flipped: 0
[03/22 01:02:08     86s] Mean displacement: 0.00 um
[03/22 01:02:08     86s] Max displacement: 0.00 um 
[03/22 01:02:08     86s] Total instances moved : 0
[03/22 01:02:08     86s] Total net bbox length = 5.406e+04 (2.731e+04 2.675e+04) (ext = 3.209e+04)
[03/22 01:02:08     86s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1285.8MB
[03/22 01:02:08     86s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1285.8MB) @(0:01:27 - 0:01:27).
[03/22 01:02:08     86s] *** Finished refinePlace (0:01:27 mem=1285.8M) ***
[03/22 01:02:08     86s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[03/22 01:02:08     86s] Density distribution unevenness ratio = 89.901%
[03/22 01:02:08     86s] -routeWithEco false                       # bool, default=false
[03/22 01:02:08     86s] -routeWithEco true                        # bool, default=false, user setting
[03/22 01:02:08     86s] -routeSelectedNetOnly false               # bool, default=false
[03/22 01:02:08     86s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/22 01:02:08     86s] -routeWithTimingDriven false              # bool, default=false, user setting
[03/22 01:02:08     86s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/22 01:02:08     86s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/22 01:02:08     86s] 
[03/22 01:02:08     86s] globalDetailRoute
[03/22 01:02:08     86s] 
[03/22 01:02:08     86s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[03/22 01:02:08     86s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[03/22 01:02:08     86s] #setNanoRouteMode -routeInsertAntennaDiode true
[03/22 01:02:08     86s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[03/22 01:02:08     86s] #setNanoRouteMode -routeWithEco true
[03/22 01:02:08     86s] #setNanoRouteMode -routeWithSiDriven false
[03/22 01:02:08     86s] #setNanoRouteMode -routeWithTimingDriven false
[03/22 01:02:08     86s] #Start globalDetailRoute on Fri Mar 22 01:02:08 2024
[03/22 01:02:08     86s] #
[03/22 01:02:08     86s] Closing parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d'. 578 times net's RC data read were performed.
[03/22 01:02:08     86s] ### Net info: total nets: 532
[03/22 01:02:08     86s] ### Net info: dirty nets: 0
[03/22 01:02:08     86s] ### Net info: marked as disconnected nets: 0
[03/22 01:02:08     86s] ### Net info: fully routed nets: 478
[03/22 01:02:08     86s] ### Net info: trivial (single pin) nets: 0
[03/22 01:02:08     86s] ### Net info: unrouted nets: 54
[03/22 01:02:08     86s] ### Net info: re-extraction nets: 0
[03/22 01:02:08     86s] ### Net info: ignored nets: 0
[03/22 01:02:08     86s] ### Net info: skip routing nets: 0
[03/22 01:02:08     86s] ### import route signature (44) =   29698377
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN clk_p_i in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_a_i[0] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_a_i[1] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_a_i[2] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_a_i[3] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_a_i[4] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_a_i[5] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_a_i[6] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_a_i[7] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_b_i[0] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_b_i[1] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_b_i[2] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_b_i[3] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_b_i[4] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_b_i[5] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_b_i[6] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_b_i[7] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_o[0] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_o[10] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (NRDB-733) PIN data_o[11] in CELL_VIEW CHIP does not have physical port.
[03/22 01:02:08     86s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[03/22 01:02:08     86s] #To increase the message display limit, refer to the product command reference manual.
[03/22 01:02:08     86s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[03/22 01:02:08     86s] #RTESIG:78da8d90414fc32018863dfb2bbeb01d6ae25a3e06a31c6bb2b8535d96b92ba98e99c6b6
[03/22 01:02:08     86s] #       34949ae8af178dc75ac68df07c2fcff72e96a7ed0108ca147135d09c6a84f280924a862b
[03/22 01:02:08     86s] #       8642642875787a7e20b78be5d3fec8050d388164f0aeeedeee611c8c83c1781f6e777f8c
[03/22 01:02:08     86s] #       5440aad1db8079e3baca7d4e729bcd1a2e553318485eac6d2619c97220996ffbacee3afb
[03/22 01:02:08     86s] #       310eda9bb60f4a0cb97eadce41cf3115ac04d5bbd3c91edeb3aeeaacb3a3373a8ce9afdd
[03/22 01:02:08     86s] #       e3bec02cf5751b52b533bd751ed3f3fc0a4a7010eb74437f0e2497c6567e12448a2cba04
[03/22 01:02:08     86s] #       52258014e5715b96c5fcc7c8720ede8db3716b147146c6733822905ff98814cf693c2c57
[03/22 01:02:08     86s] #       f122b8c27890baa251c142a3ff5adf7c03374cddec
[03/22 01:02:08     86s] #
[03/22 01:02:08     86s] #Loading the last recorded routing design signature
[03/22 01:02:08     86s] #Created 23 NETS and 0 SPECIALNETS new signatures
[03/22 01:02:08     86s] #No placement changes detected since last routing
[03/22 01:02:08     86s] #RTESIG:78da8d90414fc32018863dfb2bbeb01d6ae25a3e06a31c6bb2b8535d96b92ba98e99c6b6
[03/22 01:02:08     86s] #       34949ae8af178dc75ac68df07c2fcff72e96a7ed0108ca147135d09c6a84f280924a862b
[03/22 01:02:08     86s] #       8642642875787a7e20b78be5d3fec8050d388164f0aeeedeee611c8c83c1781f6e777f8c
[03/22 01:02:08     86s] #       5440aad1db8079e3baca7d4e729bcd1a2e553318485eac6d2619c97220996ffbacee3afb
[03/22 01:02:08     86s] #       310eda9bb60f4a0cb97eadce41cf3115ac04d5bbd3c91edeb3aeeaacb3a3373a8ce9afdd
[03/22 01:02:08     86s] #       e3bec02cf5751b52b533bd751ed3f3fc0a4a7010eb74437f0e2497c6567e12448a2cba04
[03/22 01:02:08     86s] #       52258014e5715b96c5fcc7c8720ede8db3716b147146c6733822905ff98814cf693c2c57
[03/22 01:02:08     86s] #       f122b8c27890baa251c142a3ff5adf7c03374cddec
[03/22 01:02:08     86s] #
[03/22 01:02:08     86s] #Start routing data preparation on Fri Mar 22 01:02:08 2024
[03/22 01:02:08     86s] #
[03/22 01:02:08     86s] #Minimum voltage of a net in the design = 0.000.
[03/22 01:02:08     86s] #Maximum voltage of a net in the design = 1.980.
[03/22 01:02:08     86s] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 01:02:08     86s] #Voltage range [1.620 - 1.980] has 1 net.
[03/22 01:02:08     86s] #Voltage range [0.000 - 1.980] has 530 nets.
[03/22 01:02:08     86s] # metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
[03/22 01:02:08     86s] # metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[03/22 01:02:08     86s] # metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[03/22 01:02:08     86s] # metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[03/22 01:02:08     86s] # metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[03/22 01:02:08     86s] # metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
[03/22 01:02:08     86s] #Regenerating Ggrids automatically.
[03/22 01:02:08     86s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
[03/22 01:02:08     86s] #Using automatically generated G-grids.
[03/22 01:02:08     86s] #Done routing data preparation.
[03/22 01:02:08     86s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 972.93 (MB), peak = 1033.57 (MB)
[03/22 01:02:08     86s] #Merging special wires...
[03/22 01:02:08     86s] #
[03/22 01:02:08     86s] #Connectivity extraction summary:
[03/22 01:02:08     86s] #16 routed nets are extracted.
[03/22 01:02:08     86s] #462 routed net(s) are imported.
[03/22 01:02:08     86s] #54 nets are fixed|skipped|trivial (not extracted).
[03/22 01:02:08     86s] #Total number of nets = 532.
[03/22 01:02:08     86s] #
[03/22 01:02:08     86s] #Found 0 nets for post-route si or timing fixing.
[03/22 01:02:08     86s] #
[03/22 01:02:08     86s] #Finished routing data preparation on Fri Mar 22 01:02:08 2024
[03/22 01:02:08     86s] #
[03/22 01:02:08     86s] #Cpu time = 00:00:00
[03/22 01:02:08     86s] #Elapsed time = 00:00:00
[03/22 01:02:08     86s] #Increased memory = 4.06 (MB)
[03/22 01:02:08     86s] #Total memory = 972.96 (MB)
[03/22 01:02:08     86s] #Peak memory = 1033.57 (MB)
[03/22 01:02:08     86s] #
[03/22 01:02:08     86s] #
[03/22 01:02:08     86s] #Start global routing on Fri Mar 22 01:02:08 2024
[03/22 01:02:08     86s] #
[03/22 01:02:08     86s] #WARNING (NRGR-22) Design is already detail routed.
[03/22 01:02:08     86s] ### route signature (47) = 1360654575
[03/22 01:02:08     86s] ### violation signature (42) = 1905142130
[03/22 01:02:08     86s] ### route signature (50) =  518134389
[03/22 01:02:08     86s] ### violation signature (45) = 1905142130
[03/22 01:02:08     86s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/22 01:02:08     86s] #Cpu time = 00:00:00
[03/22 01:02:08     86s] #Elapsed time = 00:00:00
[03/22 01:02:08     86s] #Increased memory = 4.09 (MB)
[03/22 01:02:08     86s] #Total memory = 973.00 (MB)
[03/22 01:02:08     86s] #Peak memory = 1033.57 (MB)
[03/22 01:02:08     86s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/22 01:02:09     87s] #
[03/22 01:02:09     87s] #Start Detail Routing..
[03/22 01:02:09     87s] #start initial detail routing ...
[03/22 01:02:09     87s] #   number of violations = 0
[03/22 01:02:09     87s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.54 (MB), peak = 1033.57 (MB)
[03/22 01:02:09     87s] #start 1st optimization iteration ...
[03/22 01:02:09     87s] #   number of violations = 0
[03/22 01:02:09     87s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.68 (MB), peak = 1033.57 (MB)
[03/22 01:02:09     87s] #Complete Detail Routing.
[03/22 01:02:09     87s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:02:09     87s] #Total wire length = 58569 um.
[03/22 01:02:09     87s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:02:09     87s] #Total wire length on LAYER metal1 = 9941 um.
[03/22 01:02:09     87s] #Total wire length on LAYER metal2 = 28281 um.
[03/22 01:02:09     87s] #Total wire length on LAYER metal3 = 19627 um.
[03/22 01:02:09     87s] #Total wire length on LAYER metal4 = 720 um.
[03/22 01:02:09     87s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:02:09     87s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:02:09     87s] #Total number of vias = 2145
[03/22 01:02:09     87s] #Up-Via Summary (total 2145):
[03/22 01:02:09     87s] #           
[03/22 01:02:09     87s] #-----------------------
[03/22 01:02:09     87s] # metal1           1384
[03/22 01:02:09     87s] # metal2            710
[03/22 01:02:09     87s] # metal3             51
[03/22 01:02:09     87s] #-----------------------
[03/22 01:02:09     87s] #                  2145 
[03/22 01:02:09     87s] #
[03/22 01:02:09     87s] #Total number of DRC violations = 0
[03/22 01:02:09     87s] ### route signature (55) =  952220868
[03/22 01:02:09     87s] ### violation signature (50) = 1905142130
[03/22 01:02:09     87s] #Cpu time = 00:00:01
[03/22 01:02:09     87s] #Elapsed time = 00:00:01
[03/22 01:02:09     87s] #Increased memory = 0.46 (MB)
[03/22 01:02:09     87s] #Total memory = 973.46 (MB)
[03/22 01:02:09     87s] #Peak memory = 1033.57 (MB)
[03/22 01:02:09     87s] #
[03/22 01:02:09     87s] #start routing for process antenna violation fix ...
[03/22 01:02:09     87s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/22 01:02:09     88s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 974.73 (MB), peak = 1033.57 (MB)
[03/22 01:02:09     88s] #
[03/22 01:02:09     88s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:02:09     88s] #Total wire length = 58569 um.
[03/22 01:02:09     88s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:02:09     88s] #Total wire length on LAYER metal1 = 9941 um.
[03/22 01:02:09     88s] #Total wire length on LAYER metal2 = 28281 um.
[03/22 01:02:09     88s] #Total wire length on LAYER metal3 = 19627 um.
[03/22 01:02:09     88s] #Total wire length on LAYER metal4 = 720 um.
[03/22 01:02:09     88s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:02:09     88s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:02:09     88s] #Total number of vias = 2145
[03/22 01:02:09     88s] #Up-Via Summary (total 2145):
[03/22 01:02:09     88s] #           
[03/22 01:02:09     88s] #-----------------------
[03/22 01:02:09     88s] # metal1           1384
[03/22 01:02:09     88s] # metal2            710
[03/22 01:02:09     88s] # metal3             51
[03/22 01:02:09     88s] #-----------------------
[03/22 01:02:09     88s] #                  2145 
[03/22 01:02:09     88s] #
[03/22 01:02:09     88s] #Total number of DRC violations = 0
[03/22 01:02:09     88s] #Total number of net violated process antenna rule = 0
[03/22 01:02:09     88s] #
[03/22 01:02:09     88s] ### route signature (58) =  952220868
[03/22 01:02:09     88s] ### violation signature (53) = 1905142130
[03/22 01:02:09     88s] #
[03/22 01:02:09     88s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:02:09     88s] #Total wire length = 58569 um.
[03/22 01:02:09     88s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:02:09     88s] #Total wire length on LAYER metal1 = 9941 um.
[03/22 01:02:09     88s] #Total wire length on LAYER metal2 = 28281 um.
[03/22 01:02:09     88s] #Total wire length on LAYER metal3 = 19627 um.
[03/22 01:02:09     88s] #Total wire length on LAYER metal4 = 720 um.
[03/22 01:02:09     88s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:02:09     88s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:02:09     88s] #Total number of vias = 2145
[03/22 01:02:09     88s] #Up-Via Summary (total 2145):
[03/22 01:02:09     88s] #           
[03/22 01:02:09     88s] #-----------------------
[03/22 01:02:09     88s] # metal1           1384
[03/22 01:02:09     88s] # metal2            710
[03/22 01:02:09     88s] # metal3             51
[03/22 01:02:09     88s] #-----------------------
[03/22 01:02:09     88s] #                  2145 
[03/22 01:02:09     88s] #
[03/22 01:02:09     88s] #Total number of DRC violations = 0
[03/22 01:02:09     88s] #Total number of net violated process antenna rule = 0
[03/22 01:02:09     88s] #
[03/22 01:02:10     88s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/22 01:02:10     89s] #
[03/22 01:02:10     89s] #Start Post Route wire spreading..
[03/22 01:02:10     89s] #
[03/22 01:02:10     89s] #Start data preparation for wire spreading...
[03/22 01:02:10     89s] #
[03/22 01:02:10     89s] #Data preparation is done on Fri Mar 22 01:02:10 2024
[03/22 01:02:10     89s] #
[03/22 01:02:10     89s] #
[03/22 01:02:10     89s] #Start Post Route Wire Spread.
[03/22 01:02:10     89s] #Done with 18 horizontal wires in 3 hboxes and 5 vertical wires in 3 hboxes.
[03/22 01:02:10     89s] #Complete Post Route Wire Spread.
[03/22 01:02:10     89s] #
[03/22 01:02:10     89s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:02:10     89s] #Total wire length = 58569 um.
[03/22 01:02:10     89s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:02:10     89s] #Total wire length on LAYER metal1 = 9941 um.
[03/22 01:02:10     89s] #Total wire length on LAYER metal2 = 28281 um.
[03/22 01:02:10     89s] #Total wire length on LAYER metal3 = 19627 um.
[03/22 01:02:10     89s] #Total wire length on LAYER metal4 = 720 um.
[03/22 01:02:10     89s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:02:10     89s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:02:10     89s] #Total number of vias = 2145
[03/22 01:02:10     89s] #Up-Via Summary (total 2145):
[03/22 01:02:10     89s] #           
[03/22 01:02:10     89s] #-----------------------
[03/22 01:02:10     89s] # metal1           1384
[03/22 01:02:10     89s] # metal2            710
[03/22 01:02:10     89s] # metal3             51
[03/22 01:02:10     89s] #-----------------------
[03/22 01:02:10     89s] #                  2145 
[03/22 01:02:10     89s] #
[03/22 01:02:10     89s] ### route signature (62) =  662413156
[03/22 01:02:10     89s] ### violation signature (57) = 1905142130
[03/22 01:02:10     89s] #   number of violations = 0
[03/22 01:02:10     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.14 (MB), peak = 1033.57 (MB)
[03/22 01:02:10     89s] #CELL_VIEW CHIP,init has no DRC violation.
[03/22 01:02:10     89s] #Total number of DRC violations = 0
[03/22 01:02:10     89s] #Total number of net violated process antenna rule = 0
[03/22 01:02:10     89s] #Post Route wire spread is done.
[03/22 01:02:10     89s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:02:10     89s] #Total wire length = 58569 um.
[03/22 01:02:10     89s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:02:10     89s] #Total wire length on LAYER metal1 = 9941 um.
[03/22 01:02:10     89s] #Total wire length on LAYER metal2 = 28281 um.
[03/22 01:02:10     89s] #Total wire length on LAYER metal3 = 19627 um.
[03/22 01:02:10     89s] #Total wire length on LAYER metal4 = 720 um.
[03/22 01:02:10     89s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:02:10     89s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:02:10     89s] #Total number of vias = 2145
[03/22 01:02:10     89s] #Up-Via Summary (total 2145):
[03/22 01:02:10     89s] #           
[03/22 01:02:10     89s] #-----------------------
[03/22 01:02:10     89s] # metal1           1384
[03/22 01:02:10     89s] # metal2            710
[03/22 01:02:10     89s] # metal3             51
[03/22 01:02:10     89s] #-----------------------
[03/22 01:02:10     89s] #                  2145 
[03/22 01:02:10     89s] #
[03/22 01:02:10     89s] ### route signature (64) =  662413156
[03/22 01:02:10     89s] ### violation signature (59) = 1905142130
[03/22 01:02:10     89s] #detailRoute Statistics:
[03/22 01:02:10     89s] #Cpu time = 00:00:02
[03/22 01:02:10     89s] #Elapsed time = 00:00:02
[03/22 01:02:10     89s] #Increased memory = -1.05 (MB)
[03/22 01:02:10     89s] #Total memory = 971.95 (MB)
[03/22 01:02:10     89s] #Peak memory = 1033.57 (MB)
[03/22 01:02:10     89s] #Updating routing design signature
[03/22 01:02:10     89s] #Created 428 library cell signatures
[03/22 01:02:10     89s] #Created 532 NETS and 0 SPECIALNETS signatures
[03/22 01:02:10     89s] #Created 769 instance signatures
[03/22 01:02:10     89s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 971.95 (MB), peak = 1033.57 (MB)
[03/22 01:02:10     89s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 971.95 (MB), peak = 1033.57 (MB)
[03/22 01:02:10     89s] ### export route signature (65) =  662413156
[03/22 01:02:10     89s] #
[03/22 01:02:10     89s] #globalDetailRoute statistics:
[03/22 01:02:10     89s] #Cpu time = 00:00:03
[03/22 01:02:10     89s] #Elapsed time = 00:00:03
[03/22 01:02:10     89s] #Increased memory = -7.80 (MB)
[03/22 01:02:10     89s] #Total memory = 971.30 (MB)
[03/22 01:02:10     89s] #Peak memory = 1033.57 (MB)
[03/22 01:02:10     89s] #Number of warnings = 22
[03/22 01:02:10     89s] #Total number of warnings = 87
[03/22 01:02:10     89s] #Number of fails = 0
[03/22 01:02:10     89s] #Total number of fails = 0
[03/22 01:02:10     89s] #Complete globalDetailRoute on Fri Mar 22 01:02:10 2024
[03/22 01:02:10     89s] #
[03/22 01:02:10     89s] ### 
[03/22 01:02:10     89s] ###   Scalability Statistics
[03/22 01:02:10     89s] ### 
[03/22 01:02:10     89s] ### ------------------------+----------------+----------------+----------------+
[03/22 01:02:10     89s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[03/22 01:02:10     89s] ### ------------------------+----------------+----------------+----------------+
[03/22 01:02:10     89s] ###   Data Preparation      |        00:00:00|        00:00:00|             1.0|
[03/22 01:02:10     89s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[03/22 01:02:10     89s] ###   Detail Routing        |        00:00:01|        00:00:01|             1.0|
[03/22 01:02:10     89s] ###   Antenna Fixing        |        00:00:01|        00:00:01|             1.0|
[03/22 01:02:10     89s] ###   Total                 |        00:00:03|        00:00:03|             1.0|
[03/22 01:02:10     89s] ### ------------------------+----------------+----------------+----------------+
[03/22 01:02:10     89s] ### 
[03/22 01:02:10     89s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 971.3M, totSessionCpu=0:01:29 **
[03/22 01:02:10     89s] -routeWithEco false                       # bool, default=false
[03/22 01:02:10     89s] -routeSelectedNetOnly false               # bool, default=false
[03/22 01:02:10     89s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/22 01:02:10     89s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/22 01:02:10     89s] Extraction called for design 'CHIP' of instances=769 and nets=532 using extraction engine 'postRoute' at effort level 'low' .
[03/22 01:02:10     89s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/22 01:02:10     89s] Type 'man IMPEXT-3530' for more detail.
[03/22 01:02:10     89s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[03/22 01:02:10     89s] RC Extraction called in multi-corner(2) mode.
[03/22 01:02:10     89s] Process corner(s) are loaded.
[03/22 01:02:10     89s]  Corner: RC_worst
[03/22 01:02:10     89s]  Corner: RC_best
[03/22 01:02:10     89s] extractDetailRC Option : -outfile /tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d -maxResLength 200  -extended
[03/22 01:02:10     89s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[03/22 01:02:10     89s]       RC Corner Indexes            0       1   
[03/22 01:02:10     89s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:02:10     89s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 01:02:10     89s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:02:10     89s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:02:10     89s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:02:10     89s] Shrink Factor                : 1.00000
[03/22 01:02:10     89s] Initializing multi-corner capacitance tables ... 
[03/22 01:02:10     89s] Initializing multi-corner resistance tables ...
[03/22 01:02:10     89s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1282.8M)
[03/22 01:02:11     89s] Creating parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for storing RC.
[03/22 01:02:11     89s] Extracted 10.0429% (CPU Time= 0:00:00.1  MEM= 1354.4M)
[03/22 01:02:11     89s] Extracted 20.0406% (CPU Time= 0:00:00.1  MEM= 1354.4M)
[03/22 01:02:11     89s] Extracted 30.0384% (CPU Time= 0:00:00.1  MEM= 1354.4M)
[03/22 01:02:11     89s] Extracted 40.0361% (CPU Time= 0:00:00.1  MEM= 1354.4M)
[03/22 01:02:11     89s] Extracted 50.0339% (CPU Time= 0:00:00.1  MEM= 1354.4M)
[03/22 01:02:11     89s] Extracted 60.0316% (CPU Time= 0:00:00.1  MEM= 1354.4M)
[03/22 01:02:11     89s] Extracted 70.0293% (CPU Time= 0:00:00.1  MEM= 1354.4M)
[03/22 01:02:11     89s] Extracted 80.0271% (CPU Time= 0:00:00.1  MEM= 1354.4M)
[03/22 01:02:11     89s] Extracted 90.0248% (CPU Time= 0:00:00.2  MEM= 1354.4M)
[03/22 01:02:11     89s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 1354.4M)
[03/22 01:02:11     89s] Number of Extracted Resistors     : 6905
[03/22 01:02:11     89s] Number of Extracted Ground Cap.   : 7232
[03/22 01:02:11     89s] Number of Extracted Coupling Cap. : 9796
[03/22 01:02:11     89s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:02:11     89s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/22 01:02:11     89s]  Corner: RC_worst
[03/22 01:02:11     89s]  Corner: RC_best
[03/22 01:02:11     89s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1330.3M)
[03/22 01:02:11     89s] Creating parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb_Filter.rcdb.d' for storing RC.
[03/22 01:02:11     89s] Closing parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d'. 515 times net's RC data read were performed.
[03/22 01:02:11     89s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1330.344M)
[03/22 01:02:11     89s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:02:11     89s] processing rcdb (/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d) for hinst (top) of cell (CHIP);
[03/22 01:02:11     89s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1330.344M)
[03/22 01:02:11     89s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1330.344M)
[03/22 01:02:11     89s] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 922.1M, totSessionCpu=0:01:30 **
[03/22 01:02:11     89s] Starting SI iteration 1 using Infinite Timing Windows
[03/22 01:02:11     89s] Begin IPO call back ...
[03/22 01:02:11     89s] End IPO call back ...
[03/22 01:02:11     90s] #################################################################################
[03/22 01:02:11     90s] # Design Stage: PostRoute
[03/22 01:02:11     90s] # Design Name: CHIP
[03/22 01:02:11     90s] # Design Mode: 90nm
[03/22 01:02:11     90s] # Analysis Mode: MMMC OCV 
[03/22 01:02:11     90s] # Parasitics Mode: SPEF/RCDB
[03/22 01:02:11     90s] # Signoff Settings: SI On 
[03/22 01:02:11     90s] #################################################################################
[03/22 01:02:11     90s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:02:11     90s] Setting infinite Tws ...
[03/22 01:02:11     90s] First Iteration Infinite Tw... 
[03/22 01:02:11     90s] Calculate early delays in OCV mode...
[03/22 01:02:11     90s] Calculate late delays in OCV mode...
[03/22 01:02:11     90s] Topological Sorting (REAL = 0:00:00.0, MEM = 1268.5M, InitMEM = 1268.5M)
[03/22 01:02:11     90s] Start delay calculation (fullDC) (1 T). (MEM=1268.45)
[03/22 01:02:11     90s] Initializing multi-corner capacitance tables ... 
[03/22 01:02:11     90s] Initializing multi-corner resistance tables ...
[03/22 01:02:12     90s] End AAE Lib Interpolated Model. (MEM=1284.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:02:12     90s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:02:12     90s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1286.7M)
[03/22 01:02:12     90s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:02:12     90s] Total number of fetched objects 515
[03/22 01:02:12     90s] AAE_INFO-618: Total number of nets in the design is 532,  100.0 percent of the nets selected for SI analysis
[03/22 01:02:12     90s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:02:12     90s] End delay calculation. (MEM=1353.42 CPU=0:00:00.2 REAL=0:00:00.0)
[03/22 01:02:12     90s] End delay calculation (fullDC). (MEM=1353.42 CPU=0:00:00.5 REAL=0:00:01.0)
[03/22 01:02:12     90s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1353.4M) ***
[03/22 01:02:12     90s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1353.4M)
[03/22 01:02:12     90s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 01:02:12     90s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1353.4M)
[03/22 01:02:12     90s] Starting SI iteration 2
[03/22 01:02:12     90s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:02:12     90s] Calculate early delays in OCV mode...
[03/22 01:02:12     90s] Calculate late delays in OCV mode...
[03/22 01:02:12     90s] Start delay calculation (fullDC) (1 T). (MEM=1361.49)
[03/22 01:02:12     90s] End AAE Lib Interpolated Model. (MEM=1361.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:02:12     90s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[03/22 01:02:12     90s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 515. 
[03/22 01:02:12     90s] Total number of fetched objects 515
[03/22 01:02:12     90s] AAE_INFO-618: Total number of nets in the design is 532,  0.4 percent of the nets selected for SI analysis
[03/22 01:02:12     90s] End delay calculation. (MEM=1329.48 CPU=0:00:00.0 REAL=0:00:00.0)
[03/22 01:02:12     90s] End delay calculation (fullDC). (MEM=1329.48 CPU=0:00:00.1 REAL=0:00:00.0)
[03/22 01:02:12     90s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1329.5M) ***
[03/22 01:02:12     90s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:31 mem=1329.5M)
[03/22 01:02:12     90s] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 962.8M, totSessionCpu=0:01:31 **
[03/22 01:02:12     90s] Executing marking Critical Nets1
[03/22 01:02:12     90s] *** Timing Is met
[03/22 01:02:12     90s] *** Check timing (0:00:00.0)
[03/22 01:02:12     90s] Running postRoute recovery in postEcoRoute mode
[03/22 01:02:12     90s] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 962.8M, totSessionCpu=0:01:31 **
[03/22 01:02:12     90s]   Timing/DRV Snapshot: (TGT)
[03/22 01:02:12     90s]      Weighted WNS: 0.000
[03/22 01:02:12     90s]       All  PG WNS: 0.000
[03/22 01:02:12     90s]       High PG WNS: 0.000
[03/22 01:02:12     90s]       All  PG TNS: 0.000
[03/22 01:02:12     90s]       High PG TNS: 0.000
[03/22 01:02:12     90s]          Tran DRV: 0
[03/22 01:02:12     90s]           Cap DRV: 0
[03/22 01:02:12     90s]        Fanout DRV: 1
[03/22 01:02:12     90s]            Glitch: 0
[03/22 01:02:12     90s]    Category Slack: { [L, 1.668] [H, 1.668] }
[03/22 01:02:12     90s] 
[03/22 01:02:12     90s] 
[03/22 01:02:12     90s] Creating Lib Analyzer ...
[03/22 01:02:12     90s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[03/22 01:02:12     90s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[03/22 01:02:12     90s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[03/22 01:02:12     90s] 
[03/22 01:02:17     95s] Creating Lib Analyzer, finished. 
[03/22 01:02:17     95s] Checking setup slack degradation ...
[03/22 01:02:17     95s] 
[03/22 01:02:17     95s] Recovery Manager:
[03/22 01:02:17     95s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[03/22 01:02:17     95s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[03/22 01:02:17     95s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/22 01:02:17     95s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/22 01:02:17     95s] 
[03/22 01:02:17     95s] Checking DRV degradation...
[03/22 01:02:17     95s] 
[03/22 01:02:17     95s] Recovery Manager:
[03/22 01:02:17     95s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/22 01:02:17     95s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/22 01:02:17     95s]   Fanout DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[03/22 01:02:17     95s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/22 01:02:17     95s] 
[03/22 01:02:17     95s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/22 01:02:17     95s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:05, real=0:00:05, mem=1286.75M, totSessionCpu=0:01:36).
[03/22 01:02:17     95s] **optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 975.0M, totSessionCpu=0:01:36 **
[03/22 01:02:17     95s] 
[03/22 01:02:17     95s] Latch borrow mode reset to max_borrow
[03/22 01:02:17     95s] *** Enable all active views. ***
[03/22 01:02:17     95s] Reported timing to dir ./timingReports
[03/22 01:02:17     95s] **optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 975.0M, totSessionCpu=0:01:36 **
[03/22 01:02:17     95s] End AAE Lib Interpolated Model. (MEM=1286.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:02:17     95s] Begin: glitch net info
[03/22 01:02:17     95s] glitch slack range: number of glitch nets
[03/22 01:02:17     95s] glitch slack < -0.32 : 0
[03/22 01:02:17     95s] -0.32 < glitch slack < -0.28 : 0
[03/22 01:02:17     95s] -0.28 < glitch slack < -0.24 : 0
[03/22 01:02:17     95s] -0.24 < glitch slack < -0.2 : 0
[03/22 01:02:17     95s] -0.2 < glitch slack < -0.16 : 0
[03/22 01:02:17     95s] -0.16 < glitch slack < -0.12 : 0
[03/22 01:02:17     95s] -0.12 < glitch slack < -0.08 : 0
[03/22 01:02:17     95s] -0.08 < glitch slack < -0.04 : 0
[03/22 01:02:17     95s] -0.04 < glitch slack : 0
[03/22 01:02:17     95s] End: glitch net info
[03/22 01:02:18     96s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.668  |  1.668  |  6.947  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   70    |   19    |   54    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.924%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 977.1M, totSessionCpu=0:01:36 **
[03/22 01:02:18     96s]  ReSet Options after AAE Based Opt flow 
[03/22 01:02:18     96s] Deleting Cell Server ...
[03/22 01:02:18     96s] Deleting Lib Analyzer.
[03/22 01:02:18     96s] Opt: RC extraction mode changed to 'detail'
[03/22 01:02:18     96s] *** Finished optDesign ***
[03/22 01:02:18     96s] 
[03/22 01:02:18     96s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:24.8 real=0:00:25.9)
[03/22 01:02:18     96s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 01:02:18     96s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.6 real=0:00:01.0)
[03/22 01:02:18     96s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.4 real=0:00:01.9)
[03/22 01:02:18     96s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 01:02:18     96s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 01:02:18     96s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:12.4 real=0:00:12.4)
[03/22 01:02:18     96s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.1)
[03/22 01:02:18     96s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[03/22 01:02:18     96s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[03/22 01:02:18     96s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[03/22 01:02:18     96s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 01:02:18     96s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:05.2 real=0:00:05.2)
[03/22 01:02:18     96s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 01:02:18     96s] Info: pop threads available for lower-level modules during optimization.
[03/22 01:02:18     96s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:02:18     96s] Closing parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d'. 515 times net's RC data read were performed.
[03/22 01:02:18     96s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1302.8M)
[03/22 01:02:18     96s] Info: Destroy the CCOpt slew target map.
[03/22 01:03:12    102s] <CMD> saveDesign DBS/Route
[03/22 01:03:12    102s] The in-memory database contained RC information but was not saved. To save 
[03/22 01:03:12    102s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/22 01:03:12    102s] so it should only be saved when it is really desired.
[03/22 01:03:12    102s] #% Begin save design ... (date=03/22 01:03:12, mem=979.7M)
[03/22 01:03:13    102s] % Begin Save netlist data ... (date=03/22 01:03:12, mem=980.5M)
[03/22 01:03:13    102s] Writing Binary DB to DBS/Route.dat/CHIP.v.bin in single-threaded mode...
[03/22 01:03:13    102s] % End Save netlist data ... (date=03/22 01:03:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=980.6M, current mem=980.6M)
[03/22 01:03:13    102s] % Begin Save AAE data ... (date=03/22 01:03:13, mem=980.6M)
[03/22 01:03:13    102s] Saving AAE Data ...
[03/22 01:03:13    102s] % End Save AAE data ... (date=03/22 01:03:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=980.6M, current mem=980.6M)
[03/22 01:03:13    102s] % Begin Save clock tree data ... (date=03/22 01:03:13, mem=981.2M)
[03/22 01:03:13    102s] % End Save clock tree data ... (date=03/22 01:03:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=981.2M, current mem=981.2M)
[03/22 01:03:13    102s] Saving preference file DBS/Route.dat/gui.pref.tcl ...
[03/22 01:03:13    102s] Saving mode setting ...
[03/22 01:03:13    102s] Saving global file ...
[03/22 01:03:13    102s] % Begin Save floorplan data ... (date=03/22 01:03:13, mem=981.5M)
[03/22 01:03:13    102s] Saving floorplan file ...
[03/22 01:03:13    102s] % End Save floorplan data ... (date=03/22 01:03:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=981.7M, current mem=981.7M)
[03/22 01:03:13    102s] Saving Drc markers ...
[03/22 01:03:13    102s] ... 98 markers are saved ...
[03/22 01:03:13    102s] ... 0 geometry drc markers are saved ...
[03/22 01:03:13    102s] ... 0 antenna drc markers are saved ...
[03/22 01:03:13    102s] % Begin Save placement data ... (date=03/22 01:03:13, mem=981.7M)
[03/22 01:03:13    102s] ** Saving stdCellPlacement_binary (version# 1) ...
[03/22 01:03:13    102s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1305.8M) ***
[03/22 01:03:13    102s] % End Save placement data ... (date=03/22 01:03:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=981.7M, current mem=981.7M)
[03/22 01:03:13    102s] % Begin Save routing data ... (date=03/22 01:03:13, mem=981.7M)
[03/22 01:03:13    102s] Saving route file ...
[03/22 01:03:13    102s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1305.8M) ***
[03/22 01:03:13    102s] % End Save routing data ... (date=03/22 01:03:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=982.7M, current mem=982.7M)
[03/22 01:03:13    102s] Saving property file DBS/Route.dat/CHIP.prop
[03/22 01:03:13    102s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1305.8M) ***
[03/22 01:03:13    102s] #Saving pin access info...
[03/22 01:03:13    102s] #
[03/22 01:03:13    102s] % Begin Save power constraints data ... (date=03/22 01:03:13, mem=983.0M)
[03/22 01:03:13    102s] % End Save power constraints data ... (date=03/22 01:03:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=983.0M, current mem=983.0M)
[03/22 01:03:14    102s] Generated self-contained design Route.dat
[03/22 01:03:14    102s] #% End save design ... (date=03/22 01:03:14, total cpu=0:00:00.8, real=0:00:02.0, peak res=983.0M, current mem=977.0M)
[03/22 01:03:14    102s] *** Message Summary: 0 warning(s), 0 error(s)
[03/22 01:03:14    102s] 
[03/22 01:05:26    117s] <CMD> getFillerMode -quiet
[03/22 01:05:54    120s] <CMD> addFiller -cell FILLERCC FILLERBC FILLERAC FILLER8C FILLER4C FILLER2C -prefix FILLER
[03/22 01:05:54    120s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[03/22 01:05:54    120s] Type 'man IMPSP-5217' for more detail.
[03/22 01:05:54    120s] Core basic site is core_5040
[03/22 01:05:54    120s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 01:05:54    120s]   Signal wire search tree: 6688 elements. (cpu=0:00:00.0, mem=0.0M)
[03/22 01:05:55    120s] *INFO: Adding fillers to top-module.
[03/22 01:05:55    120s] *INFO:   Added 5126 filler insts (cell FILLERCC / prefix FILLER).
[03/22 01:05:55    120s] *INFO:   Added 92 filler insts (cell FILLERBC / prefix FILLER).
[03/22 01:05:55    120s] *INFO:   Added 150 filler insts (cell FILLERAC / prefix FILLER).
[03/22 01:05:55    120s] *INFO:   Added 311 filler insts (cell FILLER8C / prefix FILLER).
[03/22 01:05:55    120s] *INFO:   Added 90 filler insts (cell FILLER4C / prefix FILLER).
[03/22 01:05:55    120s] *INFO:   Added 125 filler insts (cell FILLER2C / prefix FILLER).
[03/22 01:05:55    120s] *INFO: Total 5894 filler insts added - prefix FILLER (CPU: 0:00:00.4).
[03/22 01:05:55    120s] For 5894 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/22 01:05:55    120s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[03/22 01:05:55    120s] *INFO: Second pass addFiller without DRC checking.
[03/22 01:05:55    120s] *INFO: Adding fillers to top-module.
[03/22 01:05:55    120s] *INFO:   Added 0 filler inst  (cell FILLERCC / prefix FILLER_incr).
[03/22 01:05:55    120s] *INFO:   Added 0 filler inst  (cell FILLERBC / prefix FILLER_incr).
[03/22 01:05:55    120s] *INFO:   Added 0 filler inst  (cell FILLERAC / prefix FILLER_incr).
[03/22 01:05:55    120s] *INFO:   Added 3 filler insts (cell FILLER8C / prefix FILLER_incr).
[03/22 01:05:55    120s] *INFO:   Added 119 filler insts (cell FILLER4C / prefix FILLER_incr).
[03/22 01:05:55    120s] *INFO:   Added 147 filler insts (cell FILLER2C / prefix FILLER_incr).
[03/22 01:05:55    120s] *INFO: Total 269 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[03/22 01:05:55    120s] For 269 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/22 01:05:55    120s] Pre-route DRC Violation:	269
[03/22 01:06:13    122s] <CMD> get_verify_drc_mode -disable_rules -quiet
[03/22 01:06:13    122s] <CMD> get_verify_drc_mode -quiet -area
[03/22 01:06:13    122s] <CMD> get_verify_drc_mode -quiet -layer_range
[03/22 01:06:13    122s] <CMD> get_verify_drc_mode -check_implant -quiet
[03/22 01:06:13    122s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[03/22 01:06:13    122s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[03/22 01:06:13    122s] <CMD> get_verify_drc_mode -check_only -quiet
[03/22 01:06:13    122s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[03/22 01:06:13    122s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[03/22 01:06:13    122s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[03/22 01:06:13    122s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[03/22 01:06:13    122s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[03/22 01:06:13    122s] <CMD> get_verify_drc_mode -limit -quiet
[03/22 01:06:15    122s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report CHIP.drc.rpt -limit 1000
[03/22 01:06:15    122s] <CMD> verify_drc
[03/22 01:06:15    122s] #-report CHIP.drc.rpt                    # string, default="", user setting
[03/22 01:06:15    122s]  *** Starting Verify DRC (MEM: 1326.3) ***
[03/22 01:06:15    122s] 
[03/22 01:06:15    122s]   VERIFY DRC ...... Starting Verification
[03/22 01:06:15    122s]   VERIFY DRC ...... Initializing
[03/22 01:06:15    122s]   VERIFY DRC ...... Deleting Existing Violations
[03/22 01:06:15    122s]   VERIFY DRC ...... Creating Sub-Areas
[03/22 01:06:15    122s]   VERIFY DRC ...... Using new threading
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 249.600 245.760} 1 of 36
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area : 1 complete 2 Viols.
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area: {249.600 0.000 499.200 245.760} 2 of 36
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area : 2 complete 3 Viols.
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area: {499.200 0.000 748.800 245.760} 3 of 36
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area: {748.800 0.000 998.400 245.760} 4 of 36
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area: {998.400 0.000 1248.000 245.760} 5 of 36
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area : 5 complete 2 Viols.
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area: {1248.000 0.000 1478.080 245.760} 6 of 36
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area : 6 complete 2 Viols.
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area: {0.000 245.760 249.600 491.520} 7 of 36
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area: {249.600 245.760 499.200 491.520} 8 of 36
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area: {499.200 245.760 748.800 491.520} 9 of 36
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[03/22 01:06:15    122s]   VERIFY DRC ...... Sub-Area: {748.800 245.760 998.400 491.520} 10 of 36
[03/22 01:06:15    123s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[03/22 01:06:15    123s]   VERIFY DRC ...... Sub-Area: {998.400 245.760 1248.000 491.520} 11 of 36
[03/22 01:06:15    123s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[03/22 01:06:15    123s]   VERIFY DRC ...... Sub-Area: {1248.000 245.760 1478.080 491.520} 12 of 36
[03/22 01:06:15    123s]   VERIFY DRC ...... Sub-Area : 12 complete 1 Viols.
[03/22 01:06:15    123s]   VERIFY DRC ...... Sub-Area: {0.000 491.520 249.600 737.280} 13 of 36
[03/22 01:06:15    123s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[03/22 01:06:15    123s]   VERIFY DRC ...... Sub-Area: {249.600 491.520 499.200 737.280} 14 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {499.200 491.520 748.800 737.280} 15 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {748.800 491.520 998.400 737.280} 16 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {998.400 491.520 1248.000 737.280} 17 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {1248.000 491.520 1478.080 737.280} 18 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {0.000 737.280 249.600 983.040} 19 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {249.600 737.280 499.200 983.040} 20 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 20 complete 45 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {499.200 737.280 748.800 983.040} 21 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 21 complete 589 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {748.800 737.280 998.400 983.040} 22 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 22 complete 4 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {998.400 737.280 1248.000 983.040} 23 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {1248.000 737.280 1478.080 983.040} 24 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 24 complete 2 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {0.000 983.040 249.600 1228.800} 25 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {249.600 983.040 499.200 1228.800} 26 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {499.200 983.040 748.800 1228.800} 27 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {748.800 983.040 998.400 1228.800} 28 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {998.400 983.040 1248.000 1228.800} 29 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {1248.000 983.040 1478.080 1228.800} 30 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 30 complete 3 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {0.000 1228.800 249.600 1469.000} 31 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 31 complete 1 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {249.600 1228.800 499.200 1469.000} 32 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {499.200 1228.800 748.800 1469.000} 33 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 33 complete 5 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {748.800 1228.800 998.400 1469.000} 34 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {998.400 1228.800 1248.000 1469.000} 35 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 35 complete 2 Viols.
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area: {1248.000 1228.800 1478.080 1469.000} 36 of 36
[03/22 01:06:16    123s]   VERIFY DRC ...... Sub-Area : 36 complete 2 Viols.
[03/22 01:06:16    123s] 
[03/22 01:06:16    123s]   Verification Complete : 663 Viols.
[03/22 01:06:16    123s] 
[03/22 01:06:16    123s]  *** End Verify DRC (CPU: 0:00:01.0  ELAPSED TIME: 1.00  MEM: 3.0M) ***
[03/22 01:06:16    123s] 
[03/22 01:06:16    123s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[03/22 01:06:25    124s] <CMD> verifyProcessAntenna -reportfile CHIP.antenna.rpt -error 1000
[03/22 01:06:25    124s] 
[03/22 01:06:25    124s] ******* START VERIFY ANTENNA ********
[03/22 01:06:25    124s] Report File: CHIP.antenna.rpt
[03/22 01:06:25    124s] LEF Macro File: CHIP.antenna.lef
[03/22 01:06:25    124s] Verification Complete: 0 Violations
[03/22 01:06:25    124s] ******* DONE VERIFY ANTENNA ********
[03/22 01:06:25    124s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[03/22 01:06:25    124s] 
[03/22 01:06:33    125s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[03/22 01:06:33    125s] VERIFY_CONNECTIVITY use new engine.
[03/22 01:06:33    125s] 
[03/22 01:06:33    125s] ******** Start: VERIFY CONNECTIVITY ********
[03/22 01:06:33    125s] Start Time: Fri Mar 22 01:06:33 2024
[03/22 01:06:33    125s] 
[03/22 01:06:33    125s] Design Name: CHIP
[03/22 01:06:33    125s] Database Units: 1000
[03/22 01:06:33    125s] Design Boundary: (0.0000, 0.0000) (1478.0800, 1469.0000)
[03/22 01:06:33    125s] Error Limit = 1000; Warning Limit = 50
[03/22 01:06:33    125s] Check all nets
[03/22 01:06:33    125s] 
[03/22 01:06:33    125s] Begin Summary 
[03/22 01:06:33    125s]   Found no problems or warnings.
[03/22 01:06:33    125s] End Summary
[03/22 01:06:33    125s] 
[03/22 01:06:33    125s] End Time: Fri Mar 22 01:06:33 2024
[03/22 01:06:33    125s] Time Elapsed: 0:00:00.0
[03/22 01:06:33    125s] 
[03/22 01:06:33    125s] ******** End: VERIFY CONNECTIVITY ********
[03/22 01:06:33    125s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/22 01:06:33    125s]   (CPU Time: 0:00:00.3  MEM: 13.000M)
[03/22 01:06:33    125s] 
[03/22 01:07:14    129s] <CMD> setLayerPreference violation -isVisible 1
[03/22 01:07:14    129s] <CMD> violationBrowser -all -no_display_false
[03/22 01:07:49    133s] <CMD> zoomBox 697.76 860.94 699.2 862.18
[03/22 01:07:50    133s] <CMD> selectMarker 698.1200 860.7200 699.3600 865.7600 -1 12 89
[03/22 01:07:52    133s] <CMD> zoomOut
[03/22 01:07:54    134s] <CMD> zoomOut
[03/22 01:08:02    134s] <CMD> gui_select -rect {697.999 865.865 699.565 860.609}
[03/22 01:08:02    134s] Set RLRP Inst: FILLER_incr_185
[03/22 01:08:05    135s] <CMD> uiSetTool layerBlk
[03/22 01:08:14    136s] <CMD> createRouteBlk -box 697.932 860.609 699.475 865.910
[03/22 01:08:14    136s] Set RLRP Inst: FILLER_incr_185
[03/22 01:08:25    137s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[03/22 01:08:25    137s] <CMD> setDelayCalMode -engine default -siAware true
[03/22 01:08:25    137s] <CMD> optDesign -postRoute
[03/22 01:08:25    137s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 01:08:25    137s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/22 01:08:25    137s] #spOpts: mergeVia=F 
[03/22 01:08:25    137s] Core basic site is core_5040
[03/22 01:08:25    137s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 01:08:25    137s] Creating Cell Server ...(0, 0, 0, 0)
[03/22 01:08:25    137s] Summary for sequential cells identification: 
[03/22 01:08:25    137s]   Identified SBFF number: 42
[03/22 01:08:25    137s]   Identified MBFF number: 0
[03/22 01:08:25    137s]   Identified SB Latch number: 0
[03/22 01:08:25    137s]   Identified MB Latch number: 0
[03/22 01:08:25    137s]   Not identified SBFF number: 10
[03/22 01:08:25    137s]   Not identified MBFF number: 0
[03/22 01:08:25    137s]   Not identified SB Latch number: 0
[03/22 01:08:25    137s]   Not identified MB Latch number: 0
[03/22 01:08:25    137s]   Number of sequential cells which are not FFs: 27
[03/22 01:08:25    137s] Creating Cell Server, finished. 
[03/22 01:08:25    137s] 
[03/22 01:08:25    137s] #spOpts: mergeVia=F 
[03/22 01:08:25    137s] GigaOpt running with 1 threads.
[03/22 01:08:25    137s] Info: 1 threads available for lower-level modules during optimization.
[03/22 01:08:25    137s] #spOpts: mergeVia=F 
[03/22 01:08:25    137s] 
[03/22 01:08:25    137s] Creating Lib Analyzer ...
[03/22 01:08:25    137s] 
[03/22 01:08:25    137s]  View av_func_mode_max  Weighted 0 StdDelay unweighted 53.60, weightedFactor 1.000 
[03/22 01:08:25    137s]   
[03/22 01:08:25    137s]  View av_func_mode_min  Weighted 0 StdDelay unweighted 22.50, weightedFactor 1.000 
[03/22 01:08:25    137s]   
[03/22 01:08:25    137s]  View av_scan_mode_min  Weighted 0 StdDelay unweighted 22.50, weightedFactor 1.000 
[03/22 01:08:25    137s]   Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[03/22 01:08:25    137s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[03/22 01:08:25    137s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[03/22 01:08:25    137s] 
[03/22 01:08:30    142s] Creating Lib Analyzer, finished. 
[03/22 01:08:30    142s] Effort level <high> specified for reg2reg path_group
[03/22 01:08:30    142s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[03/22 01:08:30    142s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[03/22 01:08:30    142s] 			Cell ZMA2GSD is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell ZMA2GSD is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell ZMA2GSC is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell ZMA2GSC is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell YA2GSD is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell YA2GSD is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell YA2GSC is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell YA2GSC is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell XMD is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell XMD is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell XMC is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell XMC is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell PUI is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell PUI is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell PDIX is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell PDIX is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell PDI is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell PDI is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell BHD1 is dont_touch but not dont_use
[03/22 01:08:30    142s] 			Cell BHD1 is dont_touch but not dont_use
[03/22 01:08:30    142s] 	...
[03/22 01:08:30    142s] 	Reporting only the 20 first cells found...
[03/22 01:08:30    142s] 
[03/22 01:08:30    142s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1008.2M, totSessionCpu=0:02:23 **
[03/22 01:08:30    142s] #Created 428 library cell signatures
[03/22 01:08:30    142s] #Created 532 NETS and 0 SPECIALNETS signatures
[03/22 01:08:30    142s] #Created 6932 instance signatures
[03/22 01:08:30    142s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1008.21 (MB), peak = 1033.57 (MB)
[03/22 01:08:30    142s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1008.21 (MB), peak = 1033.57 (MB)
[03/22 01:08:31    142s] Begin checking placement ... (start mem=1357.2M, init mem=1357.2M)
[03/22 01:08:31    142s] IO instance overlap:98
[03/22 01:08:31    142s] *info: Placed = 6543           (Fixed = 2)
[03/22 01:08:31    142s] *info: Unplaced = 0           
[03/22 01:08:31    142s] Placement Density:99.81%(1063841/1065832)
[03/22 01:08:31    142s] Placement Density (including fixed std cells):99.81%(1063841/1065832)
[03/22 01:08:31    142s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=1357.2M)
[03/22 01:08:31    142s]  Initial DC engine is -> aae
[03/22 01:08:31    142s]  
[03/22 01:08:31    142s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/22 01:08:31    142s]  
[03/22 01:08:31    142s]  
[03/22 01:08:31    142s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/22 01:08:31    142s]  
[03/22 01:08:31    142s] Reset EOS DB
[03/22 01:08:31    142s] Ignoring AAE DB Resetting ...
[03/22 01:08:31    142s]  Set Options for AAE Based Opt flow 
[03/22 01:08:31    142s] *** optDesign -postRoute ***
[03/22 01:08:31    142s] DRC Margin: user margin 0.0; extra margin 0
[03/22 01:08:31    142s] Setup Target Slack: user slack 0
[03/22 01:08:31    142s] Hold Target Slack: user slack 0
[03/22 01:08:31    142s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:08:31    143s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1359.2M)
[03/22 01:08:32    143s] Deleting Cell Server ...
[03/22 01:08:32    143s] Deleting Lib Analyzer.
[03/22 01:08:32    143s] Multi-VT timing optimization disabled based on library information.
[03/22 01:08:32    143s] Creating Cell Server ...(0, 0, 0, 0)
[03/22 01:08:32    143s] Summary for sequential cells identification: 
[03/22 01:08:32    143s]   Identified SBFF number: 42
[03/22 01:08:32    143s]   Identified MBFF number: 0
[03/22 01:08:32    143s]   Identified SB Latch number: 0
[03/22 01:08:32    143s]   Identified MB Latch number: 0
[03/22 01:08:32    143s]   Not identified SBFF number: 10
[03/22 01:08:32    143s]   Not identified MBFF number: 0
[03/22 01:08:32    143s]   Not identified SB Latch number: 0
[03/22 01:08:32    143s]   Not identified MB Latch number: 0
[03/22 01:08:32    143s]   Number of sequential cells which are not FFs: 27
[03/22 01:08:32    143s] Creating Cell Server, finished. 
[03/22 01:08:32    143s] 
[03/22 01:08:32    143s] 
[03/22 01:08:32    143s]  View av_func_mode_max  Weighted 0 StdDelay unweighted 53.60, weightedFactor 1.000 
[03/22 01:08:32    143s]   
[03/22 01:08:32    143s]  View av_func_mode_min  Weighted 0 StdDelay unweighted 22.50, weightedFactor 1.000 
[03/22 01:08:32    143s]   
[03/22 01:08:32    143s]  View av_scan_mode_min  Weighted 0 StdDelay unweighted 22.50, weightedFactor 1.000 
[03/22 01:08:32    143s]   Deleting Cell Server ...
[03/22 01:08:32    143s] ** INFO : this run is activating 'postRoute' automaton
[03/22 01:08:32    143s] Extraction called for design 'CHIP' of instances=6932 and nets=532 using extraction engine 'postRoute' at effort level 'low' .
[03/22 01:08:32    143s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/22 01:08:32    143s] Type 'man IMPEXT-3530' for more detail.
[03/22 01:08:32    143s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[03/22 01:08:32    143s] RC Extraction called in multi-corner(2) mode.
[03/22 01:08:32    143s] Process corner(s) are loaded.
[03/22 01:08:32    143s]  Corner: RC_worst
[03/22 01:08:32    143s]  Corner: RC_best
[03/22 01:08:32    143s] extractDetailRC Option : -outfile /tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d -maxResLength 200  -extended
[03/22 01:08:32    143s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[03/22 01:08:32    143s]       RC Corner Indexes            0       1   
[03/22 01:08:32    143s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:08:32    143s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 01:08:32    143s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:08:32    143s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:08:32    143s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:08:32    143s] Shrink Factor                : 1.00000
[03/22 01:08:32    143s] Initializing multi-corner capacitance tables ... 
[03/22 01:08:32    143s] Initializing multi-corner resistance tables ...
[03/22 01:08:32    143s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1351.2M)
[03/22 01:08:32    143s] Creating parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for storing RC.
[03/22 01:08:32    143s] Extracted 10.0429% (CPU Time= 0:00:00.1  MEM= 1399.8M)
[03/22 01:08:32    143s] Extracted 20.0406% (CPU Time= 0:00:00.1  MEM= 1399.8M)
[03/22 01:08:32    143s] Extracted 30.0384% (CPU Time= 0:00:00.1  MEM= 1399.8M)
[03/22 01:08:32    143s] Extracted 40.0361% (CPU Time= 0:00:00.1  MEM= 1399.8M)
[03/22 01:08:32    143s] Extracted 50.0339% (CPU Time= 0:00:00.1  MEM= 1399.8M)
[03/22 01:08:32    143s] Extracted 60.0316% (CPU Time= 0:00:00.1  MEM= 1399.8M)
[03/22 01:08:32    143s] Extracted 70.0293% (CPU Time= 0:00:00.1  MEM= 1399.8M)
[03/22 01:08:32    143s] Extracted 80.0271% (CPU Time= 0:00:00.2  MEM= 1399.8M)
[03/22 01:08:32    143s] Extracted 90.0248% (CPU Time= 0:00:00.2  MEM= 1399.8M)
[03/22 01:08:32    143s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 1399.8M)
[03/22 01:08:32    143s] Number of Extracted Resistors     : 6905
[03/22 01:08:32    143s] Number of Extracted Ground Cap.   : 7232
[03/22 01:08:32    143s] Number of Extracted Coupling Cap. : 9796
[03/22 01:08:32    143s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:08:32    143s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/22 01:08:32    143s]  Corner: RC_worst
[03/22 01:08:32    143s]  Corner: RC_best
[03/22 01:08:32    143s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1383.8M)
[03/22 01:08:32    143s] Creating parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb_Filter.rcdb.d' for storing RC.
[03/22 01:08:32    143s] Closing parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d'. 515 times net's RC data read were performed.
[03/22 01:08:32    143s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1383.805M)
[03/22 01:08:32    143s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:08:32    143s] processing rcdb (/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d) for hinst (top) of cell (CHIP);
[03/22 01:08:32    143s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1383.805M)
[03/22 01:08:32    143s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1383.805M)
[03/22 01:08:32    143s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:08:32    143s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1361.5M)
[03/22 01:08:32    143s] Initializing multi-corner capacitance tables ... 
[03/22 01:08:32    143s] Initializing multi-corner resistance tables ...
[03/22 01:08:32    143s] Unfixed 0 ViaPillar Nets
[03/22 01:08:32    143s] *** Enable all active views. ***
[03/22 01:08:32    143s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:08:32    143s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1361.5M)
[03/22 01:08:32    143s] End AAE Lib Interpolated Model. (MEM=1361.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:08:32    143s] **INFO: Starting Blocking QThread with 1 CPU
[03/22 01:08:32    143s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 01:08:32    143s] #################################################################################
[03/22 01:08:32    143s] # Design Stage: PostRoute
[03/22 01:08:32    143s] # Design Name: CHIP
[03/22 01:08:32    143s] # Design Mode: 90nm
[03/22 01:08:32    143s] # Analysis Mode: MMMC OCV 
[03/22 01:08:32    143s] # Parasitics Mode: SPEF/RCDB
[03/22 01:08:32    143s] # Signoff Settings: SI Off 
[03/22 01:08:32    143s] #################################################################################
[03/22 01:08:32    143s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:08:32    143s] Calculate late delays in OCV mode...
[03/22 01:08:32    143s] Calculate early delays in OCV mode...
[03/22 01:08:32    143s] Calculate late delays in OCV mode...
[03/22 01:08:32    143s] Calculate early delays in OCV mode...
[03/22 01:08:32    143s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/22 01:08:32    143s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/22 01:08:32    143s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[03/22 01:08:32    143s] End AAE Lib Interpolated Model. (MEM=22.8047 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:08:32    143s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[03/22 01:08:32    143s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 512. 
[03/22 01:08:32    143s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
[03/22 01:08:32    143s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 37. 
[03/22 01:08:32    143s] Total number of fetched objects 515
[03/22 01:08:32    143s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:08:32    143s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[03/22 01:08:32    143s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[03/22 01:08:32    143s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
[03/22 01:08:32    143s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)
[03/22 01:08:32    143s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
[03/22 01:08:33    143s]  
_______________________________________________________________________
[03/22 01:08:33    143s] Starting SI iteration 1 using Infinite Timing Windows
[03/22 01:08:33    143s] Begin IPO call back ...
[03/22 01:08:33    144s] End IPO call back ...
[03/22 01:08:34    144s] #################################################################################
[03/22 01:08:34    144s] # Design Stage: PostRoute
[03/22 01:08:34    144s] # Design Name: CHIP
[03/22 01:08:34    144s] # Design Mode: 90nm
[03/22 01:08:34    144s] # Analysis Mode: MMMC OCV 
[03/22 01:08:34    144s] # Parasitics Mode: SPEF/RCDB
[03/22 01:08:34    144s] # Signoff Settings: SI On 
[03/22 01:08:34    144s] #################################################################################
[03/22 01:08:34    144s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:08:34    144s] Setting infinite Tws ...
[03/22 01:08:34    144s] First Iteration Infinite Tw... 
[03/22 01:08:34    144s] Calculate early delays in OCV mode...
[03/22 01:08:34    144s] Calculate late delays in OCV mode...
[03/22 01:08:34    144s] Calculate early delays in OCV mode...
[03/22 01:08:34    144s] Calculate late delays in OCV mode...
[03/22 01:08:34    144s] Topological Sorting (REAL = 0:00:00.0, MEM = 1359.5M, InitMEM = 1359.5M)
[03/22 01:08:34    144s] Start delay calculation (fullDC) (1 T). (MEM=1359.53)
[03/22 01:08:34    144s] End AAE Lib Interpolated Model. (MEM=1375.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:08:34    144s] Total number of fetched objects 515
[03/22 01:08:34    144s] AAE_INFO-618: Total number of nets in the design is 532,  100.0 percent of the nets selected for SI analysis
[03/22 01:08:34    144s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:08:34    144s] End delay calculation. (MEM=1432.96 CPU=0:00:00.3 REAL=0:00:00.0)
[03/22 01:08:34    144s] End delay calculation (fullDC). (MEM=1432.96 CPU=0:00:00.5 REAL=0:00:00.0)
[03/22 01:08:34    144s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1433.0M) ***
[03/22 01:08:34    144s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1433.0M)
[03/22 01:08:34    144s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 01:08:34    144s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1433.0M)
[03/22 01:08:34    144s] 
[03/22 01:08:34    144s] Executing IPO callback for view pruning ..
[03/22 01:08:34    144s] 
[03/22 01:08:34    144s] Views Dominance Info:
[03/22 01:08:34    144s]  av_scan_mode_max
[03/22 01:08:34    144s]   Dominating WNS: 0.0000ns
[03/22 01:08:34    144s]   Dominating TNS: 0.0000ns
[03/22 01:08:34    144s]   Dominating nodes: 0
[03/22 01:08:34    144s]   Dominating failing nodes: 0
[03/22 01:08:34    144s]  av_func_mode_max
[03/22 01:08:34    144s]   Dominating WNS: 1.6682ns
[03/22 01:08:34    144s]   Dominating TNS: 0.0000ns
[03/22 01:08:34    144s]   Dominating nodes: 16
[03/22 01:08:34    144s]   Dominating failing nodes: 0
[03/22 01:08:34    144s] 
[03/22 01:08:34    144s] Optimization is working on the following views:
[03/22 01:08:34    144s]   Setup views: av_func_mode_max 
[03/22 01:08:34    144s]   Hold  views: av_func_mode_min av_scan_mode_min 
[03/22 01:08:34    144s] 
[03/22 01:08:34    144s] Active setup views:
[03/22 01:08:34    144s]  av_func_mode_max
[03/22 01:08:34    144s]   Dominating endpoints: 0
[03/22 01:08:34    144s]   Dominating TNS: -0.000
[03/22 01:08:34    144s] 
[03/22 01:08:34    144s] Starting SI iteration 2
[03/22 01:08:34    144s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:08:34    144s] Calculate early delays in OCV mode...
[03/22 01:08:34    144s] Calculate late delays in OCV mode...
[03/22 01:08:34    144s] Start delay calculation (fullDC) (1 T). (MEM=1441.03)
[03/22 01:08:34    144s] End AAE Lib Interpolated Model. (MEM=1441.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:08:34    144s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[03/22 01:08:34    144s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 515. 
[03/22 01:08:34    144s] Total number of fetched objects 515
[03/22 01:08:34    144s] AAE_INFO-618: Total number of nets in the design is 532,  0.4 percent of the nets selected for SI analysis
[03/22 01:08:34    144s] End delay calculation. (MEM=1409.02 CPU=0:00:00.0 REAL=0:00:00.0)
[03/22 01:08:34    144s] End delay calculation (fullDC). (MEM=1409.02 CPU=0:00:00.1 REAL=0:00:00.0)
[03/22 01:08:34    144s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1409.0M) ***
[03/22 01:08:34    144s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:02:25 mem=1409.0M)
[03/22 01:08:34    144s] End AAE Lib Interpolated Model. (MEM=1409.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:08:34    145s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.668  |  1.668  |  6.947  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   70    |   19    |   54    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.924%
       (99.813% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 988.0M, totSessionCpu=0:02:25 **
[03/22 01:08:34    145s] Setting latch borrow mode to budget during optimization.
[03/22 01:08:34    145s] Info: Done creating the CCOpt slew target map.
[03/22 01:08:34    145s] Glitch fixing enabled
[03/22 01:08:34    145s] Running CCOpt-PRO on entire clock network
[03/22 01:08:34    145s] Net route status summary:
[03/22 01:08:34    145s]   Clock:         4 (unrouted=1, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[03/22 01:08:34    145s]   Non-clock:   528 (unrouted=53, trialRouted=0, noStatus=0, routed=475, fixed=0, [crossesIlmBoundary=0, tooFewTerms=17, (crossesIlmBounday AND tooFewTerms=0)])
[03/22 01:08:34    145s] **WARN: (IMPCCOPT-2199):	Aborting ccopt_pro: Not enough clocktree routes routed (3 routed out of 4 total).
[03/22 01:08:35    145s] **INFO: Start fixing DRV (Mem = 1387.48M) ...
[03/22 01:08:35    145s] Begin: GigaOpt DRV Optimization
[03/22 01:08:35    145s] Glitch fixing enabled
[03/22 01:08:35    145s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[03/22 01:08:35    145s] Info: 37 io nets excluded
[03/22 01:08:35    145s] Info: 4 clock nets excluded from IPO operation.
[03/22 01:08:35    145s] End AAE Lib Interpolated Model. (MEM=1387.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:08:35    145s] PhyDesignGrid: maxLocalDensity 0.96
[03/22 01:08:35    145s] ### Creating PhyDesignMc. totSessionCpu=0:02:25 mem=1387.5M
[03/22 01:08:35    145s] #spOpts: mergeVia=F 
[03/22 01:08:35    145s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:25 mem=1387.5M
[03/22 01:08:35    145s] ### Creating LA Mngr. totSessionCpu=0:02:25 mem=1387.5M
[03/22 01:08:40    150s] ### Creating LA Mngr, finished. totSessionCpu=0:02:30 mem=1409.5M
[03/22 01:08:40    150s] ### Creating LA Mngr. totSessionCpu=0:02:31 mem=1514.2M
[03/22 01:08:40    150s] ### Creating LA Mngr, finished. totSessionCpu=0:02:31 mem=1514.2M
[03/22 01:08:40    150s] 
[03/22 01:08:40    150s] Creating Lib Analyzer ...
[03/22 01:08:40    150s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[03/22 01:08:40    150s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[03/22 01:08:40    150s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[03/22 01:08:40    150s] 
[03/22 01:08:45    156s] Creating Lib Analyzer, finished. 
[03/22 01:08:47    157s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/22 01:08:47    157s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:08:47    157s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/22 01:08:47    157s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:08:47    157s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/22 01:08:47    157s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:08:47    157s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:08:47    157s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.67|     0.00|       0|       0|       0|  99.81|          |         |
[03/22 01:08:47    157s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:08:47    157s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.67|     0.00|       0|       0|       0|  99.81| 0:00:00.0|  1609.6M|
[03/22 01:08:47    157s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:08:47    157s] **** Begin NDR-Layer Usage Statistics ****
[03/22 01:08:47    157s] Layer 3 has 4 constrained nets 
[03/22 01:08:47    157s] **** End NDR-Layer Usage Statistics ****
[03/22 01:08:47    157s] 
[03/22 01:08:47    157s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1609.6M) ***
[03/22 01:08:47    157s] 
[03/22 01:08:47    157s] Begin: glitch net info
[03/22 01:08:47    157s] glitch slack range: number of glitch nets
[03/22 01:08:47    157s] glitch slack < -0.32 : 0
[03/22 01:08:47    157s] -0.32 < glitch slack < -0.28 : 0
[03/22 01:08:47    157s] -0.28 < glitch slack < -0.24 : 0
[03/22 01:08:47    157s] -0.24 < glitch slack < -0.2 : 0
[03/22 01:08:47    157s] -0.2 < glitch slack < -0.16 : 0
[03/22 01:08:47    157s] -0.16 < glitch slack < -0.12 : 0
[03/22 01:08:47    157s] -0.12 < glitch slack < -0.08 : 0
[03/22 01:08:47    157s] -0.08 < glitch slack < -0.04 : 0
[03/22 01:08:47    157s] -0.04 < glitch slack : 0
[03/22 01:08:47    157s] End: glitch net info
[03/22 01:08:47    157s] drv optimizer changes nothing and skips refinePlace
[03/22 01:08:47    157s] End: GigaOpt DRV Optimization
[03/22 01:08:47    157s] **optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 1061.7M, totSessionCpu=0:02:38 **
[03/22 01:08:47    157s] *info:
[03/22 01:08:47    157s] **INFO: Completed fixing DRV (CPU Time = 0:00:13, Mem = 1463.51M).
[03/22 01:08:47    157s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.21min real=0.20min mem=1463.5M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.668  |  1.668  |  6.947  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   70    |   19    |   54    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.924%
       (99.813% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 1061.3M, totSessionCpu=0:02:38 **
[03/22 01:08:47    157s]   DRV Snapshot: (REF)
[03/22 01:08:47    157s]          Tran DRV: 0
[03/22 01:08:47    157s]           Cap DRV: 0
[03/22 01:08:47    157s]        Fanout DRV: 1
[03/22 01:08:47    157s]            Glitch: 0
[03/22 01:08:47    157s] *** Timing Is met
[03/22 01:08:47    157s] *** Check timing (0:00:00.0)
[03/22 01:08:47    157s] *** Setup timing is met (target slack 0ns)
[03/22 01:08:47    157s]   Timing Snapshot: (REF)
[03/22 01:08:47    157s]      Weighted WNS: 0.000
[03/22 01:08:47    157s]       All  PG WNS: 0.000
[03/22 01:08:47    157s]       High PG WNS: 0.000
[03/22 01:08:47    157s]       All  PG TNS: 0.000
[03/22 01:08:47    157s]       High PG TNS: 0.000
[03/22 01:08:47    157s]    Category Slack: { [L, 1.668] [H, 1.668] }
[03/22 01:08:47    157s] 
[03/22 01:08:47    157s] Running postRoute recovery in preEcoRoute mode
[03/22 01:08:47    157s] **optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 1061.3M, totSessionCpu=0:02:38 **
[03/22 01:08:47    157s]   DRV Snapshot: (TGT)
[03/22 01:08:47    157s]          Tran DRV: 0
[03/22 01:08:47    157s]           Cap DRV: 0
[03/22 01:08:47    157s]        Fanout DRV: 1
[03/22 01:08:47    157s]            Glitch: 0
[03/22 01:08:47    157s] Checking DRV degradation...
[03/22 01:08:47    157s] 
[03/22 01:08:47    157s] Recovery Manager:
[03/22 01:08:47    157s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/22 01:08:47    157s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/22 01:08:47    157s]   Fanout DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[03/22 01:08:47    157s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/22 01:08:47    157s] 
[03/22 01:08:47    157s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/22 01:08:47    157s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1396.74M, totSessionCpu=0:02:38).
[03/22 01:08:47    157s] **optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 1061.3M, totSessionCpu=0:02:38 **
[03/22 01:08:47    157s] 
[03/22 01:08:47    157s]   Timing/DRV Snapshot: (REF)
[03/22 01:08:47    157s]      Weighted WNS: 0.000
[03/22 01:08:47    157s]       All  PG WNS: 0.000
[03/22 01:08:47    157s]       High PG WNS: 0.000
[03/22 01:08:47    157s]       All  PG TNS: 0.000
[03/22 01:08:47    157s]       High PG TNS: 0.000
[03/22 01:08:47    157s]          Tran DRV: 0
[03/22 01:08:47    157s]           Cap DRV: 0
[03/22 01:08:47    157s]        Fanout DRV: 1
[03/22 01:08:47    157s]            Glitch: 0
[03/22 01:08:47    157s]    Category Slack: { [L, 1.668] [H, 1.668] }
[03/22 01:08:47    157s] 
[03/22 01:08:47    157s] ### Creating LA Mngr. totSessionCpu=0:02:38 mem=1396.7M
[03/22 01:08:47    157s] ### Creating LA Mngr, finished. totSessionCpu=0:02:38 mem=1396.7M
[03/22 01:08:47    157s] Default Rule : ""
[03/22 01:08:47    157s] Non Default Rules :
[03/22 01:08:47    157s] Worst Slack : 1.668 ns
[03/22 01:08:47    157s] Total 0 nets layer assigned (0.0).
[03/22 01:08:47    157s] GigaOpt: setting up router preferences
[03/22 01:08:47    157s] GigaOpt: 0 nets assigned router directives
[03/22 01:08:47    157s] 
[03/22 01:08:47    157s] Start Assign Priority Nets ...
[03/22 01:08:47    157s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/22 01:08:47    157s] Existing Priority Nets 0 (0.0%)
[03/22 01:08:47    157s] Assigned Priority Nets 0 (0.0%)
[03/22 01:08:47    157s] ### Creating LA Mngr. totSessionCpu=0:02:38 mem=1454.0M
[03/22 01:08:47    157s] ### Creating LA Mngr, finished. totSessionCpu=0:02:38 mem=1454.0M
[03/22 01:08:47    157s] ### Creating LA Mngr. totSessionCpu=0:02:38 mem=1454.0M
[03/22 01:08:47    157s] ### Creating LA Mngr, finished. totSessionCpu=0:02:38 mem=1454.0M
[03/22 01:08:48    158s] Default Rule : ""
[03/22 01:08:48    158s] Non Default Rules :
[03/22 01:08:48    158s] Worst Slack : 1.668 ns
[03/22 01:08:48    158s] Total 0 nets layer assigned (0.4).
[03/22 01:08:48    158s] GigaOpt: setting up router preferences
[03/22 01:08:48    158s] GigaOpt: 0 nets assigned router directives
[03/22 01:08:48    158s] 
[03/22 01:08:48    158s] Start Assign Priority Nets ...
[03/22 01:08:48    158s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/22 01:08:48    158s] Existing Priority Nets 0 (0.0%)
[03/22 01:08:48    158s] Assigned Priority Nets 0 (0.0%)
[03/22 01:08:48    158s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.668  |  1.668  |  6.947  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   70    |   19    |   54    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.924%
       (99.813% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1008.2M, totSessionCpu=0:02:38 **
[03/22 01:08:48    158s] Deleting Lib Analyzer.
[03/22 01:08:48    158s] *** Starting refinePlace (0:02:38 mem=1348.3M) ***
[03/22 01:08:48    158s] Total net bbox length = 5.406e+04 (2.731e+04 2.675e+04) (ext = 3.209e+04)
[03/22 01:08:48    158s] **ERROR: (IMPSP-2002):	Density too high (99.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[03/22 01:08:48    158s] Total net bbox length = 5.406e+04 (2.731e+04 2.675e+04) (ext = 3.209e+04)
[03/22 01:08:48    158s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1348.3MB
[03/22 01:08:48    158s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1348.3MB) @(0:02:38 - 0:02:38).
[03/22 01:08:48    158s] *** Finished refinePlace (0:02:38 mem=1348.3M) ***
[03/22 01:08:48    158s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
[03/22 01:08:48    158s] -routeWithEco true                        # bool, default=false, user setting
[03/22 01:08:48    158s] -routeSelectedNetOnly false               # bool, default=false
[03/22 01:08:48    158s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/22 01:08:48    158s] -routeWithTimingDriven false              # bool, default=false, user setting
[03/22 01:08:48    158s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/22 01:08:48    158s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/22 01:08:48    158s] 
[03/22 01:08:48    158s] globalDetailRoute
[03/22 01:08:48    158s] 
[03/22 01:08:48    158s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[03/22 01:08:48    158s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[03/22 01:08:48    158s] #setNanoRouteMode -routeInsertAntennaDiode true
[03/22 01:08:48    158s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[03/22 01:08:48    158s] #setNanoRouteMode -routeWithEco true
[03/22 01:08:48    158s] #setNanoRouteMode -routeWithSiDriven false
[03/22 01:08:48    158s] #setNanoRouteMode -routeWithTimingDriven false
[03/22 01:08:48    158s] #Start globalDetailRoute on Fri Mar 22 01:08:48 2024
[03/22 01:08:48    158s] #
[03/22 01:08:48    158s] Closing parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d'. 578 times net's RC data read were performed.
[03/22 01:08:48    158s] ### Net info: total nets: 532
[03/22 01:08:48    158s] ### Net info: dirty nets: 0
[03/22 01:08:48    158s] ### Net info: marked as disconnected nets: 0
[03/22 01:08:48    158s] ### Net info: fully routed nets: 478
[03/22 01:08:48    158s] ### Net info: trivial (single pin) nets: 0
[03/22 01:08:48    158s] ### Net info: unrouted nets: 54
[03/22 01:08:48    158s] ### Net info: re-extraction nets: 0
[03/22 01:08:48    158s] ### Net info: ignored nets: 0
[03/22 01:08:48    158s] ### Net info: skip routing nets: 0
[03/22 01:08:48    158s] ### import route signature (66) = 2008414581
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN clk_p_i in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_a_i[0] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_a_i[1] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_a_i[2] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_a_i[3] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_a_i[4] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_a_i[5] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_a_i[6] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_a_i[7] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_b_i[0] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_b_i[1] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_b_i[2] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_b_i[3] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_b_i[4] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_b_i[5] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_b_i[6] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_b_i[7] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_o[0] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_o[10] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (NRDB-733) PIN data_o[11] in CELL_VIEW CHIP does not have physical port.
[03/22 01:08:48    158s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[03/22 01:08:48    158s] #To increase the message display limit, refer to the product command reference manual.
[03/22 01:08:48    158s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[03/22 01:08:48    158s] #RTESIG:78da8d90c16e02211445bbee57bca08b6952677808322ca789a9aba931d62da1151bd319
[03/22 01:08:48    158s] #       300cd3a4fdfa12bbb5224b38ef70df9d4c77cb0d109425e26ca035d508ed0625950c670c
[03/22 01:08:48    158s] #       85a850eaf4f4fa44ee27d397f516a9022ce9f94071e8bc898f300e36c060633cba8f873f
[03/22 01:08:48    158s] #       8e0b9ab4048a2186747b99910a8819a34f58b4c199f07d915b2ce67030dd60a178f3bebb
[03/22 01:08:48    158s] #       c8485603a9627faa8ecef9af71d0d1f6a7149d21d7ef669fd6084ca55482ead56ee7379f
[03/22 01:08:48    158s] #       9533ce073f46abd398fe593daf1bacca78ec9355077bf22162b9bfbe82121cc4bc5c64fb
[03/22 01:08:48    158s] #       408a2cbb442a570069daedb26d9beb1f23ab39c4305ed5cd51e41999f7704420e7f09950
[03/22 01:08:48    158s] #       bca67959adf24570857991baa151c152a3ffa6befb0559cae919
[03/22 01:08:48    158s] #
[03/22 01:08:48    158s] #Loading the last recorded routing design signature
[03/22 01:08:48    158s] #Created 23 NETS and 0 SPECIALNETS new signatures
[03/22 01:08:48    158s] #No placement changes detected since last routing
[03/22 01:08:48    158s] #RTESIG:78da8d90c16e02211445bbee57bca08b6952677808322ca789a9aba931d62da1151bd319
[03/22 01:08:48    158s] #       300cd3a4fdfa12bbb5224b38ef70df9d4c77cb0d109425e26ca035d508ed0625950c670c
[03/22 01:08:48    158s] #       85a850eaf4f4fa44ee27d397f516a9022ce9f94071e8bc898f300e36c060633cba8f873f
[03/22 01:08:48    158s] #       8e0b9ab4048a2186747b99910a8819a34f58b4c199f07d915b2ce67030dd60a178f3bebb
[03/22 01:08:48    158s] #       c8485603a9627faa8ecef9af71d0d1f6a7149d21d7ef669fd6084ca55482ead56ee7379f
[03/22 01:08:48    158s] #       9533ce073f46abd398fe593daf1bacca78ec9355077bf22162b9bfbe82121cc4bc5c64fb
[03/22 01:08:48    158s] #       408a2cbb442a570069daedb26d9beb1f23ab39c4305ed5cd51e41999f7704420e7f09950
[03/22 01:08:48    158s] #       bca67959adf24570857991baa151c152a3ffa6befb0559cae919
[03/22 01:08:48    158s] #
[03/22 01:08:48    158s] #Start routing data preparation on Fri Mar 22 01:08:48 2024
[03/22 01:08:48    158s] #
[03/22 01:08:48    158s] #Minimum voltage of a net in the design = 0.000.
[03/22 01:08:48    158s] #Maximum voltage of a net in the design = 1.980.
[03/22 01:08:48    158s] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 01:08:48    158s] #Voltage range [1.620 - 1.980] has 1 net.
[03/22 01:08:48    158s] #Voltage range [0.000 - 1.980] has 530 nets.
[03/22 01:08:48    158s] # metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
[03/22 01:08:48    158s] # metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[03/22 01:08:48    158s] # metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[03/22 01:08:48    158s] # metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[03/22 01:08:48    158s] # metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[03/22 01:08:48    158s] # metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
[03/22 01:08:48    158s] #Regenerating Ggrids automatically.
[03/22 01:08:48    158s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
[03/22 01:08:48    158s] #Using automatically generated G-grids.
[03/22 01:08:48    158s] #Done routing data preparation.
[03/22 01:08:48    158s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 999.31 (MB), peak = 1064.62 (MB)
[03/22 01:08:48    158s] #Merging special wires...
[03/22 01:08:48    158s] #
[03/22 01:08:48    158s] #Connectivity extraction summary:
[03/22 01:08:48    158s] #16 routed nets are extracted.
[03/22 01:08:48    158s] #462 routed net(s) are imported.
[03/22 01:08:48    158s] #54 nets are fixed|skipped|trivial (not extracted).
[03/22 01:08:48    158s] #Total number of nets = 532.
[03/22 01:08:48    158s] #
[03/22 01:08:48    158s] #Found 0 nets for post-route si or timing fixing.
[03/22 01:08:48    158s] #
[03/22 01:08:48    158s] #Finished routing data preparation on Fri Mar 22 01:08:48 2024
[03/22 01:08:48    158s] #
[03/22 01:08:48    158s] #Cpu time = 00:00:00
[03/22 01:08:48    158s] #Elapsed time = 00:00:00
[03/22 01:08:48    158s] #Increased memory = 3.86 (MB)
[03/22 01:08:48    158s] #Total memory = 999.31 (MB)
[03/22 01:08:48    158s] #Peak memory = 1064.62 (MB)
[03/22 01:08:48    158s] #
[03/22 01:08:48    158s] #
[03/22 01:08:48    158s] #Start global routing on Fri Mar 22 01:08:48 2024
[03/22 01:08:48    158s] #
[03/22 01:08:48    158s] #WARNING (NRGR-22) Design is already detail routed.
[03/22 01:08:48    158s] ### route signature (69) = 1331847139
[03/22 01:08:48    158s] ### violation signature (62) = 1950927440
[03/22 01:08:48    158s] ### route signature (72) =  221235338
[03/22 01:08:48    158s] ### violation signature (65) = 1950927440
[03/22 01:08:48    158s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/22 01:08:48    158s] #Cpu time = 00:00:00
[03/22 01:08:48    158s] #Elapsed time = 00:00:00
[03/22 01:08:48    158s] #Increased memory = 3.86 (MB)
[03/22 01:08:48    158s] #Total memory = 999.31 (MB)
[03/22 01:08:48    158s] #Peak memory = 1064.62 (MB)
[03/22 01:08:48    158s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/22 01:08:49    159s] #
[03/22 01:08:49    159s] #Start Detail Routing..
[03/22 01:08:49    159s] #start initial detail routing ...
[03/22 01:08:49    159s] #   number of violations = 663
[03/22 01:08:49    159s] #
[03/22 01:08:49    159s] #    By Layer and Type :
[03/22 01:08:49    159s] #	         MetSpc    Short   Totals
[03/22 01:08:49    159s] #	metal1      208      455      663
[03/22 01:08:49    159s] #	Totals      208      455      663
[03/22 01:08:49    159s] #0 out of 6932 instances (0.0%) need to be verified(marked ipoed), dirty area=0.0%.
[03/22 01:08:49    159s] #0.0% of the total area was checked
[03/22 01:08:49    159s] #   number of violations = 663
[03/22 01:08:49    159s] #
[03/22 01:08:49    159s] #    By Layer and Type :
[03/22 01:08:49    159s] #	         MetSpc    Short   Totals
[03/22 01:08:49    159s] #	metal1      208      455      663
[03/22 01:08:49    159s] #	Totals      208      455      663
[03/22 01:08:49    159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1000.79 (MB), peak = 1064.62 (MB)
[03/22 01:08:49    159s] #start 1st optimization iteration ...
[03/22 01:08:52    162s] #   number of violations = 1
[03/22 01:08:52    162s] #
[03/22 01:08:52    162s] #    By Layer and Type :
[03/22 01:08:52    162s] #	          Short   Totals
[03/22 01:08:52    162s] #	metal1        0        0
[03/22 01:08:52    162s] #	metal2        0        0
[03/22 01:08:52    162s] #	metal3        1        1
[03/22 01:08:52    162s] #	Totals        1        1
[03/22 01:08:52    162s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1013.88 (MB), peak = 1064.62 (MB)
[03/22 01:08:52    162s] #start 2nd optimization iteration ...
[03/22 01:08:52    162s] #   number of violations = 0
[03/22 01:08:52    162s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1013.88 (MB), peak = 1064.62 (MB)
[03/22 01:08:52    162s] #Complete Detail Routing.
[03/22 01:08:52    162s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:08:52    162s] #Total wire length = 58167 um.
[03/22 01:08:52    162s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:08:52    162s] #Total wire length on LAYER metal1 = 8890 um.
[03/22 01:08:52    162s] #Total wire length on LAYER metal2 = 28024 um.
[03/22 01:08:52    162s] #Total wire length on LAYER metal3 = 20432 um.
[03/22 01:08:52    162s] #Total wire length on LAYER metal4 = 821 um.
[03/22 01:08:52    162s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:08:52    162s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:08:52    162s] #Total number of vias = 2585
[03/22 01:08:52    162s] #Up-Via Summary (total 2585):
[03/22 01:08:52    162s] #           
[03/22 01:08:52    162s] #-----------------------
[03/22 01:08:52    162s] # metal1           1475
[03/22 01:08:52    162s] # metal2           1037
[03/22 01:08:52    162s] # metal3             73
[03/22 01:08:52    162s] #-----------------------
[03/22 01:08:52    162s] #                  2585 
[03/22 01:08:52    162s] #
[03/22 01:08:52    162s] #Total number of DRC violations = 0
[03/22 01:08:52    162s] ### route signature (81) = 1802693865
[03/22 01:08:52    162s] ### violation signature (74) = 1905142130
[03/22 01:08:52    162s] #Cpu time = 00:00:04
[03/22 01:08:52    162s] #Elapsed time = 00:00:04
[03/22 01:08:52    162s] #Increased memory = 2.71 (MB)
[03/22 01:08:52    162s] #Total memory = 1002.03 (MB)
[03/22 01:08:52    162s] #Peak memory = 1064.62 (MB)
[03/22 01:08:52    162s] #
[03/22 01:08:52    162s] #start routing for process antenna violation fix ...
[03/22 01:08:52    162s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/22 01:08:53    163s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1003.38 (MB), peak = 1064.62 (MB)
[03/22 01:08:53    163s] #
[03/22 01:08:53    163s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:08:53    163s] #Total wire length = 58167 um.
[03/22 01:08:53    163s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:08:53    163s] #Total wire length on LAYER metal1 = 8890 um.
[03/22 01:08:53    163s] #Total wire length on LAYER metal2 = 28024 um.
[03/22 01:08:53    163s] #Total wire length on LAYER metal3 = 20432 um.
[03/22 01:08:53    163s] #Total wire length on LAYER metal4 = 821 um.
[03/22 01:08:53    163s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:08:53    163s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:08:53    163s] #Total number of vias = 2585
[03/22 01:08:53    163s] #Up-Via Summary (total 2585):
[03/22 01:08:53    163s] #           
[03/22 01:08:53    163s] #-----------------------
[03/22 01:08:53    163s] # metal1           1475
[03/22 01:08:53    163s] # metal2           1037
[03/22 01:08:53    163s] # metal3             73
[03/22 01:08:53    163s] #-----------------------
[03/22 01:08:53    163s] #                  2585 
[03/22 01:08:53    163s] #
[03/22 01:08:53    163s] #Total number of DRC violations = 0
[03/22 01:08:53    163s] #Total number of net violated process antenna rule = 0
[03/22 01:08:53    163s] #
[03/22 01:08:53    163s] ### route signature (84) = 1802693865
[03/22 01:08:53    163s] ### violation signature (77) = 1905142130
[03/22 01:08:53    163s] #
[03/22 01:08:53    163s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:08:53    163s] #Total wire length = 58167 um.
[03/22 01:08:53    163s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:08:53    163s] #Total wire length on LAYER metal1 = 8890 um.
[03/22 01:08:53    163s] #Total wire length on LAYER metal2 = 28024 um.
[03/22 01:08:53    163s] #Total wire length on LAYER metal3 = 20432 um.
[03/22 01:08:53    163s] #Total wire length on LAYER metal4 = 821 um.
[03/22 01:08:53    163s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:08:53    163s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:08:53    163s] #Total number of vias = 2585
[03/22 01:08:53    163s] #Up-Via Summary (total 2585):
[03/22 01:08:53    163s] #           
[03/22 01:08:53    163s] #-----------------------
[03/22 01:08:53    163s] # metal1           1475
[03/22 01:08:53    163s] # metal2           1037
[03/22 01:08:53    163s] # metal3             73
[03/22 01:08:53    163s] #-----------------------
[03/22 01:08:53    163s] #                  2585 
[03/22 01:08:53    163s] #
[03/22 01:08:53    163s] #Total number of DRC violations = 0
[03/22 01:08:53    163s] #Total number of net violated process antenna rule = 0
[03/22 01:08:53    163s] #
[03/22 01:08:53    163s] ### max drc and si pitch = 3800 (   3.800 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[03/22 01:08:54    164s] #
[03/22 01:08:54    164s] #Start Post Route wire spreading..
[03/22 01:08:54    164s] #
[03/22 01:08:54    164s] #Start data preparation for wire spreading...
[03/22 01:08:54    164s] #
[03/22 01:08:54    164s] #Data preparation is done on Fri Mar 22 01:08:54 2024
[03/22 01:08:54    164s] #
[03/22 01:08:54    164s] #
[03/22 01:08:54    164s] #Start Post Route Wire Spread.
[03/22 01:08:54    164s] #Done with 88 horizontal wires in 3 hboxes and 76 vertical wires in 3 hboxes.
[03/22 01:08:54    164s] #Complete Post Route Wire Spread.
[03/22 01:08:54    164s] #
[03/22 01:08:54    164s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:08:54    164s] #Total wire length = 58308 um.
[03/22 01:08:54    164s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:08:54    164s] #Total wire length on LAYER metal1 = 8890 um.
[03/22 01:08:54    164s] #Total wire length on LAYER metal2 = 28088 um.
[03/22 01:08:54    164s] #Total wire length on LAYER metal3 = 20509 um.
[03/22 01:08:54    164s] #Total wire length on LAYER metal4 = 821 um.
[03/22 01:08:54    164s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:08:54    164s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:08:54    164s] #Total number of vias = 2585
[03/22 01:08:54    164s] #Up-Via Summary (total 2585):
[03/22 01:08:54    164s] #           
[03/22 01:08:54    164s] #-----------------------
[03/22 01:08:54    164s] # metal1           1475
[03/22 01:08:54    164s] # metal2           1037
[03/22 01:08:54    164s] # metal3             73
[03/22 01:08:54    164s] #-----------------------
[03/22 01:08:54    164s] #                  2585 
[03/22 01:08:54    164s] #
[03/22 01:08:54    164s] ### route signature (88) = 1837903302
[03/22 01:08:54    164s] ### violation signature (81) = 1905142130
[03/22 01:08:54    164s] #   number of violations = 0
[03/22 01:08:54    164s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1004.02 (MB), peak = 1064.62 (MB)
[03/22 01:08:54    164s] #CELL_VIEW CHIP,init has no DRC violation.
[03/22 01:08:54    164s] #Total number of DRC violations = 0
[03/22 01:08:54    164s] #Total number of net violated process antenna rule = 0
[03/22 01:08:54    164s] #Post Route wire spread is done.
[03/22 01:08:54    164s] #Total number of nets with non-default rule or having extra spacing = 4
[03/22 01:08:54    164s] #Total wire length = 58308 um.
[03/22 01:08:54    164s] #Total half perimeter of net bounding box = 56178 um.
[03/22 01:08:54    164s] #Total wire length on LAYER metal1 = 8890 um.
[03/22 01:08:54    164s] #Total wire length on LAYER metal2 = 28088 um.
[03/22 01:08:54    164s] #Total wire length on LAYER metal3 = 20509 um.
[03/22 01:08:54    164s] #Total wire length on LAYER metal4 = 821 um.
[03/22 01:08:54    164s] #Total wire length on LAYER metal5 = 0 um.
[03/22 01:08:54    164s] #Total wire length on LAYER metal6 = 0 um.
[03/22 01:08:54    164s] #Total number of vias = 2585
[03/22 01:08:54    164s] #Up-Via Summary (total 2585):
[03/22 01:08:54    164s] #           
[03/22 01:08:54    164s] #-----------------------
[03/22 01:08:54    164s] # metal1           1475
[03/22 01:08:54    164s] # metal2           1037
[03/22 01:08:54    164s] # metal3             73
[03/22 01:08:54    164s] #-----------------------
[03/22 01:08:54    164s] #                  2585 
[03/22 01:08:54    164s] #
[03/22 01:08:54    164s] ### route signature (90) = 1837903302
[03/22 01:08:54    164s] ### violation signature (83) = 1905142130
[03/22 01:08:54    164s] #detailRoute Statistics:
[03/22 01:08:54    164s] #Cpu time = 00:00:06
[03/22 01:08:54    164s] #Elapsed time = 00:00:06
[03/22 01:08:54    164s] #Increased memory = 2.76 (MB)
[03/22 01:08:54    164s] #Total memory = 1002.07 (MB)
[03/22 01:08:54    164s] #Peak memory = 1064.62 (MB)
[03/22 01:08:54    164s] #Updating routing design signature
[03/22 01:08:54    164s] #Created 428 library cell signatures
[03/22 01:08:54    164s] #Created 532 NETS and 0 SPECIALNETS signatures
[03/22 01:08:54    164s] #Created 6932 instance signatures
[03/22 01:08:54    164s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1002.07 (MB), peak = 1064.62 (MB)
[03/22 01:08:54    164s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1002.07 (MB), peak = 1064.62 (MB)
[03/22 01:08:54    164s] ### export route signature (91) = 1837903302
[03/22 01:08:54    164s] ### export violation signature (84) = 1905142130
[03/22 01:08:54    164s] #
[03/22 01:08:54    164s] #globalDetailRoute statistics:
[03/22 01:08:54    164s] #Cpu time = 00:00:06
[03/22 01:08:54    164s] #Elapsed time = 00:00:06
[03/22 01:08:54    164s] #Increased memory = -32.23 (MB)
[03/22 01:08:54    164s] #Total memory = 975.99 (MB)
[03/22 01:08:54    164s] #Peak memory = 1064.62 (MB)
[03/22 01:08:54    164s] #Number of warnings = 22
[03/22 01:08:54    164s] #Total number of warnings = 109
[03/22 01:08:54    164s] #Number of fails = 0
[03/22 01:08:54    164s] #Total number of fails = 0
[03/22 01:08:54    164s] #Complete globalDetailRoute on Fri Mar 22 01:08:54 2024
[03/22 01:08:54    164s] #
[03/22 01:08:54    164s] ### 
[03/22 01:08:54    164s] ###   Scalability Statistics
[03/22 01:08:54    164s] ### 
[03/22 01:08:54    164s] ### ------------------------+----------------+----------------+----------------+
[03/22 01:08:54    164s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[03/22 01:08:54    164s] ### ------------------------+----------------+----------------+----------------+
[03/22 01:08:54    164s] ###   Data Preparation      |        00:00:00|        00:00:00|             1.0|
[03/22 01:08:54    164s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[03/22 01:08:54    164s] ###   Detail Routing        |        00:00:04|        00:00:04|             1.0|
[03/22 01:08:54    164s] ###   Antenna Fixing        |        00:00:01|        00:00:01|             1.0|
[03/22 01:08:54    164s] ###   Total                 |        00:00:06|        00:00:06|             1.0|
[03/22 01:08:54    164s] ### ------------------------+----------------+----------------+----------------+
[03/22 01:08:54    164s] ### 
[03/22 01:08:54    164s] **optDesign ... cpu = 0:00:22, real = 0:00:24, mem = 947.4M, totSessionCpu=0:02:44 **
[03/22 01:08:54    164s] -routeWithEco false                       # bool, default=false
[03/22 01:08:54    164s] -routeSelectedNetOnly false               # bool, default=false
[03/22 01:08:54    164s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/22 01:08:54    164s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/22 01:08:54    164s] Extraction called for design 'CHIP' of instances=6932 and nets=532 using extraction engine 'postRoute' at effort level 'low' .
[03/22 01:08:54    164s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/22 01:08:54    164s] Type 'man IMPEXT-3530' for more detail.
[03/22 01:08:54    164s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[03/22 01:08:54    164s] RC Extraction called in multi-corner(2) mode.
[03/22 01:08:54    164s] Process corner(s) are loaded.
[03/22 01:08:54    164s]  Corner: RC_worst
[03/22 01:08:54    164s]  Corner: RC_best
[03/22 01:08:54    164s] extractDetailRC Option : -outfile /tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d -maxResLength 200  -extended
[03/22 01:08:54    164s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[03/22 01:08:54    164s]       RC Corner Indexes            0       1   
[03/22 01:08:54    164s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:08:54    164s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 01:08:54    164s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:08:54    164s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:08:54    164s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:08:54    164s] Shrink Factor                : 1.00000
[03/22 01:08:54    164s] Initializing multi-corner capacitance tables ... 
[03/22 01:08:54    164s] Initializing multi-corner resistance tables ...
[03/22 01:08:54    164s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1313.9M)
[03/22 01:08:54    164s] Creating parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for storing RC.
[03/22 01:08:54    164s] Extracted 10.0307% (CPU Time= 0:00:00.1  MEM= 1384.5M)
[03/22 01:08:54    164s] Extracted 20.0394% (CPU Time= 0:00:00.1  MEM= 1384.5M)
[03/22 01:08:54    164s] Extracted 30.0263% (CPU Time= 0:00:00.1  MEM= 1384.5M)
[03/22 01:08:54    164s] Extracted 40.035% (CPU Time= 0:00:00.1  MEM= 1384.5M)
[03/22 01:08:54    164s] Extracted 50.0438% (CPU Time= 0:00:00.1  MEM= 1384.5M)
[03/22 01:08:54    164s] Extracted 60.0307% (CPU Time= 0:00:00.1  MEM= 1384.5M)
[03/22 01:08:54    164s] Extracted 70.0394% (CPU Time= 0:00:00.1  MEM= 1384.5M)
[03/22 01:08:54    164s] Extracted 80.0263% (CPU Time= 0:00:00.1  MEM= 1384.5M)
[03/22 01:08:54    164s] Extracted 90.035% (CPU Time= 0:00:00.2  MEM= 1384.5M)
[03/22 01:08:54    164s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 1384.5M)
[03/22 01:08:54    164s] Number of Extracted Resistors     : 7580
[03/22 01:08:54    164s] Number of Extracted Ground Cap.   : 7806
[03/22 01:08:54    164s] Number of Extracted Coupling Cap. : 11216
[03/22 01:08:54    164s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:08:54    164s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/22 01:08:54    164s]  Corner: RC_worst
[03/22 01:08:54    164s]  Corner: RC_best
[03/22 01:08:54    164s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1360.5M)
[03/22 01:08:54    164s] Creating parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb_Filter.rcdb.d' for storing RC.
[03/22 01:08:54    164s] Closing parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d'. 515 times net's RC data read were performed.
[03/22 01:08:54    164s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1360.469M)
[03/22 01:08:54    164s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:08:54    164s] processing rcdb (/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d) for hinst (top) of cell (CHIP);
[03/22 01:08:54    164s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1360.469M)
[03/22 01:08:54    164s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1360.469M)
[03/22 01:08:54    164s] **optDesign ... cpu = 0:00:22, real = 0:00:24, mem = 949.6M, totSessionCpu=0:02:45 **
[03/22 01:08:54    164s] Starting SI iteration 1 using Infinite Timing Windows
[03/22 01:08:54    164s] Begin IPO call back ...
[03/22 01:08:55    164s] End IPO call back ...
[03/22 01:08:55    165s] #################################################################################
[03/22 01:08:55    165s] # Design Stage: PostRoute
[03/22 01:08:55    165s] # Design Name: CHIP
[03/22 01:08:55    165s] # Design Mode: 90nm
[03/22 01:08:55    165s] # Analysis Mode: MMMC OCV 
[03/22 01:08:55    165s] # Parasitics Mode: SPEF/RCDB
[03/22 01:08:55    165s] # Signoff Settings: SI On 
[03/22 01:08:55    165s] #################################################################################
[03/22 01:08:55    165s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:08:55    165s] Setting infinite Tws ...
[03/22 01:08:55    165s] First Iteration Infinite Tw... 
[03/22 01:08:55    165s] Calculate early delays in OCV mode...
[03/22 01:08:55    165s] Calculate late delays in OCV mode...
[03/22 01:08:55    165s] Topological Sorting (REAL = 0:00:00.0, MEM = 1333.4M, InitMEM = 1333.4M)
[03/22 01:08:55    165s] Start delay calculation (fullDC) (1 T). (MEM=1333.43)
[03/22 01:08:55    165s] Initializing multi-corner capacitance tables ... 
[03/22 01:08:55    165s] Initializing multi-corner resistance tables ...
[03/22 01:08:55    165s] End AAE Lib Interpolated Model. (MEM=1349.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:08:55    165s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:08:55    165s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1349.6M)
[03/22 01:08:55    165s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:08:55    165s] Total number of fetched objects 515
[03/22 01:08:55    165s] AAE_INFO-618: Total number of nets in the design is 532,  100.0 percent of the nets selected for SI analysis
[03/22 01:08:55    165s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:08:55    165s] End delay calculation. (MEM=1416.39 CPU=0:00:00.2 REAL=0:00:00.0)
[03/22 01:08:55    165s] End delay calculation (fullDC). (MEM=1416.39 CPU=0:00:00.5 REAL=0:00:00.0)
[03/22 01:08:55    165s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1416.4M) ***
[03/22 01:08:55    165s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1416.4M)
[03/22 01:08:55    165s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 01:08:55    165s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1416.4M)
[03/22 01:08:55    165s] Starting SI iteration 2
[03/22 01:08:55    165s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:08:55    165s] Calculate early delays in OCV mode...
[03/22 01:08:55    165s] Calculate late delays in OCV mode...
[03/22 01:08:55    165s] Start delay calculation (fullDC) (1 T). (MEM=1424.46)
[03/22 01:08:55    165s] End AAE Lib Interpolated Model. (MEM=1424.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:08:55    165s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[03/22 01:08:55    165s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 515. 
[03/22 01:08:55    165s] Total number of fetched objects 515
[03/22 01:08:55    165s] AAE_INFO-618: Total number of nets in the design is 532,  0.4 percent of the nets selected for SI analysis
[03/22 01:08:55    165s] End delay calculation. (MEM=1392.46 CPU=0:00:00.0 REAL=0:00:00.0)
[03/22 01:08:55    165s] End delay calculation (fullDC). (MEM=1392.46 CPU=0:00:00.1 REAL=0:00:00.0)
[03/22 01:08:55    165s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1392.5M) ***
[03/22 01:08:55    165s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:02:46 mem=1392.5M)
[03/22 01:08:55    165s] **optDesign ... cpu = 0:00:23, real = 0:00:25, mem = 992.9M, totSessionCpu=0:02:46 **
[03/22 01:08:55    165s] Executing marking Critical Nets1
[03/22 01:08:55    165s] *** Timing Is met
[03/22 01:08:55    165s] *** Check timing (0:00:00.0)
[03/22 01:08:55    165s] Running postRoute recovery in postEcoRoute mode
[03/22 01:08:55    165s] **optDesign ... cpu = 0:00:23, real = 0:00:25, mem = 992.9M, totSessionCpu=0:02:46 **
[03/22 01:08:56    165s]   Timing/DRV Snapshot: (TGT)
[03/22 01:08:56    165s]      Weighted WNS: 0.000
[03/22 01:08:56    165s]       All  PG WNS: 0.000
[03/22 01:08:56    165s]       High PG WNS: 0.000
[03/22 01:08:56    165s]       All  PG TNS: 0.000
[03/22 01:08:56    165s]       High PG TNS: 0.000
[03/22 01:08:56    165s]          Tran DRV: 0
[03/22 01:08:56    165s]           Cap DRV: 0
[03/22 01:08:56    165s]        Fanout DRV: 1
[03/22 01:08:56    165s]            Glitch: 0
[03/22 01:08:56    165s]    Category Slack: { [L, 1.641] [H, 1.641] }
[03/22 01:08:56    165s] 
[03/22 01:08:56    165s] 
[03/22 01:08:56    165s] Creating Lib Analyzer ...
[03/22 01:08:56    165s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[03/22 01:08:56    165s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[03/22 01:08:56    165s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[03/22 01:08:56    165s] 
[03/22 01:09:01    170s] Creating Lib Analyzer, finished. 
[03/22 01:09:01    170s] Checking setup slack degradation ...
[03/22 01:09:01    170s] 
[03/22 01:09:01    170s] Recovery Manager:
[03/22 01:09:01    170s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[03/22 01:09:01    170s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[03/22 01:09:01    170s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/22 01:09:01    170s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/22 01:09:01    170s] 
[03/22 01:09:01    170s] Checking DRV degradation...
[03/22 01:09:01    170s] 
[03/22 01:09:01    170s] Recovery Manager:
[03/22 01:09:01    170s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/22 01:09:01    170s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/22 01:09:01    170s]   Fanout DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[03/22 01:09:01    170s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/22 01:09:01    170s] 
[03/22 01:09:01    170s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/22 01:09:01    170s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:05, real=0:00:06, mem=1348.71M, totSessionCpu=0:02:51).
[03/22 01:09:01    170s] **optDesign ... cpu = 0:00:28, real = 0:00:31, mem = 1005.1M, totSessionCpu=0:02:51 **
[03/22 01:09:01    170s] 
[03/22 01:09:01    170s] Latch borrow mode reset to max_borrow
[03/22 01:09:01    170s] *** Enable all active views. ***
[03/22 01:09:01    170s] Reported timing to dir ./timingReports
[03/22 01:09:01    170s] **optDesign ... cpu = 0:00:28, real = 0:00:31, mem = 1005.2M, totSessionCpu=0:02:51 **
[03/22 01:09:01    170s] End AAE Lib Interpolated Model. (MEM=1348.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:09:01    170s] Begin: glitch net info
[03/22 01:09:01    170s] glitch slack range: number of glitch nets
[03/22 01:09:01    170s] glitch slack < -0.32 : 0
[03/22 01:09:01    170s] -0.32 < glitch slack < -0.28 : 0
[03/22 01:09:01    170s] -0.28 < glitch slack < -0.24 : 0
[03/22 01:09:01    170s] -0.24 < glitch slack < -0.2 : 0
[03/22 01:09:01    170s] -0.2 < glitch slack < -0.16 : 0
[03/22 01:09:01    170s] -0.16 < glitch slack < -0.12 : 0
[03/22 01:09:01    170s] -0.12 < glitch slack < -0.08 : 0
[03/22 01:09:01    170s] -0.08 < glitch slack < -0.04 : 0
[03/22 01:09:01    170s] -0.04 < glitch slack : 0
[03/22 01:09:01    170s] End: glitch net info
[03/22 01:09:01    171s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.641  |  1.641  |  6.938  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   70    |   19    |   54    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.924%
       (99.813% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:31, mem = 1005.2M, totSessionCpu=0:02:51 **
[03/22 01:09:01    171s]  ReSet Options after AAE Based Opt flow 
[03/22 01:09:01    171s] Deleting Cell Server ...
[03/22 01:09:01    171s] Deleting Lib Analyzer.
[03/22 01:09:01    171s] *** Finished optDesign ***
[03/22 01:09:01    171s] 
[03/22 01:09:01    171s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:34.2 real=0:00:37.1)
[03/22 01:09:01    171s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 01:09:01    171s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.7 real=0:00:01.2)
[03/22 01:09:01    171s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.5 real=0:00:02.2)
[03/22 01:09:01    171s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 01:09:01    171s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 01:09:01    171s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:12.7 real=0:00:12.7)
[03/22 01:09:01    171s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.1)
[03/22 01:09:01    171s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[03/22 01:09:01    171s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:06.0 real=0:00:05.9)
[03/22 01:09:01    171s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[03/22 01:09:01    171s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 01:09:01    171s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:05.1 real=0:00:05.1)
[03/22 01:09:01    171s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 01:09:01    171s] Info: pop threads available for lower-level modules during optimization.
[03/22 01:09:01    171s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:09:01    171s] Closing parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d'. 515 times net's RC data read were performed.
[03/22 01:09:01    171s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1364.7M)
[03/22 01:09:01    171s] Info: Destroy the CCOpt slew target map.
[03/22 01:09:01    171s] Set RLRP Inst: FILLER_incr_185
[03/22 01:09:29    174s] <CMD> get_verify_drc_mode -disable_rules -quiet
[03/22 01:09:29    174s] <CMD> get_verify_drc_mode -quiet -area
[03/22 01:09:29    174s] <CMD> get_verify_drc_mode -quiet -layer_range
[03/22 01:09:29    174s] <CMD> get_verify_drc_mode -check_implant -quiet
[03/22 01:09:29    174s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[03/22 01:09:29    174s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[03/22 01:09:29    174s] <CMD> get_verify_drc_mode -check_only -quiet
[03/22 01:09:29    174s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[03/22 01:09:29    174s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[03/22 01:09:29    174s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[03/22 01:09:29    174s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[03/22 01:09:29    174s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[03/22 01:09:29    174s] <CMD> get_verify_drc_mode -limit -quiet
[03/22 01:09:31    174s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report CHIP.drc.rpt -limit 1000
[03/22 01:09:31    174s] <CMD> verify_drc
[03/22 01:09:31    174s] #-report CHIP.drc.rpt                    # string, default="", user setting
[03/22 01:09:31    174s]  *** Starting Verify DRC (MEM: 1364.7) ***
[03/22 01:09:31    174s] 
[03/22 01:09:31    174s]   VERIFY DRC ...... Starting Verification
[03/22 01:09:31    174s]   VERIFY DRC ...... Initializing
[03/22 01:09:31    174s]   VERIFY DRC ...... Deleting Existing Violations
[03/22 01:09:31    174s]   VERIFY DRC ...... Creating Sub-Areas
[03/22 01:09:31    174s]   VERIFY DRC ...... Using new threading
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 249.600 245.760} 1 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {249.600 0.000 499.200 245.760} 2 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {499.200 0.000 748.800 245.760} 3 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {748.800 0.000 998.400 245.760} 4 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {998.400 0.000 1248.000 245.760} 5 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {1248.000 0.000 1478.080 245.760} 6 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {0.000 245.760 249.600 491.520} 7 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {249.600 245.760 499.200 491.520} 8 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {499.200 245.760 748.800 491.520} 9 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {748.800 245.760 998.400 491.520} 10 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {998.400 245.760 1248.000 491.520} 11 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {1248.000 245.760 1478.080 491.520} 12 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {0.000 491.520 249.600 737.280} 13 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {249.600 491.520 499.200 737.280} 14 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {499.200 491.520 748.800 737.280} 15 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {748.800 491.520 998.400 737.280} 16 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {998.400 491.520 1248.000 737.280} 17 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {1248.000 491.520 1478.080 737.280} 18 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {0.000 737.280 249.600 983.040} 19 of 36
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[03/22 01:09:31    174s]   VERIFY DRC ...... Sub-Area: {249.600 737.280 499.200 983.040} 20 of 36
[03/22 01:09:32    174s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[03/22 01:09:32    174s]   VERIFY DRC ...... Sub-Area: {499.200 737.280 748.800 983.040} 21 of 36
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area: {748.800 737.280 998.400 983.040} 22 of 36
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area: {998.400 737.280 1248.000 983.040} 23 of 36
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area: {1248.000 737.280 1478.080 983.040} 24 of 36
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area: {0.000 983.040 249.600 1228.800} 25 of 36
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area: {249.600 983.040 499.200 1228.800} 26 of 36
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area: {499.200 983.040 748.800 1228.800} 27 of 36
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area: {748.800 983.040 998.400 1228.800} 28 of 36
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area: {998.400 983.040 1248.000 1228.800} 29 of 36
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area: {1248.000 983.040 1478.080 1228.800} 30 of 36
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area: {0.000 1228.800 249.600 1469.000} 31 of 36
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area: {249.600 1228.800 499.200 1469.000} 32 of 36
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area: {499.200 1228.800 748.800 1469.000} 33 of 36
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area: {748.800 1228.800 998.400 1469.000} 34 of 36
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area: {998.400 1228.800 1248.000 1469.000} 35 of 36
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area: {1248.000 1228.800 1478.080 1469.000} 36 of 36
[03/22 01:09:32    175s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[03/22 01:09:32    175s] 
[03/22 01:09:32    175s]   Verification Complete : 0 Viols.
[03/22 01:09:32    175s] 
[03/22 01:09:32    175s]  *** End Verify DRC (CPU: 0:00:00.9  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[03/22 01:09:32    175s] 
[03/22 01:09:32    175s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[03/22 01:09:32    175s] Set RLRP Inst: FILLER_incr_185
[03/22 01:09:40    176s] <CMD> zoomOut
[03/22 01:09:40    176s] Set RLRP Inst: FILLER_incr_185
[03/22 01:09:41    176s] <CMD> zoomOut
[03/22 01:09:41    176s] Set RLRP Inst: FILLER_incr_185
[03/22 01:09:42    176s] <CMD> zoomOut
[03/22 01:09:42    176s] Set RLRP Inst: FILLER_incr_185
[03/22 01:09:43    176s] <CMD> zoomOut
[03/22 01:09:43    176s] Set RLRP Inst: FILLER_incr_185
[03/22 01:09:44    176s] <CMD> zoomOut
[03/22 01:09:44    176s] Set RLRP Inst: FILLER_incr_185
[03/22 01:09:46    176s] <CMD> zoomIn
[03/22 01:09:46    176s] Set RLRP Inst: FILLER_incr_185
[03/22 01:10:09    178s] <CMD_INTERNAL> violationBrowserClose
[03/22 01:10:16    179s] <CMD> zoomOut
[03/22 01:10:16    179s] Set RLRP Inst: FILLER_incr_185
[03/22 01:10:44    182s] <CMD> saveDesign DBS/coreFiller
[03/22 01:10:44    182s] The in-memory database contained RC information but was not saved. To save 
[03/22 01:10:44    182s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/22 01:10:44    182s] so it should only be saved when it is really desired.
[03/22 01:10:44    182s] #% Begin save design ... (date=03/22 01:10:44, mem=1008.3M)
[03/22 01:10:44    182s] % Begin Save netlist data ... (date=03/22 01:10:44, mem=1008.7M)
[03/22 01:10:44    182s] Writing Binary DB to DBS/coreFiller.dat/CHIP.v.bin in single-threaded mode...
[03/22 01:10:44    182s] % End Save netlist data ... (date=03/22 01:10:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1008.7M, current mem=1008.7M)
[03/22 01:10:44    182s] % Begin Save AAE data ... (date=03/22 01:10:44, mem=1008.7M)
[03/22 01:10:44    182s] Saving AAE Data ...
[03/22 01:10:44    182s] % End Save AAE data ... (date=03/22 01:10:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1008.7M, current mem=1008.7M)
[03/22 01:10:44    182s] % Begin Save clock tree data ... (date=03/22 01:10:44, mem=1009.2M)
[03/22 01:10:44    182s] % End Save clock tree data ... (date=03/22 01:10:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1009.2M, current mem=1009.2M)
[03/22 01:10:44    182s] Saving preference file DBS/coreFiller.dat/gui.pref.tcl ...
[03/22 01:10:44    182s] Saving mode setting ...
[03/22 01:10:44    182s] Saving global file ...
[03/22 01:10:44    182s] % Begin Save floorplan data ... (date=03/22 01:10:44, mem=1009.3M)
[03/22 01:10:44    182s] Saving floorplan file ...
[03/22 01:10:44    182s] % End Save floorplan data ... (date=03/22 01:10:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1009.3M, current mem=1009.3M)
[03/22 01:10:44    182s] Saving Drc markers ...
[03/22 01:10:44    182s] ... 98 markers are saved ...
[03/22 01:10:44    182s] ... 0 geometry drc markers are saved ...
[03/22 01:10:44    182s] ... 0 antenna drc markers are saved ...
[03/22 01:10:44    182s] % Begin Save placement data ... (date=03/22 01:10:44, mem=1009.3M)
[03/22 01:10:44    182s] ** Saving stdCellPlacement_binary (version# 1) ...
[03/22 01:10:44    182s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1367.7M) ***
[03/22 01:10:44    182s] % End Save placement data ... (date=03/22 01:10:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1009.5M, current mem=1009.5M)
[03/22 01:10:44    182s] % Begin Save routing data ... (date=03/22 01:10:44, mem=1009.5M)
[03/22 01:10:44    182s] Saving route file ...
[03/22 01:10:44    183s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1367.7M) ***
[03/22 01:10:44    183s] % End Save routing data ... (date=03/22 01:10:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1010.5M, current mem=1010.5M)
[03/22 01:10:44    183s] Saving property file DBS/coreFiller.dat/CHIP.prop
[03/22 01:10:44    183s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1367.7M) ***
[03/22 01:10:44    183s] #Saving pin access info...
[03/22 01:10:44    183s] #
[03/22 01:10:44    183s] % Begin Save power constraints data ... (date=03/22 01:10:44, mem=1010.5M)
[03/22 01:10:44    183s] % End Save power constraints data ... (date=03/22 01:10:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1010.5M, current mem=1010.5M)
[03/22 01:10:45    183s] Generated self-contained design coreFiller.dat
[03/22 01:10:45    183s] #% End save design ... (date=03/22 01:10:45, total cpu=0:00:00.8, real=0:00:01.0, peak res=1010.5M, current mem=1003.4M)
[03/22 01:10:45    183s] *** Message Summary: 0 warning(s), 0 error(s)
[03/22 01:10:45    183s] 
[03/22 01:11:27    187s] <CMD> saveNetlist CHIP.v
[03/22 01:11:27    187s] Writing Netlist "CHIP.v" ...
[03/22 01:11:57    190s] <CMD> setAnalysisMode -analysisType bcwc
[03/22 01:14:03    205s] <CMD> write_sdf -max_view av_func_mode_max -min_view av_func_mode_min -edges noedge -splitsetuphold -remashold -splitrecrem -min_period_edges none CHIP.sdf
[03/22 01:14:03    205s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/22 01:14:03    205s] Starting SI iteration 1 using Infinite Timing Windows
[03/22 01:14:03    205s] Begin IPO call back ...
[03/22 01:14:03    205s] End IPO call back ...
[03/22 01:14:03    205s] #################################################################################
[03/22 01:14:03    205s] # Design Stage: PostRoute
[03/22 01:14:03    205s] # Design Name: CHIP
[03/22 01:14:03    205s] # Design Mode: 90nm
[03/22 01:14:03    205s] # Analysis Mode: MMMC Non-OCV 
[03/22 01:14:03    205s] # Parasitics Mode: SPEF/RCDB
[03/22 01:14:03    205s] # Signoff Settings: SI On 
[03/22 01:14:03    205s] #################################################################################
[03/22 01:14:03    205s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:14:03    205s] Setting infinite Tws ...
[03/22 01:14:03    205s] First Iteration Infinite Tw... 
[03/22 01:14:03    205s] Topological Sorting (REAL = 0:00:00.0, MEM = 1334.5M, InitMEM = 1334.5M)
[03/22 01:14:03    205s] Start delay calculation (fullDC) (1 T). (MEM=1334.47)
[03/22 01:14:03    205s] End AAE Lib Interpolated Model. (MEM=1350.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:14:03    205s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:14:03    205s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1350.7M)
[03/22 01:14:03    205s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:14:03    205s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:14:03    205s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1360.2M)
[03/22 01:14:03    205s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:14:03    205s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:14:03    205s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1360.2M)
[03/22 01:14:03    205s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:14:04    206s] Total number of fetched objects 515
[03/22 01:14:04    206s] AAE_INFO-618: Total number of nets in the design is 532,  96.4 percent of the nets selected for SI analysis
[03/22 01:14:04    206s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:14:04    206s] Closing parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d'. 515 times net's RC data read were performed.
[03/22 01:14:04    206s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1417.4M)
[03/22 01:14:04    206s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:14:04    206s] Total number of fetched objects 515
[03/22 01:14:04    206s] AAE_INFO-618: Total number of nets in the design is 532,  100.0 percent of the nets selected for SI analysis
[03/22 01:14:04    206s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:14:04    206s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:14:04    206s] End delay calculation. (MEM=1417.43 CPU=0:00:00.4 REAL=0:00:01.0)
[03/22 01:14:04    206s] End delay calculation (fullDC). (MEM=1417.43 CPU=0:00:00.6 REAL=0:00:01.0)
[03/22 01:14:04    206s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1417.4M) ***
[03/22 01:14:04    206s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1417.4M)
[03/22 01:14:04    206s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 01:14:04    206s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1417.4M)
[03/22 01:14:04    206s] Starting SI iteration 2
[03/22 01:14:04    206s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:14:04    206s] Start delay calculation (fullDC) (1 T). (MEM=1417.43)
[03/22 01:14:04    206s] End AAE Lib Interpolated Model. (MEM=1417.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:14:04    206s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:14:04    206s] Closing parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d'. 515 times net's RC data read were performed.
[03/22 01:14:04    206s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1417.4M)
[03/22 01:14:04    206s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:14:04    206s] Total number of fetched objects 515
[03/22 01:14:04    206s] AAE_INFO-618: Total number of nets in the design is 532,  0.4 percent of the nets selected for SI analysis
[03/22 01:14:04    206s] Opening parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d' for reading.
[03/22 01:14:04    206s] Closing parasitic data file '/tmp/innovus_temp_11214_cad17_r2945050_HVVoRk/CHIP_11214_tKMzAW.rcdb.d'. 4 times net's RC data read were performed.
[03/22 01:14:04    206s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1417.4M)
[03/22 01:14:04    206s] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:14:04    206s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[03/22 01:14:04    206s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 515. 
[03/22 01:14:04    206s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
[03/22 01:14:04    206s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 37. 
[03/22 01:14:04    206s] Total number of fetched objects 515
[03/22 01:14:04    206s] AAE_INFO-618: Total number of nets in the design is 532,  0.6 percent of the nets selected for SI analysis
[03/22 01:14:04    206s] End delay calculation. (MEM=1385.43 CPU=0:00:00.0 REAL=0:00:00.0)
[03/22 01:14:04    206s] End delay calculation (fullDC). (MEM=1385.43 CPU=0:00:00.1 REAL=0:00:00.0)
[03/22 01:14:04    206s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1385.4M) ***
