<root><simulation><result_generated_time />2023-05-16 18:39:00<layer><layer_spec />{'B': 1, 'K': 546, 'C': 256, 'OY': 2, 'OX': 2, 'IY': 2, 'IX': 2, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />559104<total_data_size_element />{'W': 139776, 'I': 1024, 'O': 2184}<total_data_reuse />{'W': 4, 'I': 546.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />7/27</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />42</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [208, 1, 1], 'I': [32, 1, 1], 'O': [104, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 2)]], [[('K', 26)], [('C', 8)]], [], []]<I />[[[('K', 26)], []], [[], [('OX', 2), ('OY', 2), ('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('K', 26)], [('OX', 2), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2)], [('C', 16), ('K', 21)], []]<I />[[('C', 2), ('C', 16), ('K', 21)], [], []]<O />[[('C', 2), ('C', 16)], [('K', 21)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 1, 1, 1], 'I': [26.0, 21.0, 1.0, 1.0], 'O': [8.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 1118208, 1118208], 'I': [256, 8192, 8192], 'O': [8, 17472, 17472], 'O_partial': [8, 0, 0], 'O_final': [0, 17472, 17472]}<actual_mem_utilization_individual />{'W': [0.03, 0.03, 0.0], 'I': [0.5, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.03, 0.0], 'I': [0.5, 0.03, 0.0], 'O': [0.02, 0.03, 0.0]}<effective_mem_size_bit />{'W': [8, 69888, 1118208], 'I': [256, 8192, 8192], 'O': [8, 832, 17472], 'O_partial': [8, 0, 0], 'O_final': [0, 832, 17472]}<total_unit_count />{'W': [832, 208, 1, 1], 'I': [832, 32, 1, 1], 'O': [832, 104, 1, 1]}<unique_unit_count />{'W': [208, 208, 1, 1], 'I': [32, 32, 1, 1], 'O': [104, 104, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [26.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[139776, 139776], [139776, 139776], [139776, 0]]<I />[[21504, 1024], [1024, 1024], [1024, 0]]<O />[[(67704, 69888), (2184, 0)], [(0, 2184), (2184, 0)], [(0, 2184), (0, 0)]]<O_partial />[[(67704, 69888), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2184, 0)], [(0, 2184), (2184, 0)], [(0, 2184), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[17472, 17472], [2184, 2184], [546, 0]]<I />[[2688, 128], [16, 16], [4, 0]]<O />[[(8463, 8736), (273, 0)], [(0, 34), (34, 0)], [(0, 9), (0, 0)]]<O_partial />[([8463, 8736], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [273, 0]), ([0, 34], [34, 0]), ([0, 9], [0, 0])]</mem_access_count_word><mac_count><active />559104<idle />129024</mac_count></basic_info><energy><total_energy />1229858.5<mem_energy_breakdown><W />[12.2, 432.8, 727.2]<I />[0.9, 3.2, 5.3]<O />[6.1, 6.8, 11.4]</mem_energy_breakdown><MAC_energy><active_MAC />1222201.3<idle_MAC />6451.2<total />1228652.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1294<utilization_without_data_loading />0.2714<utilization_spatial />0.8125<utilization_temporal_with_data_loading />0.1593<mac_utilize_temporal_without_data_loading />0.334</mac_array_utilization><latency><latency_cycle_with_data_loading />4219<latency_cycle_without_data_loading />2012<ideal_computing_cycle />672<data_loading><load_cycle_total />2207<load_cycle_individual />{'W': [7, 2184, 0], 'I': [16, 16, 0]}<load_cycle_combined />{'W': 2184, 'I': 17}</data_loading><mem_stalling><mem_stall_cycle_total />1340<mem_stall_cycle_individual />{'W': [[-671], [-670, 1340], [-672, -672]], 'I': [[-671], [-672, -672], [-672, -672]], 'O': [[-672], [-672, -630], [-638, -663]]}<mem_stall_cycle_shared />{'W': [[-671], [-670, 1340], [0, 0]], 'I': [[-671], [-672, 1340], [0, 0]], 'O': [[-672], [-672, -630], [-638, -663]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 1118208, 1118208], 'I': [256, 8192, 8192], 'O': [8, 17472, 17472], 'O_partial': [8, 0, 0], 'O_final': [0, 17472, 17472]}<data_size_each_level_total />{'W': [3328, 1118208, 1118208], 'I': [8192, 8192, 8192], 'O': [832, 17472, 17472]}<loop_cycles_each_level />{'W': [2, 672, 672], 'I': [672, 672, 672], 'O': [32, 672, 672]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [21, 1, 1], 'O': [32, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1664.0, 1664.0], [1664.0, 1664.0]], 'I': [[8.0, 0.4], [12.2, 12.2], [12.2, 12.2]], 'O': [[8.0, 0.2], [26.0, 26.0], [26.0, 26.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1664.0, 1664.0], [1664.0, 1664.0]], 'I': [[8.0, 8.0], [256.0, 12.2], [12.2, 12.2]], 'O': [[8.0, 8.0], [832.0, 26.0], [26.0, 26.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1664.0, 1664.0], [1664.0, 0]], 'I': [[8.0, 0.4], [12.2, 12.2], [12.2, 0]], 'O': [[8.0, 0.2], [26.0, 26.0], [26.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1702.2, 1702.2], [1676.2, 26.0]], 'I': [[8.0, 0.4], [1702.2, 1702.2], [1676.2, 26.0]], 'O': [[8.0, 0.2], [1702.2, 1702.2], [1676.2, 26.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 672], [2, 2, 336], [672, 672, 1]], 'I': [[1, 1, 672], [672, 672, 1], [672, 672, 1]], 'O': [[1, 1, 672], [32, 32, 21], [672, 672, 1]]}<trans_time_real />{'W': [[0, 1, 672], [[0, 2, 336], [6, 2, 336]], [[2184, 672, 1], [546, 672, 1]]], 'I': [[0, 1, 672], [[4, 672, 1], [16, 672, 1]], [[16, 672, 1], [4, 672, 1]]], 'O': [[0, 1, 672], [[0, 32, 21], [2, 32, 21]], [[34, 672, 1], [9, 672, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, 4], [1512, -126]], 'I': [[-1], [-668, -656], [-656, -668]], 'O': [[-1], [-32, -30], [-638, -663]]}<single_stall_count />{'W': [671, 335, 0], 'I': [671, 0, 0], 'O': [672, 21, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [34, 0]}, 1: {'W': [670, 0], 'I': [0, 0], 'O': [42, 34]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-672, -672], [-638, -672]], 1: [[-2, -672], [-630, -638]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>