<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="47" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1853" height="1053" x="67" y="27" />
 <hdlexample language="VERILOG" />
 <generation synthesis="VHDL" greybox="0" block_symbol_file="0" />
</preferences>
