// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _axiStreamGate_HH_
#define _axiStreamGate_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "axiStreamGate_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct axiStreamGate : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<64> > packetIn_TDATA;
    sc_in< sc_logic > packetIn_TVALID;
    sc_out< sc_logic > packetIn_TREADY;
    sc_in< sc_lv<1> > packetIn_TLAST;
    sc_in< sc_lv<8> > packetIn_TKEEP;
    sc_out< sc_lv<64> > packetOut_TDATA;
    sc_out< sc_logic > packetOut_TVALID;
    sc_in< sc_logic > packetOut_TREADY;
    sc_out< sc_lv<1> > packetOut_TLAST;
    sc_out< sc_lv<8> > packetOut_TKEEP;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    axiStreamGate(sc_module_name name);
    SC_HAS_PROCESS(axiStreamGate);

    ~axiStreamGate();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    axiStreamGate_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* axiStreamGate_AXILiteS_s_axi_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > programming;
    sc_signal< sc_lv<64> > packetOut_V_data_V_1_data_out;
    sc_signal< sc_logic > packetOut_V_data_V_1_vld_in;
    sc_signal< sc_logic > packetOut_V_data_V_1_vld_out;
    sc_signal< sc_logic > packetOut_V_data_V_1_ack_in;
    sc_signal< sc_logic > packetOut_V_data_V_1_ack_out;
    sc_signal< sc_lv<64> > packetOut_V_data_V_1_payload_A;
    sc_signal< sc_lv<64> > packetOut_V_data_V_1_payload_B;
    sc_signal< sc_logic > packetOut_V_data_V_1_sel_rd;
    sc_signal< sc_logic > packetOut_V_data_V_1_sel_wr;
    sc_signal< sc_logic > packetOut_V_data_V_1_sel;
    sc_signal< sc_logic > packetOut_V_data_V_1_load_A;
    sc_signal< sc_logic > packetOut_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > packetOut_V_data_V_1_state;
    sc_signal< sc_logic > packetOut_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > packetOut_V_last_V_1_data_out;
    sc_signal< sc_logic > packetOut_V_last_V_1_vld_in;
    sc_signal< sc_logic > packetOut_V_last_V_1_vld_out;
    sc_signal< sc_logic > packetOut_V_last_V_1_ack_in;
    sc_signal< sc_logic > packetOut_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > packetOut_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > packetOut_V_last_V_1_payload_B;
    sc_signal< sc_logic > packetOut_V_last_V_1_sel_rd;
    sc_signal< sc_logic > packetOut_V_last_V_1_sel_wr;
    sc_signal< sc_logic > packetOut_V_last_V_1_sel;
    sc_signal< sc_logic > packetOut_V_last_V_1_load_A;
    sc_signal< sc_logic > packetOut_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > packetOut_V_last_V_1_state;
    sc_signal< sc_logic > packetOut_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > packetOut_V_keep_V_1_data_out;
    sc_signal< sc_logic > packetOut_V_keep_V_1_vld_in;
    sc_signal< sc_logic > packetOut_V_keep_V_1_vld_out;
    sc_signal< sc_logic > packetOut_V_keep_V_1_ack_in;
    sc_signal< sc_logic > packetOut_V_keep_V_1_ack_out;
    sc_signal< sc_lv<8> > packetOut_V_keep_V_1_payload_A;
    sc_signal< sc_lv<8> > packetOut_V_keep_V_1_payload_B;
    sc_signal< sc_logic > packetOut_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > packetOut_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > packetOut_V_keep_V_1_sel;
    sc_signal< sc_logic > packetOut_V_keep_V_1_load_A;
    sc_signal< sc_logic > packetOut_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > packetOut_V_keep_V_1_state;
    sc_signal< sc_logic > packetOut_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<32> > programSafe;
    sc_signal< sc_logic > programSafe_ap_vld;
    sc_signal< sc_logic > packetIn_TDATA_blk_n;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > packetOut_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > tmp_reg_123;
    sc_signal< sc_lv<1> > tmp_1_reg_127;
    sc_signal< sc_lv<1> > tmp_fu_102_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_1_nbreadreq_fu_66_p5;
    sc_signal< sc_lv<1> > tmp_last_V_reg_136;
    sc_signal< sc_logic > ap_reg_ioackin_programSafe_dummy_ack;
    sc_signal< bool > ap_predicate_op34_write_state4;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< bool > ap_condition_283;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_state3;
    static const sc_lv<5> ap_ST_fsm_state4;
    static const sc_lv<5> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_state4_io();
    void thread_ap_condition_283();
    void thread_ap_predicate_op34_write_state4();
    void thread_ap_rst_n_inv();
    void thread_packetIn_TDATA_blk_n();
    void thread_packetIn_TREADY();
    void thread_packetOut_TDATA();
    void thread_packetOut_TDATA_blk_n();
    void thread_packetOut_TKEEP();
    void thread_packetOut_TLAST();
    void thread_packetOut_TVALID();
    void thread_packetOut_V_data_V_1_ack_in();
    void thread_packetOut_V_data_V_1_ack_out();
    void thread_packetOut_V_data_V_1_data_out();
    void thread_packetOut_V_data_V_1_load_A();
    void thread_packetOut_V_data_V_1_load_B();
    void thread_packetOut_V_data_V_1_sel();
    void thread_packetOut_V_data_V_1_state_cmp_full();
    void thread_packetOut_V_data_V_1_vld_in();
    void thread_packetOut_V_data_V_1_vld_out();
    void thread_packetOut_V_keep_V_1_ack_in();
    void thread_packetOut_V_keep_V_1_ack_out();
    void thread_packetOut_V_keep_V_1_data_out();
    void thread_packetOut_V_keep_V_1_load_A();
    void thread_packetOut_V_keep_V_1_load_B();
    void thread_packetOut_V_keep_V_1_sel();
    void thread_packetOut_V_keep_V_1_state_cmp_full();
    void thread_packetOut_V_keep_V_1_vld_in();
    void thread_packetOut_V_keep_V_1_vld_out();
    void thread_packetOut_V_last_V_1_ack_in();
    void thread_packetOut_V_last_V_1_ack_out();
    void thread_packetOut_V_last_V_1_data_out();
    void thread_packetOut_V_last_V_1_load_A();
    void thread_packetOut_V_last_V_1_load_B();
    void thread_packetOut_V_last_V_1_sel();
    void thread_packetOut_V_last_V_1_state_cmp_full();
    void thread_packetOut_V_last_V_1_vld_in();
    void thread_packetOut_V_last_V_1_vld_out();
    void thread_programSafe();
    void thread_programSafe_ap_vld();
    void thread_tmp_1_nbreadreq_fu_66_p5();
    void thread_tmp_fu_102_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
