
*** Running vivado
    with args -log design_1_subprocessorClk_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_subprocessorClk_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_subprocessorClk_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_subprocessorClk_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27815 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1799.703 ; gain = 153.613 ; free physical = 10774 ; free virtual = 68596
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_subprocessorClk_0' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_subprocessorClk_0_axi_clk_config' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_axi_clk_config.vhd:177]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_subprocessorClk_0_axi_lite_ipif' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_subprocessorClk_0_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_subprocessorClk_0_slave_attachment' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_subprocessorClk_0_slave_attachment.vhd:236]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_subprocessorClk_0_address_decoder' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_subprocessorClk_0_address_decoder.vhd:186]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_subprocessorClk_0_pselect_f' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 6 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_subprocessorClk_0_pselect_f' (1#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized0' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized0' (1#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized1' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized1' (1#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized2' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized2' (1#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized3' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized3' (1#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized4' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized4' (1#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized5' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized5' (1#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized6' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized6' (1#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized7' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized7' (1#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized8' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 0 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b01000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_subprocessorClk_0_pselect_f__parameterized8' (1#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'design_1_subprocessorClk_0_address_decoder' (2#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_subprocessorClk_0_address_decoder.vhd:186]
INFO: [Synth 8-226] default block is never used [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_subprocessorClk_0_slave_attachment.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'design_1_subprocessorClk_0_slave_attachment' (3#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_subprocessorClk_0_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'design_1_subprocessorClk_0_axi_lite_ipif' (4#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_subprocessorClk_0_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_subprocessorClk_0_clk_wiz_drp' declared at '/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_clk_wiz_drp.vhd:115' bound to instance 'CLK_CORE_DRP_I' of component 'design_1_subprocessorClk_0_clk_wiz_drp' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_axi_clk_config.vhd:440]
INFO: [Synth 8-638] synthesizing module 'design_1_subprocessorClk_0_clk_wiz_drp' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_clk_wiz_drp.vhd:153]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_subprocessorClk_0_clk_wiz' declared at '/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_clk_wiz.v:68' bound to instance 'clk_inst' of component 'design_1_subprocessorClk_0_clk_wiz' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_clk_wiz_drp.vhd:553]
INFO: [Synth 8-6157] synthesizing module 'design_1_subprocessorClk_0_clk_wiz' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (5#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (6#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (7#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'design_1_subprocessorClk_0_clk_wiz' (8#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_clk_wiz.v:68]
	Parameter S1_CLKFBOUT_MULT bound to: 20 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 20 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT0_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT6_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT6_DUTY bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'design_1_subprocessorClk_0_mmcm_drp' declared at '/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:47' bound to instance 'mmcm_drp_inst' of component 'design_1_subprocessorClk_0_mmcm_drp' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_clk_wiz_drp.vhd:571]
INFO: [Synth 8-6157] synthesizing module 'design_1_subprocessorClk_0_mmcm_drp' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:47]
	Parameter S1_CLKFBOUT_MULT bound to: 20 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 20 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT0_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT6_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT6_DUTY bound to: 50000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter S2_BANDWIDTH bound to: LOW - type: string 
	Parameter S1_CLKFBOUT bound to: 38'b00000000000000000000000000001010001010 
	Parameter S1_CLKFBOUT_FRAC_CALC bound to: 38'b00000000001000000000000000001001001001 
	Parameter S1_DIGITAL_FILT bound to: 10'b1100000100 
	Parameter S1_LOCK bound to: 40'b1111111111011111010011111010010000000001 
	Parameter S1_DIVCLK bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT0 bound to: 38'b00000000000000000000000000001010001010 
	Parameter S1_CLKOUT0_FRAC_CALC bound to: 38'b00000000001000000000000000001001001001 
	Parameter S1_CLKOUT1 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT2 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT3 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT4 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT5 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT6 bound to: 38'b00000000000000010000000000000001000001 
	Parameter RESTART bound to: 4'b0001 
	Parameter WAIT_LOCK bound to: 4'b0010 
	Parameter WAIT_SEN bound to: 4'b0011 
	Parameter ADDRESS bound to: 4'b0100 
	Parameter WAIT_A_DRDY bound to: 4'b0101 
	Parameter BITMASK bound to: 4'b0110 
	Parameter BITSET bound to: 4'b0111 
	Parameter WRITE bound to: 4'b1000 
	Parameter WAIT_DRDY bound to: 4'b1001 
	Parameter STATE_COUNT_CONST bound to: 23 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:223]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:508]
INFO: [Synth 8-6155] done synthesizing module 'design_1_subprocessorClk_0_mmcm_drp' (9#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:47]
INFO: [Synth 8-4471] merging register 'clk_mon_error_reg_sig_reg[15:0]' into 'clk_mon_error_reg_reg[15:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_clk_wiz_drp.vhd:510]
WARNING: [Synth 8-6014] Unused sequential element clk_mon_error_reg_sig_reg was removed.  [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_clk_wiz_drp.vhd:510]
INFO: [Synth 8-256] done synthesizing module 'design_1_subprocessorClk_0_clk_wiz_drp' (10#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_clk_wiz_drp.vhd:153]
INFO: [Synth 8-638] synthesizing module 'design_1_subprocessorClk_0_soft_reset' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'design_1_subprocessorClk_0_soft_reset' (11#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_subprocessorClk_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'design_1_subprocessorClk_0_axi_clk_config' (12#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_axi_clk_config.vhd:177]
INFO: [Synth 8-6155] done synthesizing module 'design_1_subprocessorClk_0' (13#1) [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0.v:70]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[0]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[15]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[16]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[17]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[18]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[19]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[20]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[21]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[22]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[23]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[24]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[25]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[26]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_Data[27]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_BE[0]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_BE[1]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_soft_reset has unconnected port Bus2IP_BE[2]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_clk_wiz_drp has unconnected port Bus2IP_RdCE[5]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_clk_wiz_drp has unconnected port Bus2IP_RdCE[6]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_clk_wiz_drp has unconnected port Bus2IP_RdCE[7]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_clk_wiz_drp has unconnected port Bus2IP_WrCE[0]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_clk_wiz_drp has unconnected port Bus2IP_WrCE[5]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_clk_wiz_drp has unconnected port Bus2IP_WrCE[6]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_clk_wiz_drp has unconnected port Bus2IP_WrCE[7]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_pselect_f__parameterized8 has unconnected port A[0]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_pselect_f__parameterized8 has unconnected port A[1]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_pselect_f__parameterized8 has unconnected port A[2]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_pselect_f__parameterized8 has unconnected port A[3]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_pselect_f__parameterized8 has unconnected port A[4]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_pselect_f__parameterized8 has unconnected port A[5]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_pselect_f__parameterized8 has unconnected port A[6]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_pselect_f__parameterized8 has unconnected port A[7]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_pselect_f__parameterized8 has unconnected port A[8]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_pselect_f__parameterized8 has unconnected port A[9]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_pselect_f__parameterized8 has unconnected port A[10]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_pselect_f has unconnected port A[6]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_pselect_f has unconnected port A[7]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_pselect_f has unconnected port A[8]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_pselect_f has unconnected port A[9]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_pselect_f has unconnected port A[10]
WARNING: [Synth 8-3331] design design_1_subprocessorClk_0_address_decoder has unconnected port Bus_RNW
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1863.422 ; gain = 217.332 ; free physical = 10709 ; free virtual = 68533
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1875.297 ; gain = 229.207 ; free physical = 10781 ; free virtual = 68606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1875.297 ; gain = 229.207 ; free physical = 10780 ; free virtual = 68604
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_subprocessorClk_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_subprocessorClk_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.runs/design_1_subprocessorClk_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.runs/design_1_subprocessorClk_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2064.859 ; gain = 0.000 ; free physical = 10618 ; free virtual = 68442
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2064.859 ; gain = 0.000 ; free physical = 10615 ; free virtual = 68440
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2064.859 ; gain = 418.770 ; free physical = 10661 ; free virtual = 68495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2064.859 ; gain = 418.770 ; free physical = 10661 ; free virtual = 68495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.runs/design_1_subprocessorClk_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2064.859 ; gain = 418.770 ; free physical = 10632 ; free virtual = 68466
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_subprocessorClk_0_slave_attachment'
INFO: [Synth 8-4471] merging register 'ram_reg[62][38:0]' into 'ram_reg[63][38:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[61][38:0]' into 'ram_reg[63][38:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[60][38:0]' into 'ram_reg[63][38:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[59][38:0]' into 'ram_reg[63][38:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[58][38:0]' into 'ram_reg[63][38:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[57][38:0]' into 'ram_reg[63][38:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[56][38:0]' into 'ram_reg[63][38:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[55][38:0]' into 'ram_reg[63][38:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[54][38:0]' into 'ram_reg[63][38:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[53][38:0]' into 'ram_reg[63][38:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[52][38:0]' into 'ram_reg[63][38:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[51][38:0]' into 'ram_reg[63][38:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[50][38:0]' into 'ram_reg[63][38:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[49][38:0]' into 'ram_reg[63][38:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[48][38:0]' into 'ram_reg[63][38:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[47][38:0]' into 'ram_reg[63][38:0]' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_mmcm_pll_drp.v:416]
WARNING: [Synth 8-3936] Found unconnected internal register 'clkout0_reg_reg' and it is trimmed from '32' to '18' bits. [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_clk_wiz_drp.vhd:419]
WARNING: [Synth 8-3936] Found unconnected internal register 'clkfbout_reg_reg' and it is trimmed from '32' to '26' bits. [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_clk_wiz_drp.vhd:416]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'design_1_subprocessorClk_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2064.859 ; gain = 418.770 ; free physical = 10138 ; free virtual = 67975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------+------------+----------+
|      |RTL Partition                                    |Replication |Instances |
+------+-------------------------------------------------+------------+----------+
|1     |design_1_subprocessorClk_0_clk_wiz__GC0          |           1|         2|
|2     |case__51_design_1_subprocessorClk_0_mmcm_drp__GD |           1|     54847|
|3     |design_1_subprocessorClk_0_mmcm_drp__GB1         |           1|     10302|
|4     |design_1_subprocessorClk_0_clk_wiz_drp__GC0      |           1|      3709|
|5     |design_1_subprocessorClk_0_axi_clk_config__GC0   |           1|       282|
+------+-------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 13    
	   2 Input      6 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 26    
	               32 Bit    Registers := 34    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 42    
+---Multipliers : 
	                 4x32  Multipliers := 1     
	                 6x32  Multipliers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 8     
	   3 Input     39 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 27    
	  10 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 123   
	   5 Input      1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module design_1_subprocessorClk_0_mmcm_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 13    
	   2 Input      6 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 26    
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 4x32  Multipliers := 1     
	                 6x32  Multipliers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 8     
	   3 Input     39 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 27    
	  10 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 36    
Module design_1_subprocessorClk_0_clk_wiz_drp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 33    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 74    
	   5 Input      1 Bit        Muxes := 37    
Module design_1_subprocessorClk_0_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_subprocessorClk_0_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_subprocessorClk_0_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_subprocessorClk_0_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_subprocessorClk_0_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_subprocessorClk_0_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_subprocessorClk_0_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_subprocessorClk_0_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_subprocessorClk_0_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_subprocessorClk_0_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module design_1_subprocessorClk_0_slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_subprocessorClk_0_soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_subprocessorClk_0_axi_clk_config 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'bus2ip_reset_active_high_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_subprocessorClk_0/design_1_subprocessorClk_0_axi_clk_config.vhd:423]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[63][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[46][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[45][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[44][0] )
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][0]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][0]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][0]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][1]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][0]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[33][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[31][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[29][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[27][0] )
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[24][0]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[63][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[46][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[45][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[43][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[42][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[41][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[40][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[39][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[38][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[37][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[36][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[35][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[34][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[33][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[32][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[31][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[30][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[29][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[28][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[27][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[26][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[25][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[24][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[23][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[63][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[46][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[45][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[44][1] )
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][1]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][1]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][1]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][2]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][1]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[33][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[31][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[29][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[27][1] )
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[24][1]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[63][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[46][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[45][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[43][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[42][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[41][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[40][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[39][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[38][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[37][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[36][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[35][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[34][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[33][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[32][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[31][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[30][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[29][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[28][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[27][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[26][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[25][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[24][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[23][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[63][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[46][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[45][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[44][2] )
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][2]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][2]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][2]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][3]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][2]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[33][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[31][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[29][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[27][2] )
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[24][2]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[63][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[46][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[45][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[43][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[42][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[41][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[40][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[39][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[38][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[37][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[36][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[35][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[34][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[33][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[32][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[31][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[30][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[29][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[28][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[27][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[26][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[25][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[24][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[23][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[63][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[46][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[45][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[44][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][3]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][3]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][3]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][4]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][3]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][3]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[24][3]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][4]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][4]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][4]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][4]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][5]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][4]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][4]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[24][4]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][5]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][5]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][5]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][5]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][8]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][5]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][5]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[24][5]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][8]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][8]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][8]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][8]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][9]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][8]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][8]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[24][8]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][9]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][9]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][9]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][9]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][14]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][9]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][9]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[24][9]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[35][14]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[39][13]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[39][14]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[25][13]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[25][14]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[39][14]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[39][15]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][14]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[40][15]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][14]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[35][15]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[25][14]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[25][15]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][15]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][15]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][15]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][15]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][0]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][16]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][1]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][17]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][2]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][18]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][3]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][19]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][4]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][20]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][5]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][21]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][6]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][22]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][7]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][23]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][8]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][9]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][25]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][10]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][26]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[41][26]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[33][26]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[31][26]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[29][26]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[27][26]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][11]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[41][27]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[33][27]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[31][27]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[29][27]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[27][27]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][12]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[41][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[39][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[36][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[34][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[33][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[32][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[31][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[30][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[29][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[28][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[27][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[26][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[25][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][13]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][29]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[41][29]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[33][29]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[31][29]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[29][29]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[27][29]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][14]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][30]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[41][30]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[38][30]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][30]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][30]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[33][30]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 2064.859 ; gain = 418.770 ; free physical = 10842 ; free virtual = 68697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------+------------+----------+
|      |RTL Partition                                    |Replication |Instances |
+------+-------------------------------------------------+------------+----------+
|1     |design_1_subprocessorClk_0_clk_wiz__GC0          |           1|         2|
|2     |case__51_design_1_subprocessorClk_0_mmcm_drp__GD |           1|       615|
|3     |design_1_subprocessorClk_0_mmcm_drp__GB1         |           1|      1779|
|4     |design_1_subprocessorClk_0_clk_wiz_drp__GC0      |           1|      2607|
|5     |design_1_subprocessorClk_0_axi_clk_config__GC0   |           1|       291|
+------+-------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2064.859 ; gain = 418.770 ; free physical = 11051 ; free virtual = 68902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 2064.859 ; gain = 418.770 ; free physical = 12117 ; free virtual = 69974
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------+------------+----------+
|      |RTL Partition                                    |Replication |Instances |
+------+-------------------------------------------------+------------+----------+
|1     |design_1_subprocessorClk_0_clk_wiz__GC0          |           1|         2|
|2     |case__51_design_1_subprocessorClk_0_mmcm_drp__GD |           1|       615|
|3     |design_1_subprocessorClk_0_mmcm_drp__GB1         |           1|      1779|
|4     |design_1_subprocessorClk_0_axi_clk_config_GT0    |           1|      2898|
+------+-------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 2064.859 ; gain = 418.770 ; free physical = 11952 ; free virtual = 69809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2064.859 ; gain = 418.770 ; free physical = 12051 ; free virtual = 69912
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2064.859 ; gain = 418.770 ; free physical = 12061 ; free virtual = 69921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2064.859 ; gain = 418.770 ; free physical = 12133 ; free virtual = 70000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2064.859 ; gain = 418.770 ; free physical = 12132 ; free virtual = 70000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2064.859 ; gain = 418.770 ; free physical = 12125 ; free virtual = 69992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 2064.859 ; gain = 418.770 ; free physical = 12123 ; free virtual = 69991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    34|
|3     |LUT1       |     3|
|4     |LUT2       |   181|
|5     |LUT3       |   170|
|6     |LUT4       |    81|
|7     |LUT5       |   162|
|8     |LUT6       |   685|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |   153|
|11    |MUXF8      |     2|
|12    |FDRE       |  1430|
|13    |FDSE       |    59|
|14    |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------+--------------------------------------------+------+
|      |Instance                 |Module                                      |Cells |
+------+-------------------------+--------------------------------------------+------+
|1     |top                      |                                            |  2963|
|2     |  inst                   |design_1_subprocessorClk_0_axi_clk_config   |  2963|
|3     |    AXI_LITE_IPIF_I      |design_1_subprocessorClk_0_axi_lite_ipif    |   285|
|4     |      I_SLAVE_ATTACHMENT |design_1_subprocessorClk_0_slave_attachment |   285|
|5     |        I_DECODER        |design_1_subprocessorClk_0_address_decoder  |   132|
|6     |    CLK_CORE_DRP_I       |design_1_subprocessorClk_0_clk_wiz_drp      |  2634|
|7     |      clk_inst           |design_1_subprocessorClk_0_clk_wiz          |     4|
|8     |      mmcm_drp_inst      |design_1_subprocessorClk_0_mmcm_drp         |  1028|
|9     |    SOFT_RESET_I         |design_1_subprocessorClk_0_soft_reset       |    35|
+------+-------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 2064.859 ; gain = 418.770 ; free physical = 12123 ; free virtual = 69991
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 2064.859 ; gain = 229.207 ; free physical = 12183 ; free virtual = 70045
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 2064.859 ; gain = 418.770 ; free physical = 12197 ; free virtual = 70058
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 190 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2079.867 ; gain = 0.000 ; free physical = 12008 ; free virtual = 69869
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
307 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:49 . Memory (MB): peak = 2079.867 ; gain = 661.496 ; free physical = 12096 ; free virtual = 69957
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2079.867 ; gain = 0.000 ; free physical = 12095 ; free virtual = 69956
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.runs/design_1_subprocessorClk_0_synth_1/design_1_subprocessorClk_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_subprocessorClk_0, cache-ID = a4817f004564f1e2
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2103.879 ; gain = 0.000 ; free physical = 12000 ; free virtual = 69864
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/uho/workspace/3retry_RISCV/RISC-V-On-PYNQ/riscvonpynq/picorv32/tut/tutorial/tutorial/tutorial.runs/design_1_subprocessorClk_0_synth_1/design_1_subprocessorClk_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_subprocessorClk_0_utilization_synth.rpt -pb design_1_subprocessorClk_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 18:12:31 2020...
