INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1 opened at Fri Apr 23 23:59:55 EDT 2021
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 2.99 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       add_library done; 0.28 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.36 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 205.892 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.25 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.43 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.38 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.54 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.41 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.49 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 1.06 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 1.28 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.22 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.4 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.5 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.81 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 3.35 sec.
Command         clang_tidy done; 3.56 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.21 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.36 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.03 seconds. CPU system time: 1.55 seconds. Elapsed time: 23.68 seconds; current allocated memory: 208.012 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.54 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.54 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.27 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.27 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.17 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.94 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:193:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding_and_message_passing(int, int, int (*) [3], int)' (GIN_compute.cpp:147:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int)' into 'MLP(ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int)' (GIN_compute.cpp:71:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:381:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:381:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:381:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:381:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:381:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:381:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:381:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:381:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:381:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:381:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:381:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:381:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:381:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:381:0)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_318_1'(GIN_compute.cpp:318:20) has been inferred on port 'mem' (GIN_compute.cpp:318:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_322_2'(GIN_compute.cpp:322:23) has been inferred on port 'mem' (GIN_compute.cpp:322:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_328_4'(GIN_compute.cpp:328:23) has been inferred on port 'mem' (GIN_compute.cpp:328:23)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.05 seconds. CPU system time: 0.67 seconds. Elapsed time: 7.07 seconds; current allocated memory: 209.694 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.697 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 221.724 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.38 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 237.852 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding_and_message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_2' (GIN_compute.cpp:78) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (GIN_compute.cpp:98) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_2' (GIN_compute.cpp:199) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (GIN_compute.cpp:184) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_2' (GIN_compute.cpp:308) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_285_1' (GIN_compute.cpp:285) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_318_1' (GIN_compute.cpp:318) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_323_3' (GIN_compute.cpp:323) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_328_4' (GIN_compute.cpp:328) in function 'load_graph' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_285_1' (GIN_compute.cpp:285) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_162_2' (GIN_compute.cpp:162) in function 'compute_edge_embedding_and_message_passing' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_103_6' (GIN_compute.cpp:103) in function 'MLP' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_109_7' (GIN_compute.cpp:109) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_287_2' (GIN_compute.cpp:286) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_166_3' (GIN_compute.cpp:164) in function 'compute_edge_embedding_and_message_passing' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_138_1' (GIN_compute.cpp:137) in function 'compute_edge_embedding_and_message_passing' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_56_1' (GIN_compute.cpp:55) in function 'MLP' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_2' (GIN_compute.cpp:63) in function 'MLP' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_8' (GIN_compute.cpp:111) in function 'MLP' completely with a factor of 100.
INFO: [XFORM 203-101] Partitioning array 'edge_embedding_table.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'edge_attr'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_in.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:80:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'node_embedding.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'node_embedding.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 2 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'compute_edge_embedding_and_message_passing'.
Command           transform done; 7.23 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'global_mean_pooling' (GIN_compute.cpp:285:54)...18 expression(s) balanced.
Command           transform done; 4.77 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11.83 seconds. CPU system time: 0.11 seconds. Elapsed time: 12.03 seconds; current allocated memory: 285.498 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_322_2' (GIN_compute.cpp:322:31) in function 'load_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_1' (GIN_compute.cpp:198:28) in function 'compute_node_embedding'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_158_1' (GIN_compute.cpp:158:31) in function 'compute_edge_embedding_and_message_passing'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (GIN_compute.cpp:77:30) in function 'MLP'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_3' (GIN_compute.cpp:97:30) in function 'MLP'.
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature' (GIN_compute.cpp:319:25)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:329:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_attr.0' (GIN_compute.cpp:324:29)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_embedding.V' (GIN_compute.cpp:290:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' (GIN_compute.cpp:200:30)
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' (GIN_compute.cpp:113:41)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.1' (GIN_compute.cpp:80:31)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.0' (GIN_compute.cpp:79:29)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' (GIN_compute.cpp:99:30)
Command           transform done; 9.7 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.57 seconds. CPU system time: 0.1 seconds. Elapsed time: 9.71 seconds; current allocated memory: 406.352 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 22.62 sec.
Command       elaborate done; 53.39 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'GIN_compute_one_graph' ...
Execute         ap_set_top_model GIN_compute_one_graph 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel -topdown 
Execute         preproc_iomode -model GIN_compute_one_graph 
Execute         preproc_iomode -model global_graph_prediction 
Execute         preproc_iomode -model global_mean_pooling 
Execute         preproc_iomode -model compute_CONV_layer 
Execute         preproc_iomode -model MLP 
Execute         preproc_iomode -model compute_edge_embedding_and_message_passing 
Execute         preproc_iomode -model compute_node_embedding 
Execute         preproc_iomode -model load_graph 
Execute         create_clock 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Configuring Module : load_graph ...
Execute         set_default_model load_graph 
Execute         apply_spec_resource_limit load_graph 
INFO-FLOW: Configuring Module : compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         apply_spec_resource_limit compute_node_embedding 
INFO-FLOW: Configuring Module : compute_edge_embedding_and_message_passing ...
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         apply_spec_resource_limit compute_edge_embedding_and_message_passing 
INFO-FLOW: Configuring Module : MLP ...
Execute         set_default_model MLP 
Execute         apply_spec_resource_limit MLP 
INFO-FLOW: Configuring Module : compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         apply_spec_resource_limit compute_CONV_layer 
INFO-FLOW: Configuring Module : global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         apply_spec_resource_limit global_mean_pooling 
INFO-FLOW: Configuring Module : global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         apply_spec_resource_limit global_graph_prediction 
INFO-FLOW: Configuring Module : GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         apply_spec_resource_limit GIN_compute_one_graph 
INFO-FLOW: Model list for preprocess: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Preprocessing Module: load_graph ...
Execute         set_default_model load_graph 
Execute         cdfg_preprocess -model load_graph 
Execute         rtl_gen_preprocess load_graph 
INFO-FLOW: Preprocessing Module: compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         cdfg_preprocess -model compute_node_embedding 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'node_feature' does not exist or is optimized away.
Execute         rtl_gen_preprocess compute_node_embedding 
INFO-FLOW: Preprocessing Module: compute_edge_embedding_and_message_passing ...
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         cdfg_preprocess -model compute_edge_embedding_and_message_passing 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'edge_attr_0' does not exist or is optimized away.
Execute         rtl_gen_preprocess compute_edge_embedding_and_message_passing 
INFO-FLOW: Preprocessing Module: MLP ...
Execute         set_default_model MLP 
Execute         cdfg_preprocess -model MLP 
Command         cdfg_preprocess done; 0.12 sec.
Execute         rtl_gen_preprocess MLP 
INFO-FLOW: Preprocessing Module: compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         cdfg_preprocess -model compute_CONV_layer 
Execute         rtl_gen_preprocess compute_CONV_layer 
INFO-FLOW: Preprocessing Module: global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         cdfg_preprocess -model global_mean_pooling 
Command         cdfg_preprocess done; 0.98 sec.
Execute         rtl_gen_preprocess global_mean_pooling 
INFO-FLOW: Preprocessing Module: global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         cdfg_preprocess -model global_graph_prediction 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'graph_embedding_V' does not exist or is optimized away.
Execute         rtl_gen_preprocess global_graph_prediction 
INFO-FLOW: Preprocessing Module: GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         cdfg_preprocess -model GIN_compute_one_graph 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (GIN_compute.cpp:406): 'node_embedding_table_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (GIN_compute.cpp:407): 'edge_embedding_table_V_0' does not exist or is optimized away.
Execute         rtl_gen_preprocess GIN_compute_one_graph 
WARNING: [SYN 201-107] Renaming port name 'GIN_compute_one_graph/task' to 'GIN_compute_one_graph/task_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_graph 
Execute         schedule -model load_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_318_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_318_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_322_2_VITIS_LOOP_323_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_322_2_VITIS_LOOP_323_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_328_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_328_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 411.322 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/load_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/load_graph.sched.adb -f 
INFO-FLOW: Finish scheduling load_graph.
Execute         set_default_model load_graph 
Execute         bind -model load_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 411.720 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/load_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/load_graph.bind.adb -f 
INFO-FLOW: Finish binding load_graph.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_node_embedding 
Execute         schedule -model compute_node_embedding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_1_VITIS_LOOP_199_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_198_1_VITIS_LOOP_199_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.71 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 412.932 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_node_embedding.sched.adb -f 
INFO-FLOW: Finish scheduling compute_node_embedding.
Execute         set_default_model compute_node_embedding 
Execute         bind -model compute_node_embedding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 414.700 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_node_embedding.bind.adb -f 
INFO-FLOW: Finish binding compute_node_embedding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_edge_embedding_and_message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         schedule -model compute_edge_embedding_and_message_passing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_1_VITIS_LOOP_162_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_158_1_VITIS_LOOP_162_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 415.802 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.68 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.sched.adb -f 
INFO-FLOW: Finish scheduling compute_edge_embedding_and_message_passing.
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         bind -model compute_edge_embedding_and_message_passing 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 417.262 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.68 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.bind.adb -f 
INFO-FLOW: Finish binding compute_edge_embedding_and_message_passing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP 
Execute         schedule -model MLP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1_VITIS_LOOP_78_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_1_VITIS_LOOP_78_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3_VITIS_LOOP_98_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_97_3_VITIS_LOOP_98_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.61 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.34 seconds; current allocated memory: 431.872 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/MLP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.55 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/MLP.sched.adb -f 
Command         db_write done; 0.63 sec.
INFO-FLOW: Finish scheduling MLP.
Execute         set_default_model MLP 
Execute         bind -model MLP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.95 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.13 seconds; current allocated memory: 440.578 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/MLP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.36 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/MLP.bind.adb -f 
Command         db_write done; 0.63 sec.
INFO-FLOW: Finish binding MLP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_CONV_layer 
Execute         schedule -model compute_CONV_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.06 seconds; current allocated memory: 440.826 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_CONV_layer.sched.adb -f 
INFO-FLOW: Finish scheduling compute_CONV_layer.
Execute         set_default_model compute_CONV_layer 
Execute         bind -model compute_CONV_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.48 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0 seconds. Elapsed time: 1.52 seconds; current allocated memory: 441.466 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.99 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_CONV_layer.bind.adb -f 
INFO-FLOW: Finish binding compute_CONV_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_mean_pooling 
Execute         schedule -model global_mean_pooling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_285_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_285_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 8.86 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.87 seconds; current allocated memory: 449.662 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 10.41 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_mean_pooling.sched.adb -f 
Command         db_write done; 0.31 sec.
INFO-FLOW: Finish scheduling global_mean_pooling.
Execute         set_default_model global_mean_pooling 
Execute         bind -model global_mean_pooling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.1 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 12.82 seconds; current allocated memory: 460.072 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 10.55 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_mean_pooling.bind.adb -f 
Command         db_write done; 0.49 sec.
INFO-FLOW: Finish binding global_mean_pooling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_graph_prediction 
Execute         schedule -model global_graph_prediction 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.1 seconds; current allocated memory: 460.135 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_graph_prediction.sched.adb -f 
INFO-FLOW: Finish scheduling global_graph_prediction.
Execute         set_default_model global_graph_prediction 
Execute         bind -model global_graph_prediction 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 460.237 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_graph_prediction.bind.adb -f 
INFO-FLOW: Finish binding global_graph_prediction.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model GIN_compute_one_graph 
Execute         schedule -model GIN_compute_one_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 460.415 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.sched.adb -f 
INFO-FLOW: Finish scheduling GIN_compute_one_graph.
Execute         set_default_model GIN_compute_one_graph 
Execute         bind -model GIN_compute_one_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.27 seconds; current allocated memory: 461.655 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.77 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.bind.adb -f 
INFO-FLOW: Finish binding GIN_compute_one_graph.
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_graph 
Execute         rtl_gen_preprocess compute_node_embedding 
Execute         rtl_gen_preprocess compute_edge_embedding_and_message_passing 
Execute         rtl_gen_preprocess MLP 
Execute         rtl_gen_preprocess compute_CONV_layer 
Execute         rtl_gen_preprocess global_mean_pooling 
Execute         rtl_gen_preprocess global_graph_prediction 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
INFO-FLOW: Model list for RTL generation: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_graph -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.87 seconds; current allocated memory: 462.545 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_graph -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_graph 
Execute         gen_rtl load_graph -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_graph 
Execute         syn_report -csynth -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/load_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/load_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/load_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.33 sec.
Execute         db_write -model load_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/load_graph.adb 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info load_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/load_graph 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_node_embedding -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_node_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 465.800 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_node_embedding 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_node_embedding 
Execute         syn_report -csynth -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/compute_node_embedding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/compute_node_embedding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.64 sec.
Execute         db_write -model compute_node_embedding -f -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_node_embedding.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info compute_node_embedding -p /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_node_embedding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_edge_embedding_and_message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_edge_embedding_and_message_passing -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15s_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_edge_embedding_and_message_passing'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 473.681 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_edge_embedding_and_message_passing -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_edge_embedding_and_message_passing 
Execute         gen_rtl compute_edge_embedding_and_message_passing -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_edge_embedding_and_message_passing 
Execute         syn_report -csynth -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/compute_edge_embedding_and_message_passing_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/compute_edge_embedding_and_message_passing_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.89 sec.
Execute         db_write -model compute_edge_embedding_and_message_passing -f -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.adb 
Execute         gen_tb_info compute_edge_embedding_and_message_passing -p /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_8ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1287_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP'.
Command         create_rtl_model done; 2.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.53 seconds; current allocated memory: 487.849 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP 
Execute         gen_rtl MLP -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP 
Execute         syn_report -csynth -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/MLP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.73 sec.
Execute         syn_report -rtlxml -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/MLP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 1.55 sec.
Execute         syn_report -verbosereport -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/MLP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.86 sec.
Execute         db_write -model MLP -f -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/MLP.adb 
Command         db_write done; 1.33 sec.
Execute         gen_tb_info MLP -p /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/MLP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_CONV_layer -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_layer'.
Command         create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 9.36 seconds; current allocated memory: 520.110 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_CONV_layer 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_CONV_layer 
Execute         syn_report -csynth -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/compute_CONV_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/compute_CONV_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.08 sec.
Execute         db_write -model compute_CONV_layer -f -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_CONV_layer.adb 
Execute         gen_tb_info compute_CONV_layer -p /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_CONV_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_mean_pooling -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'global_mean_pooling' is 7200, found 8 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state3), (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state5), (1'b1 == ap_CS_fsm_state6), (1'b1 == ap_CS_fsm_state7), (1'b1 == ap_CS_fsm_state8), (1'b1 == ap_CS_fsm_state9), (1'b1 == ap_CS_fsm_state10)
INFO: [RTGEN 206-100] Generating core module 'mul_28s_30ns_57_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_28_1_1': 19 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling'.
Command         create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.95 seconds; current allocated memory: 535.541 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_mean_pooling 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_mean_pooling 
Execute         syn_report -csynth -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/global_mean_pooling_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.42 sec.
Execute         syn_report -rtlxml -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/global_mean_pooling_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 9.58 sec.
Execute         db_write -model global_mean_pooling -f -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_mean_pooling.adb 
Command         db_write done; 0.55 sec.
Execute         gen_tb_info global_mean_pooling -p /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_mean_pooling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_graph_prediction -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_graph_prediction'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.33 seconds. CPU system time: 0.14 seconds. Elapsed time: 11.61 seconds; current allocated memory: 579.527 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_graph_prediction 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_graph_prediction 
Execute         syn_report -csynth -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/global_graph_prediction_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/global_graph_prediction_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model global_graph_prediction -f -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_graph_prediction.adb 
Execute         gen_tb_info global_graph_prediction -p /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_graph_prediction 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model GIN_compute_one_graph -top_prefix  -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_list_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_attr_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/task_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_edge_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_weight_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/eps_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GIN_compute_one_graph' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'node_feature' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_list' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'graph_embedding_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'node_feature_in', 'edge_list_in', 'edge_attr_in', 'graph_attr', 'task_r', 'gnn_node_mlp_1_weights_fixed', 'gnn_node_mlp_1_bias_fixed', 'gnn_node_mlp_2_weights_fixed', 'gnn_node_mlp_2_bias_fixed', 'gnn_node_embedding_fixed', 'gnn_edge_embedding_fixed', 'graph_pred_linear_weight_fixed', 'graph_pred_linear_bias_fixed', 'eps_fixed' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'GIN_compute_one_graph'.
Command         create_rtl_model done; 2.99 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.48 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.07 seconds; current allocated memory: 591.390 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/vhdl/GIN_compute_one_graph 
Command         gen_rtl done; 1.16 sec.
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/verilog/GIN_compute_one_graph 
Command         gen_rtl done; 0.54 sec.
Execute         syn_report -csynth -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.57 sec.
Execute         syn_report -rtlxml -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.59 sec.
Execute         syn_report -verbosereport -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.98 sec.
Execute         db_write -model GIN_compute_one_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.adb 
Command         db_write done; 0.57 sec.
Execute         gen_tb_info GIN_compute_one_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         syn_report -designview -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml 
Command         syn_report done; 3.21 sec.
Execute         syn_report -csynthDesign -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain GIN_compute_one_graph 
INFO-FLOW: Model list for RTL component generation: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Handling components in module [load_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_load_graph_node_feature.
INFO-FLOW: Append model GIN_compute_one_graph_load_graph_node_feature
INFO-FLOW: Found component GIN_compute_one_graph_load_graph_edge_attr_0.
INFO-FLOW: Append model GIN_compute_one_graph_load_graph_edge_attr_0
INFO-FLOW: Handling components in module [compute_node_embedding] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO-FLOW: Handling components in module [compute_edge_embedding_and_message_passing] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mux_1007_28_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_1007_28_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_15s_8ns_7ns_15_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_15s_8ns_7ns_15_4_1
INFO-FLOW: Handling components in module [MLP] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_5ns_8ns_12_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_5ns_8ns_12_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_1287_28_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_1287_28_1_1
INFO-FLOW: Found component GIN_compute_one_graph_MLP_mlp_in_V_1.
INFO-FLOW: Append model GIN_compute_one_graph_MLP_mlp_in_V_1
INFO-FLOW: Handling components in module [compute_CONV_layer] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_message_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: Handling components in module [global_mean_pooling] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_28s_30ns_57_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_28s_30ns_57_1_1
INFO-FLOW: Found component GIN_compute_one_graph_global_mean_pooling_graph_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_global_mean_pooling_graph_embedding_V
INFO-FLOW: Handling components in module [global_graph_prediction] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO-FLOW: Handling components in module [GIN_compute_one_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_edge_list.
INFO-FLOW: Append model GIN_compute_one_graph_edge_list
INFO-FLOW: Found component GIN_compute_one_graph_node_embedding_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_node_embedding_V_0
INFO-FLOW: Found component GIN_compute_one_graph_control_s_axi.
INFO-FLOW: Append model GIN_compute_one_graph_control_s_axi
INFO-FLOW: Found component GIN_compute_one_graph_mem_m_axi.
INFO-FLOW: Append model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: Append model load_graph
INFO-FLOW: Append model compute_node_embedding
INFO-FLOW: Append model compute_edge_embedding_and_message_passing
INFO-FLOW: Append model MLP
INFO-FLOW: Append model compute_CONV_layer
INFO-FLOW: Append model global_mean_pooling
INFO-FLOW: Append model global_graph_prediction
INFO-FLOW: Append model GIN_compute_one_graph
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: GIN_compute_one_graph_load_graph_node_feature GIN_compute_one_graph_load_graph_edge_attr_0 GIN_compute_one_graph_mux_1007_28_1_1 GIN_compute_one_graph_mac_muladd_15s_8ns_7ns_15_4_1 GIN_compute_one_graph_mul_5ns_8ns_12_1_1 GIN_compute_one_graph_mux_1287_28_1_1 GIN_compute_one_graph_MLP_mlp_in_V_1 GIN_compute_one_graph_compute_CONV_layer_message_V GIN_compute_one_graph_mul_28s_30ns_57_1_1 GIN_compute_one_graph_global_mean_pooling_graph_embedding_V GIN_compute_one_graph_edge_list GIN_compute_one_graph_node_embedding_V_0 GIN_compute_one_graph_control_s_axi GIN_compute_one_graph_mem_m_axi load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: To file: write model GIN_compute_one_graph_load_graph_node_feature
INFO-FLOW: To file: write model GIN_compute_one_graph_load_graph_edge_attr_0
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_1007_28_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_15s_8ns_7ns_15_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_5ns_8ns_12_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_1287_28_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_MLP_mlp_in_V_1
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_28s_30ns_57_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_global_mean_pooling_graph_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_list
INFO-FLOW: To file: write model GIN_compute_one_graph_node_embedding_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_control_s_axi
INFO-FLOW: To file: write model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: To file: write model load_graph
INFO-FLOW: To file: write model compute_node_embedding
INFO-FLOW: To file: write model compute_edge_embedding_and_message_passing
INFO-FLOW: To file: write model MLP
INFO-FLOW: To file: write model compute_CONV_layer
INFO-FLOW: To file: write model global_mean_pooling
INFO-FLOW: To file: write model global_graph_prediction
INFO-FLOW: To file: write model GIN_compute_one_graph
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): GIN_compute_one_graph
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_load_graph_node_feature_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_load_graph_edge_attr_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Command         ap_source done; 0.11 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_5ns_8ns_12_1_1_Multiplier_0'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_MLP_mlp_in_V_1_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.17 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_28s_30ns_57_1_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_global_mean_pooling_graph_embedding_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_list_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_node_embedding_V_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.22 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GIN_compute_one_graph xml_exists=0
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=22 #gSsdmPorts=0
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/load_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_node_embedding.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/MLP.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/compute_CONV_layer.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_mean_pooling.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global_graph_prediction.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 13.15 seconds. CPU system time: 0.45 seconds. Elapsed time: 15.6 seconds; current allocated memory: 608.032 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for GIN_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for GIN_compute_one_graph.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN_Acc/GIN/HLS_optimized/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model GIN_compute_one_graph -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 108.06 sec.
Command     csynth_design done; 161.46 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 149.53 seconds. CPU system time: 3.66 seconds. Elapsed time: 161.46 seconds; current allocated memory: 617.115 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.17 sec.
