Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/CS_RISC_testbench_isim_beh.exe -prj /home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/CS_RISC_testbench_beh.prj work.CS_RISC_testbench work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/lookahead_carry_unit.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/cla_4bit_augment.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/ipcore_dir/Instruction_Cache.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/ipcore_dir/Data_Cache.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/cla_16bit_lcu.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/Write_Reg_MUX.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/Write_Reg_Data_MUX.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/Reg_Bank.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/Program_Counter.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/pc_adder.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/Instruction_Cache_Wrapper.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/Data_Cache_Wrapper.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/Control_Unit.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/Branch_Control.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/Branching_MUX.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/ALU_Input_MUX.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/ALU_Control.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/ALU.v" into library work
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/CS_RISC.v" into library work
WARNING:HDLCompiler:327 - "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/CS_RISC.v" Line 68: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/CS_RISC_testbench.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "/home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/CS_RISC.v" Line 68: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Fuse Memory Usage: 84676 KB
Fuse CPU Usage: 520 ms
Compiling module Program_Counter
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module Instruction_Cache
Compiling module Instruction_Cache_Wrapper
Compiling module Write_Reg_MUX
Compiling module Reg_Bank
Compiling module ALU_Input_MUX
Compiling module cla_4bit_augment
Compiling module lookahead_carry_unit
Compiling module cla_16bit_lcu
Compiling module ALU
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module Data_Cache
Compiling module Data_Cache_Wrapper
Compiling module Write_Reg_Data_MUX
Compiling module ALU_Control
Compiling module Branch_Control
Compiling module pc_adder
Compiling module Branching_MUX
Compiling module Control_Unit
Compiling module CS_RISC
Compiling module CS_RISC_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 28 Verilog Units
Built simulation executable /home/invisiblehat/Documents/Academics/COA/lab/RISC/RISC/CS_RISC_testbench_isim_beh.exe
Fuse Memory Usage: 2221064 KB
Fuse CPU Usage: 660 ms
GCC CPU Usage: 4410 ms
