

================================================================
== Vitis HLS Report for 'Add'
================================================================
* Date:           Wed May  8 14:03:53 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       Add (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Add_Pipeline_VITIS_LOOP_29_1_fu_88  |Add_Pipeline_VITIS_LOOP_29_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|      498|      367|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       47|    -|
|Register             |        -|     -|        4|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      502|      414|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |grp_Add_Pipeline_VITIS_LOOP_29_1_fu_88  |Add_Pipeline_VITIS_LOOP_29_1  |        0|   2|  498|  367|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                              |        0|   2|  498|  367|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |a_s_read   |   9|          2|    1|          2|
    |ap_NS_fsm  |  20|          4|    1|          4|
    |b_s_read   |   9|          2|    1|          2|
    |c_write    |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  47|         10|    4|         10|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  3|   0|    3|          0|
    |grp_Add_Pipeline_VITIS_LOOP_29_1_fu_88_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                |  4|   0|    4|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|           Add|  return value|
|ap_rst_n        |   in|    1|  ap_ctrl_hs|           Add|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|           Add|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|           Add|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|           Add|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|           Add|  return value|
|a_s_dout        |   in|   33|     ap_fifo|           a_s|       pointer|
|a_s_empty_n     |   in|    1|     ap_fifo|           a_s|       pointer|
|a_s_read        |  out|    1|     ap_fifo|           a_s|       pointer|
|a_peek_dout     |   in|   33|     ap_fifo|        a_peek|       pointer|
|a_peek_empty_n  |   in|    1|     ap_fifo|        a_peek|       pointer|
|a_peek_read     |  out|    1|     ap_fifo|        a_peek|       pointer|
|b_s_dout        |   in|   33|     ap_fifo|           b_s|       pointer|
|b_s_empty_n     |   in|    1|     ap_fifo|           b_s|       pointer|
|b_s_read        |  out|    1|     ap_fifo|           b_s|       pointer|
|b_peek_dout     |   in|   33|     ap_fifo|        b_peek|       pointer|
|b_peek_empty_n  |   in|    1|     ap_fifo|        b_peek|       pointer|
|b_peek_read     |  out|    1|     ap_fifo|        b_peek|       pointer|
|c_din           |  out|   33|     ap_fifo|             c|       pointer|
|c_full_n        |   in|    1|     ap_fifo|             c|       pointer|
|c_write         |  out|    1|     ap_fifo|             c|       pointer|
|n               |   in|   64|     ap_none|             n|        scalar|
+----------------+-----+-----+------------+--------------+--------------+

