|hw4
clk => clk.IN8
zeroF <= alu:myALU.port3
carryF <= alu:myALU.port4
negativeF <= alu:myALU.port5
overflowF <= alu:myALU.port6


|hw4|controlUnit:myControlUnit
instructionTypeInput => instructionType.DATAIN
opcode[0] => writeRam.IN1
opcode[1] => writeRam.IN0
opcode[2] => writeRam.IN1
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e <= e.DB_MAX_OUTPUT_PORT_TYPE
d <= state.DB_MAX_OUTPUT_PORT_TYPE
f <= state.DB_MAX_OUTPUT_PORT_TYPE
marEn <= marEn.DB_MAX_OUTPUT_PORT_TYPE
writeRam <= writeRam.DB_MAX_OUTPUT_PORT_TYPE
readRam <= readRam.DB_MAX_OUTPUT_PORT_TYPE
r_w <= r_w.DB_MAX_OUTPUT_PORT_TYPE
ramEn <= ramEn.DB_MAX_OUTPUT_PORT_TYPE


|hw4|programCounter:pc
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
f => out[3]~reg0.ENA
f => out[2]~reg0.ENA
f => out[1]~reg0.ENA
f => out[0]~reg0.ENA
f => out[4]~reg0.ENA
f => out[5]~reg0.ENA
f => out[6]~reg0.ENA
f => out[7]~reg0.ENA
f => out[8]~reg0.ENA
f => out[9]~reg0.ENA
f => out[10]~reg0.ENA
f => out[11]~reg0.ENA
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hw4|rom:myrom
addr[0] => Ram0.RADDR
addr[1] => Ram0.RADDR1
addr[2] => Ram0.RADDR2
addr[3] => Ram0.RADDR3
addr[4] => Ram0.RADDR4
addr[5] => Ram0.RADDR5
addr[6] => Ram0.RADDR6
addr[7] => Ram0.RADDR7
addr[8] => Ram0.RADDR8
addr[9] => Ram0.RADDR9
addr[10] => Ram0.RADDR10
addr[11] => Ram0.RADDR11
out[0] <= Ram0.DATAOUT
out[1] <= Ram0.DATAOUT1
out[2] <= Ram0.DATAOUT2
out[3] <= Ram0.DATAOUT3
out[4] <= Ram0.DATAOUT4
out[5] <= Ram0.DATAOUT5
out[6] <= Ram0.DATAOUT6
out[7] <= Ram0.DATAOUT7
out[8] <= Ram0.DATAOUT8
out[9] <= Ram0.DATAOUT9
out[10] <= Ram0.DATAOUT10
out[11] <= Ram0.DATAOUT11


|hw4|instruction_register:myInstructionReg
in[0] => literal[0]~reg0.DATAIN
in[1] => literal[1]~reg0.DATAIN
in[2] => literal[2]~reg0.DATAIN
in[3] => literal[3]~reg0.DATAIN
in[4] => literal[4]~reg0.DATAIN
in[5] => literal[5]~reg0.DATAIN
in[6] => literal[6]~reg0.DATAIN
in[7] => literal[7]~reg0.DATAIN
in[8] => opcode[0]~reg0.DATAIN
in[9] => opcode[1]~reg0.DATAIN
in[10] => opcode[2]~reg0.DATAIN
in[11] => instructionType~reg0.DATAIN
d => instructionType~reg0.ENA
d => opcode[0]~reg0.ENA
d => opcode[1]~reg0.ENA
d => opcode[2]~reg0.ENA
d => literal[0]~reg0.ENA
d => literal[1]~reg0.ENA
d => literal[2]~reg0.ENA
d => literal[3]~reg0.ENA
d => literal[4]~reg0.ENA
d => literal[5]~reg0.ENA
d => literal[6]~reg0.ENA
d => literal[7]~reg0.ENA
clk => instructionType~reg0.CLK
clk => opcode[0]~reg0.CLK
clk => opcode[1]~reg0.CLK
clk => opcode[2]~reg0.CLK
clk => literal[0]~reg0.CLK
clk => literal[1]~reg0.CLK
clk => literal[2]~reg0.CLK
clk => literal[3]~reg0.CLK
clk => literal[4]~reg0.CLK
clk => literal[5]~reg0.CLK
clk => literal[6]~reg0.CLK
clk => literal[7]~reg0.CLK
literal[0] <= literal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
literal[1] <= literal[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
literal[2] <= literal[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
literal[3] <= literal[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
literal[4] <= literal[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
literal[5] <= literal[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
literal[6] <= literal[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
literal[7] <= literal[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionType <= instructionType~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hw4|mar:mymar
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => out[0]~reg0.ENA
en => out[1]~reg0.ENA
en => out[2]~reg0.ENA
en => out[3]~reg0.ENA
en => out[4]~reg0.ENA
en => out[5]~reg0.ENA
en => out[6]~reg0.ENA
en => out[7]~reg0.ENA


|hw4|w_d:mywd
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => out[0]~reg0.ENA
en => out[1]~reg0.ENA
en => out[2]~reg0.ENA
en => out[3]~reg0.ENA
en => out[4]~reg0.ENA
en => out[5]~reg0.ENA
en => out[6]~reg0.ENA
en => out[7]~reg0.ENA


|hw4|ram:myram
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN16
clk => clk.IN16
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => addr[0].IN16
addr[1] => addr[1].IN16
addr[2] => addr[2].IN16
addr[3] => addr[3].IN16
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
EN => EN.IN1


|hw4|ram:myram|decoder_4to16:decoder
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|decoder_4to16:decoder1
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|decoder_4to16:decoder2
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|decoder_4to16:decoder3
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|decoder_4to16:decoder4
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|decoder_4to16:decoder5
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|decoder_4to16:decoder6
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|decoder_4to16:decoder7
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|decoder_4to16:decoder8
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|decoder_4to16:decoder9
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|decoder_4to16:decoder10
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|decoder_4to16:decoder11
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|decoder_4to16:decoder12
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|decoder_4to16:decoder13
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|decoder_4to16:decoder14
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|decoder_4to16:decoder15
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|decoder_4to16:decoder16
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h1|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h1|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h2|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h2|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h3|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h3|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h4|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h4|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h5|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h5|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h6|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h6|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h7|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h7|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h8|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h8|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h9|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h9|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h10|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h10|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h11|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h11|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h12|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h12|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h13|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h13|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h14|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h14|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h15|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h15|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|ram:myram|RamPart:h16|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN1
dataIn => w2.DATAB
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|hw4|ram:myram|RamPart:h16|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|hw4|r_d:myrd
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => out[0]~reg0.ENA
en => out[1]~reg0.ENA
en => out[2]~reg0.ENA
en => out[3]~reg0.ENA
en => out[4]~reg0.ENA
en => out[5]~reg0.ENA
en => out[6]~reg0.ENA
en => out[7]~reg0.ENA


|hw4|mux2to1:mymux
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|alu:myALU
a[0] => a[0].IN3
a[1] => a[1].IN3
a[2] => a[2].IN3
a[3] => a[3].IN3
a[4] => a[4].IN3
a[5] => a[5].IN3
a[6] => a[6].IN3
a[7] => a[7].IN3
b[0] => b[0].IN3
b[1] => b[1].IN4
b[2] => b[2].IN4
b[3] => b[3].IN4
b[4] => b[4].IN4
b[5] => b[5].IN4
b[6] => b[6].IN4
b[7] => b[7].IN3
opSel[0] => opSel[0].IN1
opSel[1] => opSel[1].IN1
opSel[2] => opSel[2].IN1
zeroF <= zeroF.DB_MAX_OUTPUT_PORT_TYPE
carryF <= carryF.DB_MAX_OUTPUT_PORT_TYPE
negativeF <= mux_8to1:mux1.port11
overflowF <= overflowF.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mux_8to1:mux1.port11
result[1] <= mux_8to1:mux1.port11
result[2] <= mux_8to1:mux1.port11
result[3] <= mux_8to1:mux1.port11
result[4] <= mux_8to1:mux1.port11
result[5] <= mux_8to1:mux1.port11
result[6] <= mux_8to1:mux1.port11
result[7] <= mux_8to1:mux1.port11


|hw4|alu:myALU|fulladder:f
a[0] => Add0.IN8
a[1] => Add0.IN7
a[2] => Add0.IN6
a[3] => Add0.IN5
a[4] => Add0.IN4
a[5] => Add0.IN3
a[6] => Add0.IN2
a[7] => Add0.IN1
b[0] => Add0.IN16
b[1] => Add0.IN15
b[2] => Add0.IN14
b[3] => Add0.IN13
b[4] => Add0.IN12
b[5] => Add0.IN11
b[6] => Add0.IN10
b[7] => Add0.IN9
c_in => Add1.IN18
c_out <= Add1.DB_MAX_OUTPUT_PORT_TYPE
resultFullAdder[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
resultFullAdder[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
resultFullAdder[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
resultFullAdder[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
resultFullAdder[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
resultFullAdder[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
resultFullAdder[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
resultFullAdder[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|hw4|alu:myALU|eightbitsubstractor:s
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
c_in => c_in.IN1
c_out <= fourbitsubstractor:s1.port3
result[0] <= fourbitsubstractor:s0.port4
result[1] <= fourbitsubstractor:s0.port4
result[2] <= fourbitsubstractor:s0.port4
result[3] <= fourbitsubstractor:s0.port4
result[4] <= fourbitsubstractor:s1.port4
result[5] <= fourbitsubstractor:s1.port4
result[6] <= fourbitsubstractor:s1.port4
result[7] <= fourbitsubstractor:s1.port4


|hw4|alu:myALU|eightbitsubstractor:s|fourbitsubstractor:s0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN1
c_out <= twobitsubstractor:s1.port3
result[0] <= twobitsubstractor:s0.port4
result[1] <= twobitsubstractor:s0.port4
result[2] <= twobitsubstractor:s1.port4
result[3] <= twobitsubstractor:s1.port4


|hw4|alu:myALU|eightbitsubstractor:s|fourbitsubstractor:s0|twobitsubstractor:s0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN1
c_out <= onebitsubstractor:s1.port3
result[0] <= onebitsubstractor:s0.port4
result[1] <= onebitsubstractor:s1.port4


|hw4|alu:myALU|eightbitsubstractor:s|fourbitsubstractor:s0|twobitsubstractor:s0|onebitsubstractor:s0
a => result.IN0
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN0
b => result.IN1
c_in => c_out.IN1
c_in => c_out.IN1
c_in => result.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|hw4|alu:myALU|eightbitsubstractor:s|fourbitsubstractor:s0|twobitsubstractor:s0|onebitsubstractor:s1
a => result.IN0
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN0
b => result.IN1
c_in => c_out.IN1
c_in => c_out.IN1
c_in => result.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|hw4|alu:myALU|eightbitsubstractor:s|fourbitsubstractor:s0|twobitsubstractor:s1
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN1
c_out <= onebitsubstractor:s1.port3
result[0] <= onebitsubstractor:s0.port4
result[1] <= onebitsubstractor:s1.port4


|hw4|alu:myALU|eightbitsubstractor:s|fourbitsubstractor:s0|twobitsubstractor:s1|onebitsubstractor:s0
a => result.IN0
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN0
b => result.IN1
c_in => c_out.IN1
c_in => c_out.IN1
c_in => result.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|hw4|alu:myALU|eightbitsubstractor:s|fourbitsubstractor:s0|twobitsubstractor:s1|onebitsubstractor:s1
a => result.IN0
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN0
b => result.IN1
c_in => c_out.IN1
c_in => c_out.IN1
c_in => result.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|hw4|alu:myALU|eightbitsubstractor:s|fourbitsubstractor:s1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in => c_in.IN1
c_out <= twobitsubstractor:s1.port3
result[0] <= twobitsubstractor:s0.port4
result[1] <= twobitsubstractor:s0.port4
result[2] <= twobitsubstractor:s1.port4
result[3] <= twobitsubstractor:s1.port4


|hw4|alu:myALU|eightbitsubstractor:s|fourbitsubstractor:s1|twobitsubstractor:s0
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN1
c_out <= onebitsubstractor:s1.port3
result[0] <= onebitsubstractor:s0.port4
result[1] <= onebitsubstractor:s1.port4


|hw4|alu:myALU|eightbitsubstractor:s|fourbitsubstractor:s1|twobitsubstractor:s0|onebitsubstractor:s0
a => result.IN0
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN0
b => result.IN1
c_in => c_out.IN1
c_in => c_out.IN1
c_in => result.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|hw4|alu:myALU|eightbitsubstractor:s|fourbitsubstractor:s1|twobitsubstractor:s0|onebitsubstractor:s1
a => result.IN0
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN0
b => result.IN1
c_in => c_out.IN1
c_in => c_out.IN1
c_in => result.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|hw4|alu:myALU|eightbitsubstractor:s|fourbitsubstractor:s1|twobitsubstractor:s1
a[0] => a[0].IN1
a[1] => a[1].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
c_in => c_in.IN1
c_out <= onebitsubstractor:s1.port3
result[0] <= onebitsubstractor:s0.port4
result[1] <= onebitsubstractor:s1.port4


|hw4|alu:myALU|eightbitsubstractor:s|fourbitsubstractor:s1|twobitsubstractor:s1|onebitsubstractor:s0
a => result.IN0
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN0
b => result.IN1
c_in => c_out.IN1
c_in => c_out.IN1
c_in => result.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|hw4|alu:myALU|eightbitsubstractor:s|fourbitsubstractor:s1|twobitsubstractor:s1|onebitsubstractor:s1
a => result.IN0
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN0
b => result.IN1
c_in => c_out.IN1
c_in => c_out.IN1
c_in => result.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|hw4|alu:myALU|mux_8to1:mux1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in5[4] => in5[4].IN1
in5[5] => in5[5].IN1
in5[6] => in5[6].IN1
in5[7] => in5[7].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in6[4] => in6[4].IN1
in6[5] => in6[5].IN1
in6[6] => in6[6].IN1
in6[7] => in6[7].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in7[4] => in7[4].IN1
in7[5] => in7[5].IN1
in7[6] => in7[6].IN1
in7[7] => in7[7].IN1
sel0 => sel0.IN2
sel1 => sel1.IN2
sel2 => sel2.IN1
out[0] <= mux2to1:m3.port3
out[1] <= mux2to1:m3.port3
out[2] <= mux2to1:m3.port3
out[3] <= mux2to1:m3.port3
out[4] <= mux2to1:m3.port3
out[5] <= mux2to1:m3.port3
out[6] <= mux2to1:m3.port3
out[7] <= mux2to1:m3.port3


|hw4|alu:myALU|mux_8to1:mux1|mux4to1:m1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
sel0 => sel0.IN2
sel1 => sel1.IN1
out[0] <= mux2to1:m3.port3
out[1] <= mux2to1:m3.port3
out[2] <= mux2to1:m3.port3
out[3] <= mux2to1:m3.port3
out[4] <= mux2to1:m3.port3
out[5] <= mux2to1:m3.port3
out[6] <= mux2to1:m3.port3
out[7] <= mux2to1:m3.port3


|hw4|alu:myALU|mux_8to1:mux1|mux4to1:m1|mux2to1:m1
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|alu:myALU|mux_8to1:mux1|mux4to1:m1|mux2to1:m2
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|alu:myALU|mux_8to1:mux1|mux4to1:m1|mux2to1:m3
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|alu:myALU|mux_8to1:mux1|mux4to1:m2
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
sel0 => sel0.IN2
sel1 => sel1.IN1
out[0] <= mux2to1:m3.port3
out[1] <= mux2to1:m3.port3
out[2] <= mux2to1:m3.port3
out[3] <= mux2to1:m3.port3
out[4] <= mux2to1:m3.port3
out[5] <= mux2to1:m3.port3
out[6] <= mux2to1:m3.port3
out[7] <= mux2to1:m3.port3


|hw4|alu:myALU|mux_8to1:mux1|mux4to1:m2|mux2to1:m1
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|alu:myALU|mux_8to1:mux1|mux4to1:m2|mux2to1:m2
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|alu:myALU|mux_8to1:mux1|mux4to1:m2|mux2to1:m3
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|alu:myALU|mux_8to1:mux1|mux2to1:m3
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
sel0 => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|hw4|accumulator:myAccumulator
accIn[0] => accOut[0]~reg0.DATAIN
accIn[1] => accOut[1]~reg0.DATAIN
accIn[2] => accOut[2]~reg0.DATAIN
accIn[3] => accOut[3]~reg0.DATAIN
accIn[4] => accOut[4]~reg0.DATAIN
accIn[5] => accOut[5]~reg0.DATAIN
accIn[6] => accOut[6]~reg0.DATAIN
accIn[7] => accOut[7]~reg0.DATAIN
e => accOut[2]~reg0.ENA
e => accOut[1]~reg0.ENA
e => accOut[0]~reg0.ENA
e => accOut[3]~reg0.ENA
e => accOut[4]~reg0.ENA
e => accOut[5]~reg0.ENA
e => accOut[6]~reg0.ENA
e => accOut[7]~reg0.ENA
clk => accOut[0]~reg0.CLK
clk => accOut[1]~reg0.CLK
clk => accOut[2]~reg0.CLK
clk => accOut[3]~reg0.CLK
clk => accOut[4]~reg0.CLK
clk => accOut[5]~reg0.CLK
clk => accOut[6]~reg0.CLK
clk => accOut[7]~reg0.CLK
accOut[0] <= accOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accOut[1] <= accOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accOut[2] <= accOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accOut[3] <= accOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accOut[4] <= accOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accOut[5] <= accOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accOut[6] <= accOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accOut[7] <= accOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


