// a comment
// MODULE, WIRE, COMPONENT, COMPONENT, COMPONENT, ENDMODULE
module top;

   wire s0, s1, clk;

   evl_clock(clk);

   evl_dff(s0, s1, clk);

   not(s1, s0);

endmodule
