#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcf06e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcf0360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xd18250 .functor NOT 1, L_0xd43230, C4<0>, C4<0>, C4<0>;
L_0xd43010 .functor XOR 2, L_0xd42ed0, L_0xd42f70, C4<00>, C4<00>;
L_0xd43120 .functor XOR 2, L_0xd43010, L_0xd43080, C4<00>, C4<00>;
v0xd3faa0_0 .net "Y1_dut", 0 0, L_0xd41df0;  1 drivers
v0xd3fb60_0 .net "Y1_ref", 0 0, L_0xcf4a50;  1 drivers
v0xd3fc00_0 .net "Y3_dut", 0 0, L_0xd42c30;  1 drivers
v0xd3fcd0_0 .net "Y3_ref", 0 0, L_0xd41130;  1 drivers
v0xd3fda0_0 .net *"_ivl_10", 1 0, L_0xd43080;  1 drivers
v0xd3fe90_0 .net *"_ivl_12", 1 0, L_0xd43120;  1 drivers
v0xd3ff30_0 .net *"_ivl_2", 1 0, L_0xd42e30;  1 drivers
v0xd3fff0_0 .net *"_ivl_4", 1 0, L_0xd42ed0;  1 drivers
v0xd400d0_0 .net *"_ivl_6", 1 0, L_0xd42f70;  1 drivers
v0xd401b0_0 .net *"_ivl_8", 1 0, L_0xd43010;  1 drivers
v0xd40290_0 .var "clk", 0 0;
v0xd40330_0 .var/2u "stats1", 223 0;
v0xd403f0_0 .var/2u "strobe", 0 0;
v0xd404b0_0 .net "tb_match", 0 0, L_0xd43230;  1 drivers
v0xd40580_0 .net "tb_mismatch", 0 0, L_0xd18250;  1 drivers
v0xd40620_0 .net "w", 0 0, v0xd3daa0_0;  1 drivers
v0xd406c0_0 .net "y", 5 0, v0xd3db40_0;  1 drivers
L_0xd42e30 .concat [ 1 1 0 0], L_0xd41130, L_0xcf4a50;
L_0xd42ed0 .concat [ 1 1 0 0], L_0xd41130, L_0xcf4a50;
L_0xd42f70 .concat [ 1 1 0 0], L_0xd42c30, L_0xd41df0;
L_0xd43080 .concat [ 1 1 0 0], L_0xd41130, L_0xcf4a50;
L_0xd43230 .cmp/eeq 2, L_0xd42e30, L_0xd43120;
S_0xd091c0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xcf0360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xcf4a50 .functor AND 1, L_0xd408e0, v0xd3daa0_0, C4<1>, C4<1>;
L_0xd09e90 .functor OR 1, L_0xd40aa0, L_0xd40b40, C4<0>, C4<0>;
L_0xd182c0 .functor OR 1, L_0xd09e90, L_0xd40c60, C4<0>, C4<0>;
L_0xd40f80 .functor OR 1, L_0xd182c0, L_0xd40dd0, C4<0>, C4<0>;
L_0xd410c0 .functor NOT 1, v0xd3daa0_0, C4<0>, C4<0>, C4<0>;
L_0xd41130 .functor AND 1, L_0xd40f80, L_0xd410c0, C4<1>, C4<1>;
v0xd183c0_0 .net "Y1", 0 0, L_0xcf4a50;  alias, 1 drivers
v0xd18460_0 .net "Y3", 0 0, L_0xd41130;  alias, 1 drivers
v0xcf4b60_0 .net *"_ivl_1", 0 0, L_0xd408e0;  1 drivers
v0xcf4c30_0 .net *"_ivl_11", 0 0, L_0xd40c60;  1 drivers
v0xd3cab0_0 .net *"_ivl_12", 0 0, L_0xd182c0;  1 drivers
v0xd3cbe0_0 .net *"_ivl_15", 0 0, L_0xd40dd0;  1 drivers
v0xd3ccc0_0 .net *"_ivl_16", 0 0, L_0xd40f80;  1 drivers
v0xd3cda0_0 .net *"_ivl_18", 0 0, L_0xd410c0;  1 drivers
v0xd3ce80_0 .net *"_ivl_5", 0 0, L_0xd40aa0;  1 drivers
v0xd3cff0_0 .net *"_ivl_7", 0 0, L_0xd40b40;  1 drivers
v0xd3d0d0_0 .net *"_ivl_8", 0 0, L_0xd09e90;  1 drivers
v0xd3d1b0_0 .net "w", 0 0, v0xd3daa0_0;  alias, 1 drivers
v0xd3d270_0 .net "y", 5 0, v0xd3db40_0;  alias, 1 drivers
L_0xd408e0 .part v0xd3db40_0, 0, 1;
L_0xd40aa0 .part v0xd3db40_0, 1, 1;
L_0xd40b40 .part v0xd3db40_0, 2, 1;
L_0xd40c60 .part v0xd3db40_0, 4, 1;
L_0xd40dd0 .part v0xd3db40_0, 5, 1;
S_0xd3d3d0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0xcf0360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0xd3d630_0 .net "clk", 0 0, v0xd40290_0;  1 drivers
v0xd3d710_0 .var/2s "errored1", 31 0;
v0xd3d7f0_0 .var/2s "onehot_error", 31 0;
v0xd3d8b0_0 .net "tb_match", 0 0, L_0xd43230;  alias, 1 drivers
v0xd3d970_0 .var/2s "temp", 31 0;
v0xd3daa0_0 .var "w", 0 0;
v0xd3db40_0 .var "y", 5 0;
E_0xd03680/0 .event negedge, v0xd3d630_0;
E_0xd03680/1 .event posedge, v0xd3d630_0;
E_0xd03680 .event/or E_0xd03680/0, E_0xd03680/1;
S_0xd3dc40 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xcf0360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xd41370 .functor NOT 1, v0xd3daa0_0, C4<0>, C4<0>, C4<0>;
L_0xd413e0 .functor AND 1, L_0xd412d0, L_0xd41370, C4<1>, C4<1>;
L_0xd41590 .functor AND 1, L_0xd414f0, v0xd3daa0_0, C4<1>, C4<1>;
L_0xd41650 .functor OR 1, L_0xd413e0, L_0xd41590, C4<0>, C4<0>;
L_0xd41830 .functor AND 1, L_0xd41790, v0xd3daa0_0, C4<1>, C4<1>;
L_0xd41a00 .functor OR 1, L_0xd41650, L_0xd41830, C4<0>, C4<0>;
L_0xd41c20 .functor NOT 1, v0xd3daa0_0, C4<0>, C4<0>, C4<0>;
L_0xd41c90 .functor AND 1, L_0xd41b50, L_0xd41c20, C4<1>, C4<1>;
L_0xd41df0 .functor OR 1, L_0xd41a00, L_0xd41c90, C4<0>, C4<0>;
L_0xd41ff0 .functor NOT 1, v0xd3daa0_0, C4<0>, C4<0>, C4<0>;
L_0xd420c0 .functor AND 1, L_0xd41f50, L_0xd41ff0, C4<1>, C4<1>;
L_0xd42260 .functor AND 1, L_0xd42180, v0xd3daa0_0, C4<1>, C4<1>;
L_0xd42390 .functor OR 1, L_0xd420c0, L_0xd42260, C4<0>, C4<0>;
L_0xd42540 .functor NOT 1, v0xd3daa0_0, C4<0>, C4<0>, C4<0>;
L_0xd42320 .functor AND 1, L_0xd424a0, L_0xd42540, C4<1>, C4<1>;
L_0xd426d0 .functor OR 1, L_0xd42390, L_0xd42320, C4<0>, C4<0>;
L_0xd42b70 .functor AND 1, L_0xd42870, v0xd3daa0_0, C4<1>, C4<1>;
L_0xd42c30 .functor OR 1, L_0xd426d0, L_0xd42b70, C4<0>, C4<0>;
v0xd3dee0_0 .net "Y1", 0 0, L_0xd41df0;  alias, 1 drivers
v0xd3dfa0_0 .net "Y3", 0 0, L_0xd42c30;  alias, 1 drivers
v0xd3e060_0 .net *"_ivl_1", 0 0, L_0xd412d0;  1 drivers
v0xd3e150_0 .net *"_ivl_10", 0 0, L_0xd41650;  1 drivers
v0xd3e230_0 .net *"_ivl_13", 0 0, L_0xd41790;  1 drivers
v0xd3e360_0 .net *"_ivl_14", 0 0, L_0xd41830;  1 drivers
v0xd3e440_0 .net *"_ivl_16", 0 0, L_0xd41a00;  1 drivers
v0xd3e520_0 .net *"_ivl_19", 0 0, L_0xd41b50;  1 drivers
v0xd3e600_0 .net *"_ivl_2", 0 0, L_0xd41370;  1 drivers
v0xd3e770_0 .net *"_ivl_20", 0 0, L_0xd41c20;  1 drivers
v0xd3e850_0 .net *"_ivl_22", 0 0, L_0xd41c90;  1 drivers
v0xd3e930_0 .net *"_ivl_27", 0 0, L_0xd41f50;  1 drivers
v0xd3ea10_0 .net *"_ivl_28", 0 0, L_0xd41ff0;  1 drivers
v0xd3eaf0_0 .net *"_ivl_30", 0 0, L_0xd420c0;  1 drivers
v0xd3ebd0_0 .net *"_ivl_33", 0 0, L_0xd42180;  1 drivers
v0xd3ecb0_0 .net *"_ivl_34", 0 0, L_0xd42260;  1 drivers
v0xd3ed90_0 .net *"_ivl_36", 0 0, L_0xd42390;  1 drivers
v0xd3ee70_0 .net *"_ivl_39", 0 0, L_0xd424a0;  1 drivers
v0xd3ef50_0 .net *"_ivl_4", 0 0, L_0xd413e0;  1 drivers
v0xd3f030_0 .net *"_ivl_40", 0 0, L_0xd42540;  1 drivers
v0xd3f110_0 .net *"_ivl_42", 0 0, L_0xd42320;  1 drivers
v0xd3f1f0_0 .net *"_ivl_44", 0 0, L_0xd426d0;  1 drivers
v0xd3f2d0_0 .net *"_ivl_47", 0 0, L_0xd42870;  1 drivers
v0xd3f3b0_0 .net *"_ivl_48", 0 0, L_0xd42b70;  1 drivers
v0xd3f490_0 .net *"_ivl_7", 0 0, L_0xd414f0;  1 drivers
v0xd3f570_0 .net *"_ivl_8", 0 0, L_0xd41590;  1 drivers
v0xd3f650_0 .net "w", 0 0, v0xd3daa0_0;  alias, 1 drivers
v0xd3f6f0_0 .net "y", 5 0, v0xd3db40_0;  alias, 1 drivers
L_0xd412d0 .part v0xd3db40_0, 0, 1;
L_0xd414f0 .part v0xd3db40_0, 1, 1;
L_0xd41790 .part v0xd3db40_0, 3, 1;
L_0xd41b50 .part v0xd3db40_0, 5, 1;
L_0xd41f50 .part v0xd3db40_0, 1, 1;
L_0xd42180 .part v0xd3db40_0, 2, 1;
L_0xd424a0 .part v0xd3db40_0, 3, 1;
L_0xd42870 .part v0xd3db40_0, 5, 1;
S_0xd3f880 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xcf0360;
 .timescale -12 -12;
E_0xd031d0 .event anyedge, v0xd403f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd403f0_0;
    %nor/r;
    %assign/vec4 v0xd403f0_0, 0;
    %wait E_0xd031d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd3d3d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd3d710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd3d7f0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xd3d3d0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd03680;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xd3db40_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xd3daa0_0, 0;
    %load/vec4 v0xd3d8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd3d7f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd3d7f0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd3d710_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd03680;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0xd3d970_0, 0, 32;
T_2.7 ;
    %load/vec4 v0xd3d970_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0xd3d970_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0xd3d970_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xd3d970_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0xd3d970_0;
    %pad/s 6;
    %assign/vec4 v0xd3db40_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xd3daa0_0, 0;
    %load/vec4 v0xd3d8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd3d710_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd3d710_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xd3d7f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xd3d710_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0xd3d7f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0xd3d710_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xcf0360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd40290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd403f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xcf0360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xd40290_0;
    %inv;
    %store/vec4 v0xd40290_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xcf0360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd3d630_0, v0xd40580_0, v0xd406c0_0, v0xd40620_0, v0xd3fb60_0, v0xd3faa0_0, v0xd3fcd0_0, v0xd3fc00_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xcf0360;
T_6 ;
    %load/vec4 v0xd40330_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xd40330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd40330_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0xd40330_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xd40330_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd40330_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0xd40330_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd40330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd40330_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd40330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xcf0360;
T_7 ;
    %wait E_0xd03680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd40330_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd40330_0, 4, 32;
    %load/vec4 v0xd404b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xd40330_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd40330_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd40330_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd40330_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xd3fb60_0;
    %load/vec4 v0xd3fb60_0;
    %load/vec4 v0xd3faa0_0;
    %xor;
    %load/vec4 v0xd3fb60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xd40330_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd40330_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xd40330_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd40330_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xd3fcd0_0;
    %load/vec4 v0xd3fcd0_0;
    %load/vec4 v0xd3fc00_0;
    %xor;
    %load/vec4 v0xd3fcd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xd40330_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd40330_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xd40330_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd40330_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/2012_q2b/iter1/response1/top_module.sv";
