==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'multFloat2.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 351.605 ; gain = 0.117 ; free physical = 2147 ; free virtual = 11903
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 351.605 ; gain = 0.117 ; free physical = 2144 ; free virtual = 11904
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 351.840 ; gain = 0.352 ; free physical = 2133 ; free virtual = 11894
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decomposeFloat' into 'multFloat2' (multFloat2.cpp:35) automatically.
INFO: [XFORM 203-602] Inlining function 'recomposeFloat' into 'multFloat2' (multFloat2.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 351.840 ; gain = 0.352 ; free physical = 2126 ; free virtual = 11888
INFO: [XFORM 203-602] Inlining function 'decomposeFloat' into 'multFloat2' (multFloat2.cpp:35) automatically.
INFO: [XFORM 203-602] Inlining function 'recomposeFloat' into 'multFloat2' (multFloat2.cpp:53) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (multFloat2.cpp:55:1) in function 'multFloat2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 479.488 ; gain = 128.000 ; free physical = 2095 ; free virtual = 11865
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 479.488 ; gain = 128.000 ; free physical = 2090 ; free virtual = 11863
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multFloat2' ...
WARNING: [SYN 201-107] Renaming port name 'multFloat2/in' to 'multFloat2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'multFloat2/out' to 'multFloat2/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multFloat2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.48 seconds; current allocated memory: 79.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 79.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multFloat2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multFloat2/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multFloat2/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multFloat2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multFloat2'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 79.953 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 479.488 ; gain = 128.000 ; free physical = 2088 ; free virtual = 11863
INFO: [SYSC 207-301] Generating SystemC RTL for multFloat2.
INFO: [VHDL 208-304] Generating VHDL RTL for multFloat2.
INFO: [VLOG 209-307] Generating Verilog RTL for multFloat2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: [IMPL 213-201] IO timing constraints are not applied without adding IO buffers.
INFO: [HLS 200-112] Total elapsed time: 243.55 seconds; peak allocated memory: 79.953 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

