 Starting Stratus DPOpt (Linux)
  Time: May 04, 2021. 16:42:27
  Host: ws32
  User: m109061634
  Args: --dofile /usr/cadtool/cadence/STRATUS/cur/share/stratus/tcl/bdw_cmd_shell.tcl --locallogfile /dev/null -x bdw_server_start

               Stratus DpOpt
               =============
              Version: 2019.1.01 

  Copyright (c) 2014-2019 Cadence Design Systems.  All rights reserved worldwide.
  
  Warning: This computer program is protected by copyright law and 
  international treaties.  Unauthorized reproduction, modification, 
  or distribution of this program, or any portion of it, may result 
  in severe civil and criminal penalties.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
  
  Info: Script "/usr/cadtool/cadence/STRATUS/cur/share/stratus/tcl/bdw_cmd_shell.tcl" run successfully

##########################################################################
# Starting in server mode with port 42861
#   client pid = 30156
##########################################################################
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
WARNING: No library loaded, loading generic library. (CMDSHELL-13)
WARNING: No directories in variable lib_path  (CMDSHELL-10)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/generic.lbf' and building datastructures (LBFPARSE-1)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/gencount.lbf' and building datastructures (LBFPARSE-1)
INFO: Constructing composite cells (CMDSHELL-4)
INFO: Library load complete (CMDSHELL-5)
INFO: Instantiating implementation module "DC_Filter_Not_1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Not_1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Not_1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Not_1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Not_1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Not_1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Not_1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Not_1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Not_1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Not_1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Xor_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Xor_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Xor_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Xor_1Ux1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Xor_1Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Xor_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Xor_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Xor_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Xor_1Ux1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Xor_1Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Or_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Or_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Or_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Or_1Ux1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Or_1Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Or_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Or_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Or_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Or_1Ux1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Or_1Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Muxb_1_2_4_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Muxb_1_2_4_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Muxb_1_2_4_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Muxb_1_2_4_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Muxb_1_2_4_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Muxb_1_2_4_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Muxb_1_2_4_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Muxb_1_2_4_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Muxb_1_2_4_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Muxb_1_2_4_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen_busy_r_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_4.sdl(2,3): INFO: Running flattening on "DC_Filter_gen_busy_r_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen_busy_r_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen_busy_r_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_gen_busy_r_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen_busy_r_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_4.sdl(2,3): INFO: Running flattening on "DC_Filter_gen_busy_r_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen_busy_r_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen_busy_r_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_gen_busy_r_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Sx11S_12S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx11S_12S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Sx11S_12S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Sx11S_12S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx11S_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx11S_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx11S_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx11S_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx11S_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx11S_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Sx11S_12S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Sx11S_12S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Sx11S_12S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx11S_12S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Sx11S_12S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Sx11S_12S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx11S_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx11S_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx11S_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx11S_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx11S_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx11S_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Sx11S_12S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Sx11S_12S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Sx10U_12S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10U_12S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Sx10U_12S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Sx10U_12S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Sx10U_12S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Sx10U_12S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Sx10U_12S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10U_12S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Sx10U_12S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Sx10U_12S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Sx10U_12S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Sx10U_12S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx5S_10S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx5S_10S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx5S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx5S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx5S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx5S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx5S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx5S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx5S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx5S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx5S_10S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx5S_10S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx5S_10S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx5S_10S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx5S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx5S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx5S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx5S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx5S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx5S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx5S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx5S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx5S_10S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx5S_10S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux5S_10S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux5S_10S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux5S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux5S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux5S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux5S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux5S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux5S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux5S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux5S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux5S_10S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux5S_10S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux5S_10S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux5S_10S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux5S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux5S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux5S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux5S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux5S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux5S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux5S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux5S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux5S_10S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux5S_10S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx2S_10S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2S_10S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx2S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx2S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx2S_10S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx2S_10S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx2S_10S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2S_10S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx2S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx2S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx2S_10S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx2S_10S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx3S_10S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx3S_10S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx3S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx3S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx3S_10S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx3S_10S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx3S_10S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx3S_10S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx3S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx3S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx3S_10S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx3S_10S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux3S_10S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux3S_10S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux3S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux3S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux3S_10S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux3S_10S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux3S_10S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux3S_10S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux3S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux3S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux3S_10S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux3S_10S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux2S_10S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2S_10S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux2S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux2S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux2S_10S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux2S_10S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux2S_10S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2S_10S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux2S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux2S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux2S_10S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux2S_10S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_32_2_3_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_3_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_32_2_3_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_32_2_3_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_32_2_3_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_32_2_3_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_32_2_3_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_3_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_32_2_3_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_32_2_3_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_32_2_3_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_32_2_3_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx29S_32S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx29S_32S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx29S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx29S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx29S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx29S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx29S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx29S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx29S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx29S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx29S_32S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx29S_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx29S_32S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx29S_32S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx29S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx29S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx29S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx29S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx29S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx29S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx29S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx29S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx29S_32S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx29S_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_32_3_2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_3_2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_32_3_2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_32_3_2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_3_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_3_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_3_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_3_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_3_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_3_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_32_3_2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_32_3_2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_32_3_2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_3_2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_32_3_2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_32_3_2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_3_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_3_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_3_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_3_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_3_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_3_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_32_3_2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_32_3_2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx11S_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx11S_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx11S_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx11S_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx11S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx11S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx11S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx11S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx11S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx11S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx11S_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx11S_29S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx11S_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx11S_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx11S_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx11S_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx11S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx11S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx11S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx11S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx11S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx11S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx11S_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx11S_29S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx10U_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10U_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx10U_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx10U_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx10U_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx10U_29S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx10U_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10U_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx10U_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx10U_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx10U_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx10U_29S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx5S_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx5S_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx5S_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx5S_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx5S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx5S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx5S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx5S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx5S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx5S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx5S_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx5S_29S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx5S_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx5S_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx5S_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx5S_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx5S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx5S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx5S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx5S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx5S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx5S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx5S_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx5S_29S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx4U_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx4U_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx4U_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx4U_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx4U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx4U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx4U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx4U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx4U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx4U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx4U_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx4U_29S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx4U_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx4U_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx4U_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx4U_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx4U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx4U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx4U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx4U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx4U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx4U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx4U_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx4U_29S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx10S_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10S_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx10S_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx10S_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx10S_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx10S_29S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx10S_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10S_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx10S_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx10S_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx10S_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx10S_29S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx3S_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx3S_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx3S_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx3S_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx3S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx3S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx3S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx3S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx3S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx3S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx3S_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx3S_29S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx3S_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx3S_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx3S_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx3S_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx3S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx3S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx3S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx3S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx3S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx3S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx3S_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx3S_29S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx2S_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2S_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx2S_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx2S_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx2S_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx2S_29S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx2S_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2S_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx2S_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx2S_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2S_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2S_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx2S_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx2S_29S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx9U_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx9U_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx9U_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx9U_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx9U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx9U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx9U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx9U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx9U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx9U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx9U_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx9U_29S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx9U_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx9U_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx9U_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx9U_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx9U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx9U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx9U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx9U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx9U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx9U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx9U_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx9U_29S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx2U_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2U_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx2U_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx2U_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx2U_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx2U_29S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx2U_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2U_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx2U_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx2U_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx2U_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx2U_29S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx1U_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx1U_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx1U_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx1U_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx1U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx1U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx1U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx1U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx1U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx1U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx1U_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx1U_29S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx1U_29S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx1U_29S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx1U_29S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx1U_29S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx1U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx1U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx1U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx1U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx1U_29S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx1U_29S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx1U_29S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx1U_29S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_And_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_And_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_And_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_And_1Ux1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_And_1Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_And_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_And_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_And_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_And_1Ux1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_And_1Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_OrReduction_4U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_4U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_OrReduction_4U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_OrReduction_4U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_OrReduction_4U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_OrReduction_4U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_OrReduction_4U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_4U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_OrReduction_4U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_OrReduction_4U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_OrReduction_4U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_OrReduction_4U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_32Ux32U_32U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_32Ux32U_32U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_32Ux32U_32U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_32Ux32U_32U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_32Ux32U_32U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_32Ux32U_32U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_32Ux32U_32U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_32Ux32U_32U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_32Ux32U_32U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_32Ux32U_32U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_32Ux32U_32U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_32Ux32U_32U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx4U_10S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx4U_10S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx4U_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx4U_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx4U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx4U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx4U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx4U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx4U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx4U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx4U_10S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx4U_10S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx4U_10S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx4U_10S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx4U_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx4U_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx4U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx4U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx4U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx4U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx4U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx4U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx4U_10S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx4U_10S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux4U_9U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux4U_9U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux4U_9U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux4U_9U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux4U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux4U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux4U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux4U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux4U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux4U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux4U_9U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux4U_9U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux4U_9U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux4U_9U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux4U_9U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux4U_9U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux4U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux4U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux4U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux4U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux4U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux4U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux4U_9U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux4U_9U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx2U_10S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2U_10S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx2U_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx2U_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx2U_10S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx2U_10S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx2U_10S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2U_10S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx2U_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx2U_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx2U_10S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx2U_10S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux2U_9U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux2U_9U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux2U_9U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux2U_9U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux2U_9U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux2U_9U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux2U_9U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux2U_9U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux2U_9U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux2U_9U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_32_2_1_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_1_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_32_2_1_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_32_2_1_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_32_2_1_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_32_2_1_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_32_2_1_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_1_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_32_2_1_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_32_2_1_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_32_2_1_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_32_2_1_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_OrReduction_2U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_OrReduction_2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_OrReduction_2U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_OrReduction_2U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_OrReduction_2U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_OrReduction_2U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_OrReduction_2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_OrReduction_2U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_OrReduction_2U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_OrReduction_2U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_2Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_2Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_2Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_2Ux1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_2Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_2Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_2Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_2Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_2Ux1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_2Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_32_2_0_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_0_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_32_2_0_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_32_2_0_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_32_2_0_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_32_2_0_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_32_2_0_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_0_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_32_2_0_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_32_2_0_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_32_2_0_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_32_2_0_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_2Ux2U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_2Ux2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_2Ux2U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_2Ux2U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_2Ux2U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_2Ux2U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_2Ux2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_2Ux2U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_2Ux2U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_2Ux2U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Sx2U_5S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Sx2U_5S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Sx2U_5S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Sx2U_5S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Sx2U_5S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Sx2U_5S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Sx2U_5S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Sx2U_5S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Sx2U_5S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Sx2U_5S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Sx2U_5S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Sx2U_5S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_3Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_3Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_3Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_3Ux2U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_3Ux2U_4U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_3Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_3Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_3Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_3Ux2U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_3Ux2U_4U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux3U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux3U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux3U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux3U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux3U_12U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux3U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux3U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux3U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux3U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux3U_12U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_3Sx2U_4S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Sx2U_4S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_3Sx2U_4S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_3Sx2U_4S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_3Sx2U_4S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_3Sx2U_4S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_3Sx2U_4S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Sx2U_4S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_3Sx2U_4S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_3Sx2U_4S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_3Sx2U_4S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_3Sx2U_4S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Ux2U_3U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Ux2U_3U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Ux2U_3U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Ux2U_3U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Ux2U_3U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Ux2U_3U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Ux2U_3U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Ux2U_3U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Ux2U_3U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Ux2U_3U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux2U_11U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux2U_11U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux2U_11U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux2U_11U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux2U_11U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux2U_11U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux2U_11U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux2U_11U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux2U_11U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux2U_11U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx11S_32S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx11S_32S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx11S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx11S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx11S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx11S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx11S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx11S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx11S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx11S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx11S_32S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx11S_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx11S_32S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx11S_32S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx11S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx11S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx11S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx11S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx11S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx11S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx11S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx11S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx11S_32S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx11S_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_13Sx11S_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx11S_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_13Sx11S_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_13Sx11S_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx11S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx11S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx11S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx11S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx11S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx11S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_13Sx11S_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_13Sx11S_13S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_13Sx11S_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx11S_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_13Sx11S_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_13Sx11S_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx11S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx11S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx11S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx11S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx11S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx11S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_13Sx11S_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_13Sx11S_13S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Sx11S_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx11S_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Sx11S_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Sx11S_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx11S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx11S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx11S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx11S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx11S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx11S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Sx11S_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Sx11S_13S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Sx11S_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx11S_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Sx11S_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Sx11S_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx11S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx11S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx11S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx11S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx11S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx11S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Sx11S_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Sx11S_13S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_13Sx10U_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10U_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_13Sx10U_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_13Sx10U_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_13Sx10U_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_13Sx10U_13S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_13Sx10U_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10U_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_13Sx10U_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_13Sx10U_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_13Sx10U_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_13Sx10U_13S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Sx10U_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10U_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Sx10U_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Sx10U_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Sx10U_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Sx10U_13S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Sx10U_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10U_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Sx10U_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Sx10U_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Sx10U_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Sx10U_13S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Sx10S_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10S_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Sx10S_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Sx10S_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Sx10S_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Sx10S_13S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Sx10S_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10S_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Sx10S_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Sx10S_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Sx10S_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Sx10S_13S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Sx9U_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx9U_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Sx9U_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Sx9U_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx9U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx9U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx9U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx9U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx9U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx9U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Sx9U_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Sx9U_13S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Sx9U_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx9U_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Sx9U_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Sx9U_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx9U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx9U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx9U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx9U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx9U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx9U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Sx9U_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Sx9U_13S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Ux10S_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux10S_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Ux10S_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Ux10S_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Ux10S_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Ux10S_13S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Ux10S_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux10S_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Ux10S_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Ux10S_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Ux10S_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Ux10S_13S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Ux9U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Ux9U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Ux9U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Ux9U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Ux9U_12U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Ux9U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Ux9U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Ux9U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Ux9U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Ux9U_12U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Sx10S_12S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10S_12S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Sx10S_12S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Sx10S_12S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10S_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10S_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10S_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10S_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10S_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10S_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Sx10S_12S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Sx10S_12S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Sx10S_12S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10S_12S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Sx10S_12S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Sx10S_12S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10S_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10S_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10S_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10S_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10S_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10S_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Sx10S_12S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Sx10S_12S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Sx9U_12S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx9U_12S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Sx9U_12S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Sx9U_12S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx9U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx9U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx9U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx9U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx9U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx9U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Sx9U_12S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Sx9U_12S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Sx9U_12S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx9U_12S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Sx9U_12S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Sx9U_12S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx9U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx9U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx9U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx9U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx9U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx9U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Sx9U_12S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Sx9U_12S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Sx10U_12S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx10U_12S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Sx10U_12S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Sx10U_12S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx10U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx10U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx10U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx10U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx10U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx10U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Sx10U_12S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Sx10U_12S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Sx10U_12S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx10U_12S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Sx10U_12S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Sx10U_12S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx10U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx10U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx10U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx10U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx10U_12S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx10U_12S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Sx10U_12S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Sx10U_12S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Ux9U_11U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Ux9U_11U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Ux9U_11U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Ux9U_11U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Ux9U_11U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Ux9U_11U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Ux9U_11U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Ux9U_11U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Ux9U_11U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Ux9U_11U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx5S_32S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx5S_32S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx5S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx5S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx5S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx5S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx5S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx5S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx5S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx5S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx5S_32S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx5S_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx5S_32S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx5S_32S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx5S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx5S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx5S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx5S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx5S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx5S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx5S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx5S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx5S_32S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx5S_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx10S_32S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx10S_32S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx10S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx10S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx10S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx10S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx10S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx10S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx10S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx10S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx10S_32S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx10S_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx10S_32S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx10S_32S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx10S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx10S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx10S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx10S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx10S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx10S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx10S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx10S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx10S_32S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx10S_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx3S_32S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx3S_32S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx3S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx3S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx3S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx3S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx3S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx3S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx3S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx3S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx3S_32S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx3S_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx3S_32S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx3S_32S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx3S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx3S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx3S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx3S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx3S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx3S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx3S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx3S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx3S_32S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx3S_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx2S_32S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx2S_32S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx2S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx2S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx2S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx2S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx2S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx2S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx2S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx2S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx2S_32S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx2S_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx2S_32S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx2S_32S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx2S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx2S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx2S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx2S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx2S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx2S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx2S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx2S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx2S_32S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx2S_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_LessThan_32Sx10S_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_32Sx10S_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_LessThan_32Sx10S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_LessThan_32Sx10S_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_32Sx10S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_32Sx10S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_32Sx10S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_32Sx10S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_32Sx10S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_32Sx10S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_LessThan_32Sx10S_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_LessThan_32Sx10S_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_LessThan_32Sx10S_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_32Sx10S_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_LessThan_32Sx10S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_LessThan_32Sx10S_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_32Sx10S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_32Sx10S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_32Sx10S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_32Sx10S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_32Sx10S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_32Sx10S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_LessThan_32Sx10S_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_LessThan_32Sx10S_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_5Sx1U_5S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx1U_5S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_5Sx1U_5S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_5Sx1U_5S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx1U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx1U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx1U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx1U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx1U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx1U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_5Sx1U_5S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_5Sx1U_5S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_5Sx1U_5S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx1U_5S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_5Sx1U_5S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_5Sx1U_5S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx1U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx1U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx1U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx1U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx1U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx1U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_5Sx1U_5S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_5Sx1U_5S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux1U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux1U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux1U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux1U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux1U_4U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux1U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux1U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux1U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux1U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux1U_4U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Sx5S_11S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx5S_11S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Sx5S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Sx5S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx5S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx5S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx5S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx5S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx5S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx5S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Sx5S_11S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Sx5S_11S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Sx5S_11S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx5S_11S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Sx5S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Sx5S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx5S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx5S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx5S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx5S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx5S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx5S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Sx5S_11S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Sx5S_11S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_5Sx4U_5S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx4U_5S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_5Sx4U_5S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_5Sx4U_5S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx4U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx4U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx4U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx4U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx4U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx4U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_5Sx4U_5S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_5Sx4U_5S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_5Sx4U_5S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx4U_5S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_5Sx4U_5S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_5Sx4U_5S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx4U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx4U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx4U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx4U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx4U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx4U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_5Sx4U_5S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_5Sx4U_5S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux5S_11S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux5S_11S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux5S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux5S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux5S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux5S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux5S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux5S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux5S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux5S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux5S_11S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux5S_11S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux5S_11S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux5S_11S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux5S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux5S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux5S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux5S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux5S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux5S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux5S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux5S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux5S_11S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux5S_11S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux4U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux4U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux4U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux4U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux4U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux4U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux4U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux4U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux4U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux4U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux4U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux4U_4U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux4U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux4U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux4U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux4U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux4U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux4U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux4U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux4U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux4U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux4U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux4U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux4U_4U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Sx2S_11S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx2S_11S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Sx2S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Sx2S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx2S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx2S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx2S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx2S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx2S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx2S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Sx2S_11S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Sx2S_11S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Sx2S_11S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx2S_11S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Sx2S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Sx2S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx2S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx2S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx2S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx2S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx2S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx2S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Sx2S_11S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Sx2S_11S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Sx1U_3S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx1U_3S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Sx1U_3S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Sx1U_3S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx1U_3S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx1U_3S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx1U_3S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx1U_3S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx1U_3S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx1U_3S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Sx1U_3S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Sx1U_3S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Sx1U_3S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx1U_3S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Sx1U_3S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Sx1U_3S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx1U_3S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx1U_3S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx1U_3S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx1U_3S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx1U_3S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx1U_3S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Sx1U_3S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Sx1U_3S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_13Sx10S_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10S_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_13Sx10S_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_13Sx10S_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_13Sx10S_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_13Sx10S_13S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_13Sx10S_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10S_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_13Sx10S_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_13Sx10S_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_13Sx10S_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_13Sx10S_13S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Sx3S_11S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx3S_11S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Sx3S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Sx3S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx3S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx3S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx3S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx3S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx3S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx3S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Sx3S_11S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Sx3S_11S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Sx3S_11S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx3S_11S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Sx3S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Sx3S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx3S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx3S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx3S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx3S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx3S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx3S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Sx3S_11S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Sx3S_11S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_13Sx9U_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx9U_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_13Sx9U_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_13Sx9U_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx9U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx9U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx9U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx9U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx9U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx9U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_13Sx9U_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_13Sx9U_13S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_13Sx9U_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx9U_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_13Sx9U_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_13Sx9U_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx9U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx9U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx9U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx9U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx9U_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx9U_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_13Sx9U_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_13Sx9U_13S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_5Sx2U_5S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx2U_5S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_5Sx2U_5S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_5Sx2U_5S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_5Sx2U_5S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_5Sx2U_5S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_5Sx2U_5S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx2U_5S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_5Sx2U_5S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_5Sx2U_5S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_5Sx2U_5S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_5Sx2U_5S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Sx2U_4S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx2U_4S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Sx2U_4S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Sx2U_4S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Sx2U_4S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Sx2U_4S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Sx2U_4S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx2U_4S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Sx2U_4S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Sx2U_4S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Sx2U_4S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Sx2U_4S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux10S_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux10S_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux10S_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux10S_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux10S_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux10S_13S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux10S_13S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux10S_13S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux10S_13S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux10S_13S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux10S_13S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux10S_13S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux10S_13S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux10S_13S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux3S_11S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux3S_11S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux3S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux3S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux3S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux3S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux3S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux3S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux3S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux3S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux3S_11S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux3S_11S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux3S_11S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux3S_11S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux3S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux3S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux3S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux3S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux3S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux3S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux3S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux3S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux3S_11S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux3S_11S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux2S_11S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2S_11S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux2S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux2S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux2S_11S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux2S_11S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux2S_11S_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2S_11S_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux2S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux2S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux2S_11S_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux2S_11S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux9U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux9U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux9U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux9U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux9U_12U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux9U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux9U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux9U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux9U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux9U_12U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux4U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux4U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux4U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux4U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux4U_12U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux4U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux4U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux4U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux4U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux4U_12U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux2U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux2U_4U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux2U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux2U_4U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_2Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_2Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_2Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_2Ux2U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_2Ux2U_4U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_2Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_2Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_2Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_2Ux2U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_2Ux2U_4U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Not_1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Not_1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Not_1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Not_1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Not_1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Not_1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Not_1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Not_1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Not_1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Not_1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Xor_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Xor_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Xor_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Xor_1Ux1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Xor_1Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Xor_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Xor_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Xor_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Xor_1Ux1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Xor_1Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Or_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Or_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Or_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Or_1Ux1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Or_1Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Or_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Or_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Or_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Or_1Ux1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Or_1Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Muxb_1_2_4_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Muxb_1_2_4_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Muxb_1_2_4_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Muxb_1_2_4_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Muxb_1_2_4_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Muxb_1_2_4_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Muxb_1_2_4_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Muxb_1_2_4_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Muxb_1_2_4_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Muxb_1_2_4_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen_busy_r_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_1.sdl(2,3): INFO: Running flattening on "DC_Filter_gen_busy_r_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen_busy_r_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen_busy_r_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_gen_busy_r_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen_busy_r_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_1.sdl(2,3): INFO: Running flattening on "DC_Filter_gen_busy_r_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen_busy_r_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen_busy_r_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_gen_busy_r_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Sx11S_12S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx11S_12S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Sx11S_12S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Sx11S_12S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx11S_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx11S_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx11S_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx11S_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx11S_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx11S_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Sx11S_12S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Sx11S_12S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Sx11S_12S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx11S_12S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Sx11S_12S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Sx11S_12S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx11S_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx11S_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx11S_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx11S_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx11S_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx11S_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Sx11S_12S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Sx11S_12S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Sx10U_12S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10U_12S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Sx10U_12S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Sx10U_12S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Sx10U_12S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Sx10U_12S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Sx10U_12S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10U_12S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Sx10U_12S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Sx10U_12S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Sx10U_12S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Sx10U_12S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx5S_10S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx5S_10S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx5S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx5S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx5S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx5S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx5S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx5S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx5S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx5S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx5S_10S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx5S_10S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx5S_10S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx5S_10S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx5S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx5S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx5S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx5S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx5S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx5S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx5S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx5S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx5S_10S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx5S_10S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux5S_10S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux5S_10S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux5S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux5S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux5S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux5S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux5S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux5S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux5S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux5S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux5S_10S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux5S_10S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux5S_10S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux5S_10S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux5S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux5S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux5S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux5S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux5S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux5S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux5S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux5S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux5S_10S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux5S_10S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx2S_10S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2S_10S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx2S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx2S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx2S_10S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx2S_10S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx2S_10S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2S_10S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx2S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx2S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx2S_10S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx2S_10S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx3S_10S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx3S_10S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx3S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx3S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx3S_10S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx3S_10S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx3S_10S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx3S_10S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx3S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx3S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx3S_10S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx3S_10S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux3S_10S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux3S_10S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux3S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux3S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux3S_10S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux3S_10S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux3S_10S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux3S_10S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux3S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux3S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux3S_10S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux3S_10S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux2S_10S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2S_10S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux2S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux2S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux2S_10S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux2S_10S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux2S_10S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2S_10S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux2S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux2S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux2S_10S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux2S_10S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_32_2_3_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_3_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_32_2_3_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_32_2_3_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_32_2_3_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_32_2_3_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_32_2_3_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_3_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_32_2_3_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_32_2_3_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_32_2_3_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_32_2_3_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx29S_32S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx29S_32S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx29S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx29S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx29S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx29S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx29S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx29S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx29S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx29S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx29S_32S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx29S_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx29S_32S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx29S_32S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx29S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx29S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx29S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx29S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx29S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx29S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx29S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx29S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx29S_32S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx29S_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_32_3_2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_3_2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_32_3_2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_32_3_2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_3_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_3_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_3_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_3_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_3_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_3_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_32_3_2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_32_3_2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_32_3_2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_3_2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_32_3_2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_32_3_2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_3_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_3_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_3_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_3_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_3_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_3_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_32_3_2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_32_3_2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx11S_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx11S_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx11S_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx11S_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx11S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx11S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx11S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx11S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx11S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx11S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx11S_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx11S_29S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx11S_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx11S_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx11S_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx11S_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx11S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx11S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx11S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx11S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx11S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx11S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx11S_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx11S_29S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx10U_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10U_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx10U_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx10U_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx10U_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx10U_29S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx10U_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10U_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx10U_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx10U_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx10U_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx10U_29S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx5S_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx5S_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx5S_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx5S_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx5S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx5S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx5S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx5S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx5S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx5S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx5S_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx5S_29S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx5S_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx5S_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx5S_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx5S_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx5S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx5S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx5S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx5S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx5S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx5S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx5S_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx5S_29S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx4U_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx4U_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx4U_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx4U_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx4U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx4U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx4U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx4U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx4U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx4U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx4U_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx4U_29S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx4U_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx4U_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx4U_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx4U_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx4U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx4U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx4U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx4U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx4U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx4U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx4U_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx4U_29S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx10S_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10S_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx10S_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx10S_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx10S_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx10S_29S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx10S_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10S_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx10S_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx10S_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx10S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx10S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx10S_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx10S_29S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx3S_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx3S_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx3S_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx3S_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx3S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx3S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx3S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx3S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx3S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx3S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx3S_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx3S_29S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx3S_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx3S_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx3S_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx3S_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx3S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx3S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx3S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx3S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx3S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx3S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx3S_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx3S_29S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx2S_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2S_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx2S_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx2S_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx2S_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx2S_29S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx2S_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2S_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx2S_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx2S_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2S_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2S_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx2S_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx2S_29S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx9U_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx9U_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx9U_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx9U_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx9U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx9U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx9U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx9U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx9U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx9U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx9U_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx9U_29S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx9U_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx9U_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx9U_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx9U_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx9U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx9U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx9U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx9U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx9U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx9U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx9U_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx9U_29S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx2U_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2U_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx2U_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx2U_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx2U_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx2U_29S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx2U_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2U_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx2U_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx2U_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx2U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx2U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx2U_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx2U_29S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx1U_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx1U_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx1U_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx1U_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx1U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx1U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx1U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx1U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx1U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx1U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx1U_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx1U_29S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_28Sx1U_29S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx1U_29S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_28Sx1U_29S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_28Sx1U_29S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx1U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx1U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx1U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx1U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_28Sx1U_29S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_28Sx1U_29S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_28Sx1U_29S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_28Sx1U_29S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_And_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_And_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_And_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_And_1Ux1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_And_1Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_And_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_And_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_And_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_And_1Ux1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_And_1Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_OrReduction_4U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_4U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_OrReduction_4U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_OrReduction_4U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_OrReduction_4U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_OrReduction_4U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_OrReduction_4U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_4U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_OrReduction_4U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_OrReduction_4U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_OrReduction_4U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_OrReduction_4U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_32Ux32U_32U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_32Ux32U_32U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_32Ux32U_32U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_32Ux32U_32U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_32Ux32U_32U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_32Ux32U_32U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_32Ux32U_32U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_32Ux32U_32U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_32Ux32U_32U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_32Ux32U_32U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_32Ux32U_32U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_32Ux32U_32U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx4U_10S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx4U_10S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx4U_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx4U_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx4U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx4U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx4U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx4U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx4U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx4U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx4U_10S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx4U_10S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx4U_10S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx4U_10S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx4U_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx4U_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx4U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx4U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx4U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx4U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx4U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx4U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx4U_10S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx4U_10S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux4U_9U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux4U_9U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux4U_9U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux4U_9U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux4U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux4U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux4U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux4U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux4U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux4U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux4U_9U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux4U_9U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux4U_9U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux4U_9U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux4U_9U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux4U_9U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux4U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux4U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux4U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux4U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux4U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux4U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux4U_9U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux4U_9U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx2U_10S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2U_10S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx2U_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx2U_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx2U_10S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx2U_10S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Sx2U_10S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2U_10S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Sx2U_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Sx2U_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Sx2U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Sx2U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Sx2U_10S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Sx2U_10S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux2U_9U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux2U_9U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux2U_9U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux2U_9U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux2U_9U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux2U_9U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux2U_9U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux2U_9U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux2U_9U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux2U_9U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_32_2_1_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_1_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_32_2_1_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_32_2_1_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_32_2_1_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_32_2_1_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_32_2_1_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_1_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_32_2_1_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_32_2_1_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_32_2_1_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_32_2_1_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_OrReduction_2U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_OrReduction_2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_OrReduction_2U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_OrReduction_2U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_OrReduction_2U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_OrReduction_2U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_OrReduction_2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_OrReduction_2U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_OrReduction_2U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_OrReduction_2U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_2Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_2Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_2Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_2Ux1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_2Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_2Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_2Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_2Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_2Ux1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_2Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_32_2_0_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_0_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_32_2_0_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_32_2_0_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_32_2_0_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_32_2_0_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_32_2_0_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_0_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_32_2_0_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_32_2_0_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_32_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_32_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_32_2_0_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_32_2_0_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_2Ux2U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_2Ux2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_2Ux2U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_2Ux2U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_2Ux2U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_2Ux2U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_2Ux2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_2Ux2U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_2Ux2U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_2Ux2U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Sx2U_5S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Sx2U_5S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Sx2U_5S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Sx2U_5S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Sx2U_5S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Sx2U_5S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Sx2U_5S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Sx2U_5S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Sx2U_5S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Sx2U_5S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Sx2U_5S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Sx2U_5S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_3Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_3Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_3Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_3Ux2U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_3Ux2U_4U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_3Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_3Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_3Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_3Ux2U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_3Ux2U_4U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux3U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux3U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux3U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux3U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux3U_12U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux3U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux3U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux3U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux3U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux3U_12U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_3Sx2U_4S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Sx2U_4S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_3Sx2U_4S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_3Sx2U_4S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_3Sx2U_4S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_3Sx2U_4S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_3Sx2U_4S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Sx2U_4S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_3Sx2U_4S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_3Sx2U_4S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_3Sx2U_4S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_3Sx2U_4S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Ux2U_3U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Ux2U_3U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Ux2U_3U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Ux2U_3U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Ux2U_3U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Ux2U_3U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Ux2U_3U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Ux2U_3U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Ux2U_3U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Ux2U_3U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux2U_11U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux2U_11U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux2U_11U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux2U_11U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux2U_11U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux2U_11U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux2U_11U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux2U_11U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux2U_11U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux2U_11U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx11S_32S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx11S_32S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx11S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx11S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx11S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx11S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx11S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx11S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx11S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx11S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx11S_32S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx11S_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx11S_32S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx11S_32S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx11S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx11S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx11S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx11S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx11S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx11S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx11S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx11S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx11S_32S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx11S_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_13Sx11S_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx11S_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_13Sx11S_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_13Sx11S_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx11S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx11S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx11S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx11S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx11S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx11S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_13Sx11S_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_13Sx11S_13S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_13Sx11S_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx11S_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_13Sx11S_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_13Sx11S_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx11S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx11S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx11S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx11S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx11S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx11S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_13Sx11S_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_13Sx11S_13S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Sx11S_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx11S_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Sx11S_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Sx11S_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx11S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx11S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx11S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx11S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx11S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx11S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Sx11S_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Sx11S_13S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Sx11S_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx11S_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Sx11S_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Sx11S_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx11S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx11S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx11S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx11S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx11S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx11S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Sx11S_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Sx11S_13S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_13Sx10U_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10U_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_13Sx10U_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_13Sx10U_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_13Sx10U_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_13Sx10U_13S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_13Sx10U_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10U_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_13Sx10U_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_13Sx10U_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_13Sx10U_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_13Sx10U_13S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Sx10U_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10U_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Sx10U_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Sx10U_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Sx10U_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Sx10U_13S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Sx10U_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10U_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Sx10U_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Sx10U_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Sx10U_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Sx10U_13S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Sx10S_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10S_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Sx10S_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Sx10S_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Sx10S_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Sx10S_13S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Sx10S_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10S_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Sx10S_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Sx10S_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Sx10S_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Sx10S_13S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Sx9U_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx9U_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Sx9U_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Sx9U_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx9U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx9U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx9U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx9U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx9U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx9U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Sx9U_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Sx9U_13S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Sx9U_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx9U_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Sx9U_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Sx9U_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx9U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx9U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx9U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx9U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Sx9U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Sx9U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Sx9U_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Sx9U_13S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Ux10S_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux10S_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Ux10S_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Ux10S_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Ux10S_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Ux10S_13S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Ux10S_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux10S_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Ux10S_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Ux10S_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Ux10S_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Ux10S_13S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Ux9U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Ux9U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Ux9U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Ux9U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Ux9U_12U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Ux9U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Ux9U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Ux9U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Ux9U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Ux9U_12U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Sx10S_12S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10S_12S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Sx10S_12S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Sx10S_12S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10S_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10S_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10S_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10S_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10S_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10S_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Sx10S_12S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Sx10S_12S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Sx10S_12S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10S_12S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Sx10S_12S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Sx10S_12S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10S_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10S_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10S_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10S_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx10S_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx10S_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Sx10S_12S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Sx10S_12S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Sx9U_12S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx9U_12S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Sx9U_12S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Sx9U_12S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx9U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx9U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx9U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx9U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx9U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx9U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Sx9U_12S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Sx9U_12S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Sx9U_12S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx9U_12S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Sx9U_12S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Sx9U_12S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx9U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx9U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx9U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx9U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Sx9U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Sx9U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Sx9U_12S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Sx9U_12S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Sx10U_12S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx10U_12S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Sx10U_12S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Sx10U_12S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx10U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx10U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx10U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx10U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx10U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx10U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Sx10U_12S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Sx10U_12S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Sx10U_12S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx10U_12S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Sx10U_12S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Sx10U_12S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx10U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx10U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx10U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx10U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx10U_12S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx10U_12S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Sx10U_12S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Sx10U_12S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Ux9U_11U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Ux9U_11U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Ux9U_11U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Ux9U_11U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Ux9U_11U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Ux9U_11U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Ux9U_11U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Ux9U_11U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Ux9U_11U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Ux9U_11U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx5S_32S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx5S_32S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx5S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx5S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx5S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx5S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx5S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx5S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx5S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx5S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx5S_32S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx5S_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx5S_32S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx5S_32S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx5S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx5S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx5S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx5S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx5S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx5S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx5S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx5S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx5S_32S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx5S_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx10S_32S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx10S_32S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx10S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx10S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx10S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx10S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx10S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx10S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx10S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx10S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx10S_32S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx10S_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx10S_32S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx10S_32S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx10S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx10S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx10S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx10S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx10S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx10S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx10S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx10S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx10S_32S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx10S_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx3S_32S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx3S_32S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx3S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx3S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx3S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx3S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx3S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx3S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx3S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx3S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx3S_32S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx3S_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx3S_32S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx3S_32S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx3S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx3S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx3S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx3S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx3S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx3S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx3S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx3S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx3S_32S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx3S_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx2S_32S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx2S_32S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx2S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx2S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx2S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx2S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx2S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx2S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx2S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx2S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx2S_32S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx2S_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_32Sx2S_32S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx2S_32S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_32Sx2S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_32Sx2S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx2S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx2S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx2S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx2S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_32Sx2S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_32Sx2S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_32Sx2S_32S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_32Sx2S_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_LessThan_32Sx10S_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_32Sx10S_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_LessThan_32Sx10S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_LessThan_32Sx10S_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_32Sx10S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_32Sx10S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_32Sx10S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_32Sx10S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_32Sx10S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_32Sx10S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_LessThan_32Sx10S_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_LessThan_32Sx10S_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_LessThan_32Sx10S_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_32Sx10S_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_LessThan_32Sx10S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_LessThan_32Sx10S_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_32Sx10S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_32Sx10S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_32Sx10S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_32Sx10S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_32Sx10S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_32Sx10S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_LessThan_32Sx10S_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_LessThan_32Sx10S_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_5Sx1U_5S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx1U_5S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_5Sx1U_5S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_5Sx1U_5S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx1U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx1U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx1U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx1U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx1U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx1U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_5Sx1U_5S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_5Sx1U_5S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_5Sx1U_5S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx1U_5S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_5Sx1U_5S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_5Sx1U_5S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx1U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx1U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx1U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx1U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx1U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx1U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_5Sx1U_5S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_5Sx1U_5S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux1U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux1U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux1U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux1U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux1U_4U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux1U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux1U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux1U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux1U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux1U_4U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Sx5S_11S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx5S_11S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Sx5S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Sx5S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx5S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx5S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx5S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx5S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx5S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx5S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Sx5S_11S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Sx5S_11S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Sx5S_11S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx5S_11S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Sx5S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Sx5S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx5S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx5S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx5S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx5S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx5S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx5S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Sx5S_11S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Sx5S_11S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_5Sx4U_5S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx4U_5S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_5Sx4U_5S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_5Sx4U_5S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx4U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx4U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx4U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx4U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx4U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx4U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_5Sx4U_5S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_5Sx4U_5S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_5Sx4U_5S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx4U_5S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_5Sx4U_5S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_5Sx4U_5S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx4U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx4U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx4U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx4U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx4U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx4U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_5Sx4U_5S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_5Sx4U_5S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux5S_11S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux5S_11S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux5S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux5S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux5S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux5S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux5S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux5S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux5S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux5S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux5S_11S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux5S_11S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux5S_11S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux5S_11S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux5S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux5S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux5S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux5S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux5S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux5S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux5S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux5S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux5S_11S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux5S_11S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux4U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux4U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux4U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux4U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux4U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux4U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux4U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux4U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux4U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux4U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux4U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux4U_4U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux4U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux4U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux4U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux4U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux4U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux4U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux4U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux4U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux4U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux4U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux4U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux4U_4U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Sx2S_11S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx2S_11S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Sx2S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Sx2S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx2S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx2S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx2S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx2S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx2S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx2S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Sx2S_11S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Sx2S_11S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Sx2S_11S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx2S_11S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Sx2S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Sx2S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx2S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx2S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx2S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx2S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx2S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx2S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Sx2S_11S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Sx2S_11S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Sx1U_3S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx1U_3S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Sx1U_3S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Sx1U_3S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx1U_3S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx1U_3S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx1U_3S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx1U_3S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx1U_3S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx1U_3S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Sx1U_3S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Sx1U_3S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Sx1U_3S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx1U_3S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Sx1U_3S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Sx1U_3S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx1U_3S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx1U_3S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx1U_3S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx1U_3S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx1U_3S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx1U_3S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Sx1U_3S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Sx1U_3S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_13Sx10S_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10S_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_13Sx10S_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_13Sx10S_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_13Sx10S_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_13Sx10S_13S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_13Sx10S_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10S_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_13Sx10S_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_13Sx10S_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_13Sx10S_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_13Sx10S_13S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Sx3S_11S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx3S_11S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Sx3S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Sx3S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx3S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx3S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx3S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx3S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx3S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx3S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Sx3S_11S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Sx3S_11S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Sx3S_11S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx3S_11S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Sx3S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Sx3S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx3S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx3S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx3S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx3S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Sx3S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Sx3S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Sx3S_11S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Sx3S_11S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_13Sx9U_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx9U_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_13Sx9U_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_13Sx9U_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx9U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx9U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx9U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx9U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx9U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx9U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_13Sx9U_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_13Sx9U_13S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_13Sx9U_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx9U_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_13Sx9U_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_13Sx9U_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx9U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx9U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx9U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx9U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_13Sx9U_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_13Sx9U_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_13Sx9U_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_13Sx9U_13S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_5Sx2U_5S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx2U_5S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_5Sx2U_5S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_5Sx2U_5S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_5Sx2U_5S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_5Sx2U_5S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_5Sx2U_5S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx2U_5S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_5Sx2U_5S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_5Sx2U_5S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_5Sx2U_5S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_5Sx2U_5S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Sx2U_4S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx2U_4S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Sx2U_4S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Sx2U_4S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Sx2U_4S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Sx2U_4S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Sx2U_4S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx2U_4S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Sx2U_4S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Sx2U_4S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Sx2U_4S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Sx2U_4S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux10S_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux10S_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux10S_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux10S_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux10S_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux10S_13S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux10S_13S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux10S_13S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux10S_13S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux10S_13S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux10S_13S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux10S_13S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux10S_13S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux10S_13S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux3S_11S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux3S_11S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux3S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux3S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux3S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux3S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux3S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux3S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux3S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux3S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux3S_11S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux3S_11S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux3S_11S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux3S_11S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux3S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux3S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux3S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux3S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux3S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux3S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux3S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux3S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux3S_11S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux3S_11S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux2S_11S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2S_11S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux2S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux2S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux2S_11S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux2S_11S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux2S_11S_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2S_11S_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux2S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux2S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux2S_11S_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux2S_11S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux9U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux9U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux9U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux9U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux9U_12U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux9U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux9U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux9U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux9U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux9U_12U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux4U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux4U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux4U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux4U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux4U_12U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux4U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux4U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux4U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux4U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux4U_12U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux2U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux2U_4U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux2U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux2U_4U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_2Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_2Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_2Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_2Ux2U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_2Ux2U_4U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_2Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_2Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_2Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_2Ux2U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_2Ux2U_4U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_1U_20_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_1U_20_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_1U_20_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_1U_20_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_1U_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_1U_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_1U_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_1U_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_1U_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_1U_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_1U_20_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_1U_20_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_1U_20_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_1U_20_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_1U_20_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_1U_20_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_1U_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_1U_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_1U_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_1U_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_1U_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_1U_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_1U_20_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_1U_20_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_6U_19_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_6U_19_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_6U_19_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_6U_19_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_6U_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_6U_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_6U_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_6U_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_6U_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_6U_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_6U_19_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_6U_19_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_6U_19_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_6U_19_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_6U_19_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_6U_19_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_6U_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_6U_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_6U_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_6U_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_6U_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_6U_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_6U_19_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_6U_19_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_4096U_17_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4096U_17_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_4096U_17_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_4096U_17_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4096U_17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4096U_17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4096U_17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4096U_17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4096U_17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4096U_17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_4096U_17_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_4096U_17_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_4096U_17_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4096U_17_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_4096U_17_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_4096U_17_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4096U_17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4096U_17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4096U_17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4096U_17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4096U_17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4096U_17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_4096U_17_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_4096U_17_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_2048U_15_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2048U_15_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_2048U_15_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_2048U_15_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2048U_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2048U_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2048U_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2048U_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2048U_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2048U_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_2048U_15_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_2048U_15_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_2048U_15_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2048U_15_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_2048U_15_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_2048U_15_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2048U_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2048U_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2048U_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2048U_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2048U_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2048U_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_2048U_15_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_2048U_15_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_1024U_14_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_1024U_14_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_1024U_14_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_1024U_14_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_1024U_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_1024U_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_1024U_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_1024U_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_1024U_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_1024U_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_1024U_14_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_1024U_14_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_1024U_14_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_1024U_14_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_1024U_14_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_1024U_14_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_1024U_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_1024U_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_1024U_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_1024U_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_1024U_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_1024U_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_1024U_14_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_1024U_14_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_64U_13_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_64U_13_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_64U_13_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_64U_13_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_64U_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_64U_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_64U_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_64U_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_64U_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_64U_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_64U_13_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_64U_13_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_64U_13_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_64U_13_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_64U_13_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_64U_13_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_64U_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_64U_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_64U_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_64U_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_64U_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_64U_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_64U_13_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_64U_13_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_16U_12_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_16U_12_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_16U_12_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_16U_12_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_16U_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_16U_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_16U_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_16U_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_16U_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_16U_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_16U_12_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_16U_12_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_16U_12_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_16U_12_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_16U_12_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_16U_12_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_16U_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_16U_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_16U_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_16U_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_16U_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_16U_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_16U_12_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_16U_12_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_8U_11_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_8U_11_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_8U_11_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_8U_11_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_8U_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_8U_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_8U_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_8U_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_8U_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_8U_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_8U_11_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_8U_11_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_8U_11_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_8U_11_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_8U_11_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_8U_11_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_8U_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_8U_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_8U_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_8U_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_8U_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_8U_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_8U_11_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_8U_11_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_4U_10_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4U_10_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_4U_10_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_4U_10_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_4U_10_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_4U_10_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_4U_10_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4U_10_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_4U_10_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_4U_10_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_4U_10_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_4U_10_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_2U_9_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2U_9_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_2U_9_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_2U_9_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_2U_9_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_2U_9_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_2U_9_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2U_9_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_2U_9_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_2U_9_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_2U_9_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_2U_9_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.

