// Seed: 4036024252
module module_0 (
    input tri1 id_0,
    input wor  id_1
    , id_3
);
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_10 = 32'd26,
    parameter id_6  = 32'd86
) (
    input tri0 id_0,
    output tri id_1,
    output tri1 id_2,
    output supply1 id_3,
    output uwire id_4,
    input tri0 id_5,
    input wor _id_6,
    input tri id_7,
    output wire id_8,
    output tri0 id_9,
    input tri1 _id_10
);
  always @(posedge 1'b0 or id_5) begin
    assign id_1[id_10[1 : id_6]] = 1;
  end
  module_0(
      id_0, id_5
  );
endmodule
