static inline void F_1 ( T_1 V_1 )\r\n{\r\nif ( V_2 . V_3 ) {\r\nF_2 ( & V_2 . V_4 ) ;\r\nF_3 ( V_1 | V_5 , V_2 . V_6 ) ;\r\n}\r\nF_3 ( V_1 , V_2 . V_6 ) ;\r\n}\r\nstatic inline void F_4 ( T_1 V_7 , T_1 V_8 )\r\n{\r\nF_3 ( V_7 , V_2 . V_6 + 0x80 + V_8 ) ;\r\n}\r\nstatic inline T_2 F_5 ( void )\r\n{\r\nreturn F_6 ( V_2 . V_6 + 0x04 ) ;\r\n}\r\nstatic inline T_2 F_7 ( T_1 V_8 )\r\n{\r\nreturn F_8 ( V_2 . V_6 + V_9 + V_8 ) ;\r\n}\r\nstatic inline T_1 F_9 ( T_1 V_8 )\r\n{\r\nreturn F_10 ( V_2 . V_6 + V_9 + V_8 ) ;\r\n}\r\nstatic inline int F_11 ( void )\r\n{\r\nT_1 V_10 = F_5 () ;\r\nT_1 V_11 = 100000 ;\r\nwhile ( ( V_10 & F_12 ( 0 ) ) && -- V_11 ) {\r\nF_13 ( 1 ) ;\r\nV_10 = F_5 () ;\r\n}\r\nif ( V_10 & F_12 ( 0 ) ) {\r\nF_14 ( & V_2 . V_12 -> V_13 , L_1 ) ;\r\nreturn - V_14 ;\r\n}\r\nif ( V_10 & F_12 ( 1 ) )\r\nreturn - V_15 ;\r\nreturn 0 ;\r\n}\r\nstatic inline int F_15 ( void )\r\n{\r\nint V_10 ;\r\nif ( ! F_16 ( & V_2 . V_4 , 3 * V_16 ) ) {\r\nstruct V_17 * V_13 = & V_2 . V_12 -> V_13 ;\r\nF_14 ( V_13 , L_2 ) ;\r\nreturn - V_14 ;\r\n}\r\nV_10 = F_5 () ;\r\nif ( V_10 & F_12 ( 1 ) )\r\nreturn - V_15 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_17 ( void )\r\n{\r\nreturn V_2 . V_3 ? F_15 () : F_11 () ;\r\n}\r\nstatic int F_18 ( T_3 * V_18 , T_2 * V_7 , T_1 V_19 , T_1 V_20 , T_1 V_21 )\r\n{\r\nint V_22 ;\r\nT_1 V_8 = 0 ;\r\nint V_23 ;\r\nT_2 V_24 [ V_25 ] ;\r\nT_1 * V_26 = ( T_1 * ) & V_24 ;\r\nmemset ( V_24 , 0 , sizeof( V_24 ) ) ;\r\nF_19 ( & V_27 ) ;\r\nif ( V_2 . V_12 == NULL ) {\r\nF_20 ( & V_27 ) ;\r\nreturn - V_28 ;\r\n}\r\nfor ( V_22 = 0 ; V_22 < V_19 ; V_22 ++ , V_8 += 2 ) {\r\nV_24 [ V_8 ] = V_18 [ V_22 ] ;\r\nV_24 [ V_8 + 1 ] = V_18 [ V_22 ] >> 8 ;\r\n}\r\nif ( V_21 == V_29 ) {\r\nfor ( V_22 = 0 , V_8 = 0 ; V_22 < V_19 ; V_22 ++ , V_8 += 4 )\r\nF_4 ( V_26 [ V_22 ] , V_8 ) ;\r\nF_1 ( ( V_19 * 2 ) << 16 | V_21 << 12 | 0 << 8 | V_20 ) ;\r\n} else if ( V_21 == V_30 ) {\r\nfor ( V_22 = 0 ; V_22 < V_19 ; V_22 ++ , V_8 += 1 )\r\nV_24 [ V_8 ] = V_7 [ V_22 ] ;\r\nfor ( V_22 = 0 , V_8 = 0 ; V_22 < V_19 ; V_22 ++ , V_8 += 4 )\r\nF_4 ( V_26 [ V_22 ] , V_8 ) ;\r\nF_1 ( ( V_19 * 3 ) << 16 | V_21 << 12 | 0 << 8 | V_20 ) ;\r\n} else if ( V_21 == V_31 ) {\r\nV_24 [ V_8 ] = V_7 [ 0 ] ;\r\nV_24 [ V_8 + 1 ] = V_7 [ 1 ] ;\r\nF_4 ( V_26 [ 0 ] , 0 ) ;\r\nF_1 ( 4 << 16 | V_21 << 12 | 0 << 8 | V_20 ) ;\r\n}\r\nV_23 = F_17 () ;\r\nif ( ! V_23 && V_21 == V_29 ) {\r\nF_21 ( V_24 , V_2 . V_6 + 0x90 , 16 ) ;\r\nfor ( V_22 = 0 ; V_22 < V_19 ; V_22 ++ )\r\nV_7 [ V_22 ] = F_7 ( V_22 ) ;\r\n}\r\nF_20 ( & V_27 ) ;\r\nreturn V_23 ;\r\n}\r\nint F_22 ( T_3 V_18 , T_2 * V_7 )\r\n{\r\nreturn F_18 ( & V_18 , V_7 , 1 , V_32 , V_29 ) ;\r\n}\r\nint F_23 ( T_3 V_18 , T_3 * V_7 )\r\n{\r\nT_3 V_33 [ 2 ] = { V_18 , V_18 + 1 } ;\r\nreturn F_18 ( V_33 , ( T_2 * ) V_7 , 2 , V_32 , V_29 ) ;\r\n}\r\nint F_24 ( T_3 V_18 , T_1 * V_7 )\r\n{\r\nT_3 V_33 [ 4 ] = { V_18 , V_18 + 1 , V_18 + 2 , V_18 + 3 } ;\r\nreturn F_18 ( V_33 , ( T_2 * ) V_7 , 4 , V_32 , V_29 ) ;\r\n}\r\nint F_25 ( T_3 V_18 , T_2 V_7 )\r\n{\r\nreturn F_18 ( & V_18 , & V_7 , 1 , V_32 , V_30 ) ;\r\n}\r\nint F_26 ( T_3 V_18 , T_3 V_7 )\r\n{\r\nT_3 V_33 [ 2 ] = { V_18 , V_18 + 1 } ;\r\nreturn F_18 ( V_33 , ( T_2 * ) & V_7 , 2 , V_32 , V_30 ) ;\r\n}\r\nint F_27 ( T_3 V_18 , T_1 V_7 )\r\n{\r\nT_3 V_33 [ 4 ] = { V_18 , V_18 + 1 , V_18 + 2 , V_18 + 3 } ;\r\nreturn F_18 ( V_33 , ( T_2 * ) & V_7 , 4 , V_32 , V_30 ) ;\r\n}\r\nint F_28 ( T_3 * V_18 , T_2 * V_7 , int V_34 )\r\n{\r\nreturn F_18 ( V_18 , V_7 , V_34 , V_32 , V_29 ) ;\r\n}\r\nint F_29 ( T_3 * V_18 , T_2 * V_7 , int V_34 )\r\n{\r\nreturn F_18 ( V_18 , V_7 , V_34 , V_32 , V_30 ) ;\r\n}\r\nint F_30 ( T_3 V_18 , T_2 V_35 , T_2 V_36 )\r\n{\r\nT_2 V_7 [ 2 ] = { V_35 , V_36 } ;\r\nreturn F_18 ( & V_18 , V_7 , 1 , V_32 , V_31 ) ;\r\n}\r\nint F_31 ( int V_1 , int V_37 )\r\n{\r\nint V_23 ;\r\nF_19 ( & V_27 ) ;\r\nif ( V_2 . V_12 == NULL ) {\r\nF_20 ( & V_27 ) ;\r\nreturn - V_28 ;\r\n}\r\nF_1 ( V_37 << 12 | V_1 ) ;\r\nV_23 = F_17 () ;\r\nF_20 ( & V_27 ) ;\r\nreturn V_23 ;\r\n}\r\nint F_32 ( int V_1 , int V_37 , T_1 * V_38 , int V_39 ,\r\nT_1 * V_40 , int V_41 )\r\n{\r\nint V_42 , V_23 ;\r\nF_19 ( & V_27 ) ;\r\nif ( V_2 . V_12 == NULL ) {\r\nF_20 ( & V_27 ) ;\r\nreturn - V_28 ;\r\n}\r\nfor ( V_42 = 0 ; V_42 < V_39 ; V_42 ++ )\r\nF_4 ( * V_38 ++ , 4 * V_42 ) ;\r\nF_1 ( ( V_39 << 16 ) | ( V_37 << 12 ) | V_1 ) ;\r\nV_23 = F_17 () ;\r\nif ( ! V_23 ) {\r\nfor ( V_42 = 0 ; V_42 < V_41 ; V_42 ++ )\r\n* V_40 ++ = F_9 ( 4 * V_42 ) ;\r\n}\r\nF_20 ( & V_27 ) ;\r\nreturn V_23 ;\r\n}\r\nint F_33 ( T_1 V_18 , T_1 * V_7 )\r\n{\r\nT_1 V_1 = 0 ;\r\nF_19 ( & V_27 ) ;\r\nif ( V_2 . V_12 == NULL ) {\r\nF_20 ( & V_27 ) ;\r\nreturn - V_28 ;\r\n}\r\nV_1 = ( V_18 >> 24 ) & 0xFF ;\r\nif ( V_1 == V_43 ) {\r\nF_3 ( V_18 , V_2 . V_44 + V_45 ) ;\r\nF_34 ( 1 ) ;\r\n* V_7 = F_10 ( V_2 . V_44 + V_46 ) ;\r\n} else if ( V_1 == V_47 ) {\r\nF_3 ( * V_7 , V_2 . V_44 + V_46 ) ;\r\nF_34 ( 1 ) ;\r\nF_3 ( V_18 , V_2 . V_44 + V_45 ) ;\r\n} else {\r\nF_14 ( & V_2 . V_12 -> V_13 ,\r\nL_3 , V_1 ) ;\r\nF_20 ( & V_27 ) ;\r\nreturn - V_15 ;\r\n}\r\nF_20 ( & V_27 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_4 F_35 ( int V_48 , void * V_49 )\r\n{\r\nif ( V_2 . V_3 )\r\nF_36 ( & V_2 . V_4 ) ;\r\nreturn V_50 ;\r\n}\r\nstatic int F_37 ( struct V_51 * V_13 , const struct V_52 * V_21 )\r\n{\r\nint V_23 ;\r\nstruct V_53 * V_54 ;\r\nT_5 V_55 ;\r\nif ( V_2 . V_12 )\r\nreturn - V_56 ;\r\nV_54 = (struct V_53 * ) V_21 -> V_57 ;\r\nV_2 . V_12 = F_38 ( V_13 ) ;\r\nV_2 . V_3 = V_54 -> V_3 ;\r\nV_23 = F_39 ( V_13 ) ;\r\nif ( V_23 )\r\nreturn V_23 ;\r\nV_23 = F_40 ( V_13 , L_4 ) ;\r\nif ( V_23 )\r\nreturn V_23 ;\r\nV_55 = F_41 ( V_13 , 0 ) ;\r\nif ( ! V_55 )\r\nreturn - V_58 ;\r\nF_42 ( & V_2 . V_4 ) ;\r\nif ( F_43 ( V_13 -> V_48 , F_35 , 0 , L_4 , & V_2 ) )\r\nreturn - V_56 ;\r\nV_2 . V_6 = F_44 ( V_55 , F_45 ( V_13 , 0 ) ) ;\r\nif ( ! V_2 . V_6 )\r\nreturn - V_58 ;\r\nV_2 . V_44 = F_44 ( V_54 -> V_44 , V_54 -> V_59 ) ;\r\nif ( ! V_2 . V_44 ) {\r\nF_46 ( V_2 . V_6 ) ;\r\nreturn - V_58 ;\r\n}\r\nF_47 () ;\r\nreturn 0 ;\r\n}\r\nstatic void F_48 ( struct V_51 * V_12 )\r\n{\r\nF_49 ( V_12 -> V_48 , & V_2 ) ;\r\nF_50 ( V_12 ) ;\r\nF_51 ( V_2 . V_12 ) ;\r\nF_46 ( V_2 . V_6 ) ;\r\nF_46 ( V_2 . V_44 ) ;\r\nV_2 . V_12 = NULL ;\r\nF_52 () ;\r\n}\r\nstatic int T_6 F_53 ( void )\r\n{\r\nint V_60 ;\r\nV_60 = F_54 () ;\r\nif ( V_60 == 0 )\r\nreturn - V_28 ;\r\nreturn F_55 ( & V_61 ) ;\r\n}\r\nstatic void T_7 F_56 ( void )\r\n{\r\nF_57 ( & V_61 ) ;\r\n}
