// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_fdY_H__
#define __predict_ensemble_fdY_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_fdY_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_fdY_ram) {
        ram[0] = "0b00111111000001001111001010111111";
        ram[1] = "0b00111111011101110011011111111100";
        ram[2] = "0b00111101110011011100010111010110";
        ram[3] = "0b00111111000000001010100100100110";
        ram[4] = "0b00111101101001011011111100100111";
        ram[5] = "0b00111110100011100100100100001010";
        ram[6] = "0b00111110000000010101111111001100";
        ram[7] = "0b00111110111111011001100101000110";
        ram[8] = "0b00111111001001111001100110000000";
        ram[9] = "0b00111100101101010011110101100100";
        ram[10] = "0b00111110100011011010111000111110";
        ram[11] = "0b10111101101000011111010100111000";
        ram[12] = "0b00111110111110000110111100100110";
        ram[13] = "0b00111111011101001110100111110111";
        ram[14] = "0b00111101110100110000000111101011";
        ram[15] = "0b00111111010101000000100110110011";
        ram[16] = "0b00111101100000111101010001101011";
        ram[17] = "0b00111101110001111011110000111100";
        ram[18] = "0b00111111011110101011111000111000";
        ram[19] = "0b00111111001010101100011100100010";
        ram[20] = "0b10111101101011001111100011010111";
        ram[21] = "0b00111110110110110101111010110111";
        ram[22] = "0b00111111000000000100000111001100";
        ram[23] = "0b00111110000001000000100010010110";
        ram[24] = "0b00111110110111101110011001110101";
        ram[25] = "0b00111111001000101101101000010010";
        ram[26] = "0b00111101100100111111111100100110";
        ram[27] = "0b00111111000010000100100110101010";
        ram[28] = "0b10111101101001111010111010011011";
        ram[29] = "0b00111111010011101011000111000100";
        ram[30] = "0b00111110000110000010110010110010";
        ram[31] = "0b00111110111000110100000010010010";
        ram[32] = "0b00111111000010001101000111001000";
        ram[33] = "0b00111101100111111000110110110101";
        ram[34] = "0b00111110100100110010001000101001";
        ram[35] = "0b00111111000110010000010000001100";
        ram[36] = "0b00111111000100010011110100110010";
        ram[37] = "0b00111110001011010010011111000100";
        ram[38] = "0b00111110110000010101010000100010";
        ram[39] = "0b00111110111011010111001110101000";
        ram[40] = "0b10111101101111010001000000101100";
        ram[41] = "0b10111101110101001111010110010000";
        ram[42] = "0b00111101011010010001010000101011";
        ram[43] = "0b10111110100101101110101000100001";
        ram[44] = "0b00111111011101100000101010110111";
        ram[45] = "0b00111101010101100101110000101101";
        ram[46] = "0b00111110111011100110111001100101";
        ram[47] = "0b00111101110001000111011101111001";
        ram[48] = "0b00111111001110110010000010111000";
        ram[49] = "0b00111111000101011001111100011011";
        ram[50] = "0b00111111000011010011110100100001";
        ram[51] = "0b00111111010011111001101010101110";
        ram[52] = "0b00111111011011101000100000010110";
        ram[53] = "0b00111110000011110010011110111011";
        ram[54] = "0b00111110100000100101101001101000";
        ram[55] = "0b00111110100010100110110011100011";
        ram[56] = "0b10111101111000011000101011001010";
        ram[57] = "0b00111110111011111010001101010101";
        ram[58] = "0b00111110101011110011000010000011";
        ram[59] = "0b10111100101100010111100010110011";
        ram[60] = "0b10111110000001110100111011101100";
        ram[61] = "0b00111110100110111011111001000100";
        ram[62] = "0b00111111001100010101111110111011";
        ram[63] = "0b00111111010001001100110110010110";
        ram[64] = "0b00111111010000010001010001011110";
        ram[65] = "0b00111111000100001111110000011110";
        ram[66] = "0b10111101001011000011111010111000";
        ram[67] = "0b00111110001111010011100010001011";
        ram[68] = "0b00111100100111111111100100101111";
        ram[69] = "0b10111101110010000100000011100001";
        ram[70] = "0b00111100000011101110011010111000";
        ram[71] = "0b00111111011001101110100101010111";
        ram[72] = "0b10111101010101110101110000000111";
        ram[73] = "0b00111101111110001001001001101000";
        ram[74] = "0b00111111000110001010111011111011";
        ram[75] = "0b10111100110110011101011101110111";
        ram[76] = "0b00111101101000001111011001101010";
        ram[77] = "0b00111110100010000100100110101010";
        ram[78] = "0b00111011111100101011111011001111";
        ram[79] = "0b00111100011101011101011110001000";
        ram[80] = "0b00111101001110010001001011011100";
        ram[81] = "0b00111101100110110100101010101001";
        ram[82] = "0b10111101001110010011100010011011";
        ram[83] = "0b10111110010101110101101011111011";
        ram[84] = "0b00111111011000111001010100011100";
        ram[85] = "0b00111111010001110110100001101010";
        ram[86] = "0b00111111001001011101000101110000";
        ram[87] = "0b10111101100111011011100110000100";
        ram[88] = "0b00111110110011101110001100101110";
        ram[89] = "0b00111111001010110110111111010010";
        ram[90] = "0b10111100101011111000001101111011";
        ram[91] = "0b00111110101111011000111011001001";
        ram[92] = "0b00111101100011011010011111110100";
        ram[93] = "0b00111101110110101000110001011000";
        ram[94] = "0b00111111000001000011100100000100";
        ram[95] = "0b00111110010110001000101010001011";
        ram[96] = "0b00111110110100101001110111000111";
        ram[97] = "0b10111011001110000100100110001000";
        ram[98] = "0b00111110100101000111010101100000";
        ram[99] = "0b00111001001010111111011101101010";
        ram[100] = "0b10111101000111000010000010010010";
        ram[101] = "0b10111101011110001011100010101110";
        ram[102] = "0b00111011101110001010010111001110";
        ram[103] = "0b00111110000000011101111011110000";
        ram[104] = "0b00111100010010001101100111111001";
        ram[105] = "0b00111111011010010101101000111010";
        ram[106] = "0b00111110111000001011000011010001";
        ram[107] = "0b00111101001010101011011010001101";
        ram[108] = "0b10111100010101000000101010101111";
        ram[109] = "0b00111110111100000001110010110100";
        ram[110] = "0b00111111001110101101000111110010";
        ram[111] = "0b00111101001100000001101110000110";
        ram[112] = "0b10111101101001111001101010101110";
        ram[113] = "0b10111101100101110001000000000010";
        ram[114] = "0b00111111000011110011110101111101";
        ram[115] = "0b00111110101101010001101001100101";
        ram[116] = "0b00111110111110100001001011111001";
        ram[117] = "0b10111101010100101000011010110110";
        ram[118] = "0b10111101110000100011011111001110";
        ram[119] = "0b10111101001011011011111001111111";
        ram[120] = "0b10111100000011100111000101000111";
        ram[121] = "0b00111101011010101010101100000100";
        ram[122] = "0b00111111000111000111111111011100";
        ram[123] = "0b00111111001001000110011001101111";
        ram[124] = "0b00111111001111111110111010100010";
        ram[125] = "0b00111101010111101111100001001000";
        ram[126] = "0b00111111010011011111110001001100";
        ram[127] = "0b00111110100100110010110101101111";
        ram[128] = "0b10111101010111110110111111010010";
        ram[129] = "0b00111101000100100110111010011000";
        ram[130] = "0b10111011110000111000011011010011";
        ram[131] = "0b00111101111001100101100101001011";
        ram[132] = "0b00111100100100101101100110001100";
        ram[133] = "0b00111100001100010100101010010000";
        ram[134] = "0b00111111010010000100101100001010";
        ram[135] = "0b10111100100111101111110110000111";
        ram[136] = "0b10111101101111000111111101111000";
        ram[137] = "0b00111111001000110011001010001011";
        ram[138] = "0b00111101011100111000101101001000";
        ram[139] = "0b10111101001111001100010010101100";
        ram[140] = "0b00111110111011011000010001001101";
        ram[141] = "0b00111110111100000011001000010010";
        ram[142] = "0b00111110111100110001000101100010";
        ram[143] = "0b10111100111010000010010100011000";
        ram[144] = "0b10111100001011001100000010111110";
        ram[145] = "0b00111101010000001110100011001001";
        ram[146] = "0b10111101011100111101101011111001";
        ram[147] = "0b00111101001101010101011110011011";
        ram[148] = "0b10111011000010010011101101111110";
        ram[149] = "0b00111111001110001001011110010110";
        ram[150] = "0b10111101100110011010101011100111";
        ram[151] = "0b00111111000000001010011111010110";
        ram[152] = "0b00111101010100001001101011101101";
        ram[153] = "0b10111100011111110110100100000001";
        ram[154] = "0b00111101001100011010001110110001";
        ram[155] = "0b00111110111100010000010111000000";
        ram[156] = "0b10111101100101101011000000010000";
        ram[157] = "0b00111110101000011000110110101100";
        ram[158] = "0b00111110100010110001011110001011";
        ram[159] = "0b00111111010100000000000000000000";
        ram[160] = "0b10111101001000111101111101101110";
        ram[161] = "0b10111100000100101000000101110111";
        ram[162] = "0b00111110111001101100100010010011";
        ram[163] = "0b00111110100101110011110001110001";
        ram[164] = "0b00111110100100001010010001011101";
        ram[165] = "0b00111101100001001101000100100000";
        ram[166] = "0b00111100111010100000101110100010";
        ram[167] = "0b00111110010111101111000010101110";
        ram[168] = "0b00111110110001010000111010111011";
        ram[169] = "0b10111101001011000011010101001000";
        ram[170] = "0b00111100100110010000011011001101";
        ram[171] = "0b00111101110000010001101110100100";
        ram[172] = "0b00111110100100010100110111111001";
        ram[173] = "0b00111100100001000000001110011011";
        ram[174] = "0b00111110111001000110111010110001";
        ram[175] = "0b10111100000110110110001011000111";
        ram[176] = "0b00111100111011001111010000011111";
        ram[177] = "0b10111101001111101111110100000000";
        ram[178] = "0b10111011110001000110000011101110";
        for (unsigned i = 179; i < 195 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_fdY) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_fdY_ram* meminst;


SC_CTOR(predict_ensemble_fdY) {
meminst = new predict_ensemble_fdY_ram("predict_ensemble_fdY_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_fdY() {
    delete meminst;
}


};//endmodule
#endif
