$date
	Sat Oct 22 19:50:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#538394
b1 &
b1 %
1$
b1 !
1"
#538395
0"
#538398
1#
#538402
b0 &
b0 %
0#
0$
#1525896
b11101 !
1"
#1525898
b11101 &
b11101 %
1$
#1525899
0"
#1525902
b1011000 &
b1011000 %
#1525906
b101100 &
b101100 %
#1525910
b10110 &
b10110 %
#1525914
b1011 &
b1011 %
#1525918
b100010 &
b100010 %
#1525922
b10001 &
b10001 %
#1525926
b110100 &
b110100 %
#1525930
b11010 &
b11010 %
#1525934
b1101 &
b1101 %
#1525938
b101000 &
b101000 %
#1525942
b10100 &
b10100 %
#1525946
b1010 &
b1010 %
#1525950
b101 &
b101 %
#1525954
b10000 &
b10000 %
#1525958
b1000 &
b1000 %
#1525962
b100 &
b100 %
#1525966
b10 &
b10 %
#1525970
b1 &
b1 %
1#
#1525974
b0 &
0#
b0 %
0$
#2616678
b10000 &
b10000 %
1$
b10000 !
1"
#2616679
0"
#2616682
b1000 &
b1000 %
#2616686
b100 &
b100 %
#2616690
b10 &
b10 %
#2616694
b1 &
1#
b1 %
#2616698
b0 &
b0 %
0#
0$
#4500012
