--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1505 paths analyzed, 109 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.777ns.
--------------------------------------------------------------------------------
Slack:                  13.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_6 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.650ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.599 - 0.691)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_6 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.CQ      Tcko                  0.525   M_b_q[7]
                                                       M_b_q_6
    SLICE_X14Y43.C5      net (fanout=3)        1.969   M_b_q[6]
    SLICE_X14Y43.COUT    Topcyc                0.325   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.AMUX    Tcina                 0.210   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.C1      net (fanout=2)        1.271   M_add_out[12]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.650ns (2.042ns logic, 4.608ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  13.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_5 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.509ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.295 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_5 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.BQ      Tcko                  0.525   M_a_q[7]
                                                       M_a_q_5
    SLICE_X14Y43.B3      net (fanout=12)       1.705   M_a_q[5]
    SLICE_X14Y43.COUT    Topcyb                0.448   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.AMUX    Tcina                 0.210   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.C1      net (fanout=2)        1.271   M_add_out[12]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.509ns (2.165ns logic, 4.344ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  13.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_4 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.344ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.599 - 0.691)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_4 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.AQ      Tcko                  0.525   M_b_q[7]
                                                       M_b_q_4
    SLICE_X14Y43.A4      net (fanout=15)       1.516   M_b_q[4]
    SLICE_X14Y43.COUT    Topcya                0.472   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.AMUX    Tcina                 0.210   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.C1      net (fanout=2)        1.271   M_add_out[12]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (2.189ns logic, 4.155ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  13.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_6 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.388ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.295 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_6 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.CQ      Tcko                  0.525   M_a_q[7]
                                                       M_a_q_6
    SLICE_X14Y43.C2      net (fanout=11)       1.707   M_a_q[6]
    SLICE_X14Y43.COUT    Topcyc                0.325   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.AMUX    Tcina                 0.210   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.C1      net (fanout=2)        1.271   M_add_out[12]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.388ns (2.042ns logic, 4.346ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  13.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_7 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.261ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.295 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_7 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.DQ      Tcko                  0.525   M_a_q[7]
                                                       M_a_q_7
    SLICE_X14Y43.D2      net (fanout=12)       1.615   M_a_q[7]
    SLICE_X14Y43.COUT    Topcyd                0.290   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.AMUX    Tcina                 0.210   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.C1      net (fanout=2)        1.271   M_add_out[12]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.261ns (2.007ns logic, 4.254ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  13.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_2 (FF)
  Destination:          M_display_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.256ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.197 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_2 to M_display_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.CQ      Tcko                  0.525   M_a_q[3]
                                                       M_a_q_2
    SLICE_X20Y47.C2      net (fanout=12)       1.586   M_a_q[2]
    SLICE_X20Y47.C       Tilo                  0.255   M_a_q[7]
                                                       myAlu/Sh371
    SLICE_X17Y47.C5      net (fanout=2)        0.856   Sh37
    SLICE_X17Y47.C       Tilo                  0.259   Sh611
                                                       myAlu/Sh6111
    SLICE_X17Y46.D1      net (fanout=2)        0.721   Sh611
    SLICE_X17Y46.D       Tilo                  0.259   M_display_q[13]
                                                       M_display_d<13>4
    SLICE_X17Y46.C2      net (fanout=1)        1.422   M_display_d<13>4
    SLICE_X17Y46.CLK     Tas                   0.373   M_display_q[13]
                                                       M_display_d<13>7
                                                       M_display_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.256ns (1.671ns logic, 4.585ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  13.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_0 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.225ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_0 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.AQ      Tcko                  0.525   M_a_q[3]
                                                       M_a_q_0
    SLICE_X14Y42.A1      net (fanout=13)       1.280   M_a_q[0]
    SLICE_X14Y42.COUT    Topcya                0.495   myAlu/add/Maddsub_out_cy[3]
                                                       M_a_q[0]_rt
                                                       myAlu/add/Maddsub_out_cy<3>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[3]
    SLICE_X14Y43.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.AMUX    Tcina                 0.210   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.C1      net (fanout=2)        1.271   M_add_out[12]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.225ns (2.303ns logic, 3.922ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  13.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_1_2 (FF)
  Destination:          M_display_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.226ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.197 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_1_2 to M_display_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y45.BQ      Tcko                  0.430   M_b_q_1_3
                                                       M_b_q_1_2
    SLICE_X20Y47.C1      net (fanout=12)       1.651   M_b_q_1_2
    SLICE_X20Y47.C       Tilo                  0.255   M_a_q[7]
                                                       myAlu/Sh371
    SLICE_X17Y47.C5      net (fanout=2)        0.856   Sh37
    SLICE_X17Y47.C       Tilo                  0.259   Sh611
                                                       myAlu/Sh6111
    SLICE_X17Y46.D1      net (fanout=2)        0.721   Sh611
    SLICE_X17Y46.D       Tilo                  0.259   M_display_q[13]
                                                       M_display_d<13>4
    SLICE_X17Y46.C2      net (fanout=1)        1.422   M_display_d<13>4
    SLICE_X17Y46.CLK     Tas                   0.373   M_display_q[13]
                                                       M_display_d<13>7
                                                       M_display_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.226ns (1.576ns logic, 4.650ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  13.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_0 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.202ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_0 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.AQ      Tcko                  0.525   M_a_q[3]
                                                       M_a_q_0
    SLICE_X14Y42.A1      net (fanout=13)       1.280   M_a_q[0]
    SLICE_X14Y42.COUT    Topcya                0.472   myAlu/add/Maddsub_out_cy[3]
                                                       myAlu/add/Maddsub_out_lut<0>
                                                       myAlu/add/Maddsub_out_cy<3>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[3]
    SLICE_X14Y43.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.AMUX    Tcina                 0.210   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.C1      net (fanout=2)        1.271   M_add_out[12]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.202ns (2.280ns logic, 3.922ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  13.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_5 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.118ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.295 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_5 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.BQ      Tcko                  0.525   M_a_q[7]
                                                       M_a_q_5
    SLICE_X14Y43.BX      net (fanout=12)       1.565   M_a_q[5]
    SLICE_X14Y43.COUT    Tbxcy                 0.197   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.AMUX    Tcina                 0.210   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.C1      net (fanout=2)        1.271   M_add_out[12]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.118ns (1.914ns logic, 4.204ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  13.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_5 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.035ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.599 - 0.691)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_5 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.BQ      Tcko                  0.525   M_b_q[7]
                                                       M_b_q_5
    SLICE_X14Y43.B6      net (fanout=3)        1.231   M_b_q[5]
    SLICE_X14Y43.COUT    Topcyb                0.448   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.AMUX    Tcina                 0.210   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.C1      net (fanout=2)        1.271   M_add_out[12]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.035ns (2.165ns logic, 3.870ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  13.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_6 (FF)
  Destination:          M_display_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.980ns (Levels of Logic = 4)
  Clock Path Skew:      -0.090ns (0.601 - 0.691)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_6 to M_display_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.CQ      Tcko                  0.525   M_b_q[7]
                                                       M_b_q_6
    SLICE_X14Y43.C5      net (fanout=3)        1.969   M_b_q[6]
    SLICE_X14Y43.COUT    Topcyc                0.325   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.AMUX    Tcina                 0.210   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X15Y40.A4      net (fanout=2)        0.758   M_add_out[8]
    SLICE_X15Y40.A       Tilo                  0.259   M_display_d<8>7
                                                       M_display_d<8>8
    SLICE_X18Y46.A2      net (fanout=1)        1.582   M_display_d<8>8
    SLICE_X18Y46.CLK     Tas                   0.349   M_display_q[9]
                                                       M_display_d<8>9
                                                       M_display_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.980ns (1.668ns logic, 4.312ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  13.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_4 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.042ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.295 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_4 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.AQ      Tcko                  0.525   M_a_q[7]
                                                       M_a_q_4
    SLICE_X14Y43.A3      net (fanout=11)       1.214   M_a_q[4]
    SLICE_X14Y43.COUT    Topcya                0.472   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.AMUX    Tcina                 0.210   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.C1      net (fanout=2)        1.271   M_add_out[12]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.042ns (2.189ns logic, 3.853ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  13.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_1 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.011ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_1 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.BQ      Tcko                  0.525   M_a_q[3]
                                                       M_a_q_1
    SLICE_X14Y42.B6      net (fanout=12)       1.113   M_a_q[1]
    SLICE_X14Y42.COUT    Topcyb                0.448   myAlu/add/Maddsub_out_cy[3]
                                                       myAlu/add/Maddsub_out_lut<1>
                                                       myAlu/add/Maddsub_out_cy<3>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[3]
    SLICE_X14Y43.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.AMUX    Tcina                 0.210   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.C1      net (fanout=2)        1.271   M_add_out[12]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.011ns (2.256ns logic, 3.755ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  13.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_6 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.929ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (0.599 - 0.691)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_6 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.CQ      Tcko                  0.525   M_b_q[7]
                                                       M_b_q_6
    SLICE_X14Y43.C5      net (fanout=3)        1.969   M_b_q[6]
    SLICE_X14Y43.COUT    Topcyc                0.325   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.CMUX    Tcinc                 0.289   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X15Y42.C4      net (fanout=2)        0.565   M_add_out[10]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.929ns (2.030ns logic, 3.899ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  13.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_6 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.898ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (0.599 - 0.691)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_6 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.CQ      Tcko                  0.525   M_b_q[7]
                                                       M_b_q_6
    SLICE_X14Y43.C5      net (fanout=3)        1.969   M_b_q[6]
    SLICE_X14Y43.COUT    Topcyc                0.325   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.DMUX    Tcind                 0.289   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.A1      net (fanout=4)        1.241   M_add_out[15]
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (1.862ns logic, 4.036ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  13.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_6 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.955ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.295 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_6 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.CQ      Tcko                  0.525   M_a_q[7]
                                                       M_a_q_6
    SLICE_X14Y43.CX      net (fanout=11)       1.465   M_a_q[6]
    SLICE_X14Y43.COUT    Tcxcy                 0.134   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.AMUX    Tcina                 0.210   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.C1      net (fanout=2)        1.271   M_add_out[12]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.955ns (1.851ns logic, 4.104ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  14.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_6 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.869ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.599 - 0.691)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_6 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.CQ      Tcko                  0.525   M_b_q[7]
                                                       M_b_q_6
    SLICE_X14Y43.C5      net (fanout=3)        1.969   M_b_q[6]
    SLICE_X14Y43.DMUX    Topcd                 0.493   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X15Y42.B2      net (fanout=2)        0.757   M_add_out[7]
    SLICE_X15Y42.B       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>15
    SLICE_X15Y42.A6      net (fanout=1)        0.414   M_display_d<0>16
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.869ns (1.909ns logic, 3.960ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  14.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_0_1 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.946ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.295 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_0_1 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.AQ      Tcko                  0.476   M_b_q_0_2
                                                       M_b_q_0_1
    SLICE_X14Y42.A3      net (fanout=1)        1.073   M_b_q_0_1
    SLICE_X14Y42.COUT    Topcya                0.472   myAlu/add/Maddsub_out_cy[3]
                                                       myAlu/add/Maddsub_out_lut<0>
                                                       myAlu/add/Maddsub_out_cy<3>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[3]
    SLICE_X14Y43.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.AMUX    Tcina                 0.210   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.C1      net (fanout=2)        1.271   M_add_out[12]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.946ns (2.231ns logic, 3.715ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  14.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_4 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.915ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.295 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_4 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.AQ      Tcko                  0.525   M_a_q[7]
                                                       M_a_q_4
    SLICE_X14Y43.AX      net (fanout=11)       1.278   M_a_q[4]
    SLICE_X14Y43.COUT    Taxcy                 0.281   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.AMUX    Tcina                 0.210   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.C1      net (fanout=2)        1.271   M_add_out[12]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.915ns (1.998ns logic, 3.917ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  14.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_6 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.844ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (0.599 - 0.691)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_6 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.CQ      Tcko                  0.525   M_b_q[7]
                                                       M_b_q_6
    SLICE_X14Y43.C5      net (fanout=3)        1.969   M_b_q[6]
    SLICE_X14Y43.COUT    Topcyc                0.325   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.AMUX    Tcina                 0.210   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X15Y42.B5      net (fanout=2)        0.687   M_add_out[8]
    SLICE_X15Y42.B       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>15
    SLICE_X15Y42.A6      net (fanout=1)        0.414   M_display_d<0>16
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.844ns (1.951ns logic, 3.893ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  14.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_6 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.839ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (0.599 - 0.691)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_6 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.CQ      Tcko                  0.525   M_b_q[7]
                                                       M_b_q_6
    SLICE_X14Y43.C5      net (fanout=3)        1.969   M_b_q[6]
    SLICE_X14Y43.COUT    Topcyc                0.325   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.BMUX    Tcinb                 0.277   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X15Y42.B3      net (fanout=2)        0.615   M_add_out[9]
    SLICE_X15Y42.B       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>15
    SLICE_X15Y42.A6      net (fanout=1)        0.414   M_display_d<0>16
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.839ns (2.018ns logic, 3.821ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  14.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_6 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.811ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (0.599 - 0.691)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_6 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.CQ      Tcko                  0.525   M_b_q[7]
                                                       M_b_q_6
    SLICE_X14Y43.C5      net (fanout=3)        1.969   M_b_q[6]
    SLICE_X14Y43.COUT    Topcyc                0.325   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.DMUX    Tcind                 0.289   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X15Y42.C5      net (fanout=2)        0.447   M_add_out[11]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.811ns (2.030ns logic, 3.781ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  14.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_5 (FF)
  Destination:          M_display_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.839ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.297 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_5 to M_display_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.BQ      Tcko                  0.525   M_a_q[7]
                                                       M_a_q_5
    SLICE_X14Y43.B3      net (fanout=12)       1.705   M_a_q[5]
    SLICE_X14Y43.COUT    Topcyb                0.448   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.AMUX    Tcina                 0.210   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X15Y40.A4      net (fanout=2)        0.758   M_add_out[8]
    SLICE_X15Y40.A       Tilo                  0.259   M_display_d<8>7
                                                       M_display_d<8>8
    SLICE_X18Y46.A2      net (fanout=1)        1.582   M_display_d<8>8
    SLICE_X18Y46.CLK     Tas                   0.349   M_display_q[9]
                                                       M_display_d<8>9
                                                       M_display_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.839ns (1.791ns logic, 4.048ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  14.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_5 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.788ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.295 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_5 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.BQ      Tcko                  0.525   M_a_q[7]
                                                       M_a_q_5
    SLICE_X14Y43.B3      net (fanout=12)       1.705   M_a_q[5]
    SLICE_X14Y43.COUT    Topcyb                0.448   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.CMUX    Tcinc                 0.289   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X15Y42.C4      net (fanout=2)        0.565   M_add_out[10]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.788ns (2.153ns logic, 3.635ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  14.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          M_display_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.789ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.197 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to M_display_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.DQ      Tcko                  0.525   M_a_q[3]
                                                       M_a_q_3
    SLICE_X20Y47.C5      net (fanout=12)       1.119   M_a_q[3]
    SLICE_X20Y47.C       Tilo                  0.255   M_a_q[7]
                                                       myAlu/Sh371
    SLICE_X17Y47.C5      net (fanout=2)        0.856   Sh37
    SLICE_X17Y47.C       Tilo                  0.259   Sh611
                                                       myAlu/Sh6111
    SLICE_X17Y46.D1      net (fanout=2)        0.721   Sh611
    SLICE_X17Y46.D       Tilo                  0.259   M_display_q[13]
                                                       M_display_d<13>4
    SLICE_X17Y46.C2      net (fanout=1)        1.422   M_display_d<13>4
    SLICE_X17Y46.CLK     Tas                   0.373   M_display_q[13]
                                                       M_display_d<13>7
                                                       M_display_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.789ns (1.671ns logic, 4.118ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  14.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_5 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.757ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.295 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_5 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.BQ      Tcko                  0.525   M_a_q[7]
                                                       M_a_q_5
    SLICE_X14Y43.B3      net (fanout=12)       1.705   M_a_q[5]
    SLICE_X14Y43.COUT    Topcyb                0.448   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.DMUX    Tcind                 0.289   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.A1      net (fanout=4)        1.241   M_add_out[15]
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.757ns (1.985ns logic, 3.772ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  14.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_1_1 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.767ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_1_1 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y45.AQ      Tcko                  0.430   M_b_q_1_3
                                                       M_b_q_1_1
    SLICE_X14Y42.B4      net (fanout=1)        0.964   M_b_q_1_1
    SLICE_X14Y42.COUT    Topcyb                0.448   myAlu/add/Maddsub_out_cy[3]
                                                       myAlu/add/Maddsub_out_lut<1>
                                                       myAlu/add/Maddsub_out_cy<3>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[3]
    SLICE_X14Y43.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.COUT    Tbyp                  0.091   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[11]
    SLICE_X14Y45.AMUX    Tcina                 0.210   M_add_out[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X15Y42.C1      net (fanout=2)        1.271   M_add_out[12]
    SLICE_X15Y42.C       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>17
    SLICE_X15Y42.A2      net (fanout=1)        0.542   M_display_d<0>18
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.767ns (2.161ns logic, 3.606ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  14.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_5 (FF)
  Destination:          M_display_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.756ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.295 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_5 to M_display_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.BQ      Tcko                  0.525   M_a_q[7]
                                                       M_a_q_5
    SLICE_X14Y43.B3      net (fanout=12)       1.705   M_a_q[5]
    SLICE_X14Y43.DMUX    Topbd                 0.644   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X15Y42.B2      net (fanout=2)        0.757   M_add_out[7]
    SLICE_X15Y42.B       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>15
    SLICE_X15Y42.A6      net (fanout=1)        0.414   M_display_d<0>16
    SLICE_X15Y42.A       Tilo                  0.259   M_display_d<0>17
                                                       M_display_d<0>18
    SLICE_X17Y44.B3      net (fanout=1)        0.820   M_display_d<0>19
    SLICE_X17Y44.CLK     Tas                   0.373   M_display_q[1]
                                                       M_display_d<0>19
                                                       M_display_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.756ns (2.060ns logic, 3.696ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  14.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_4 (FF)
  Destination:          M_display_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.674ns (Levels of Logic = 4)
  Clock Path Skew:      -0.090ns (0.601 - 0.691)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_4 to M_display_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.AQ      Tcko                  0.525   M_b_q[7]
                                                       M_b_q_4
    SLICE_X14Y43.A4      net (fanout=15)       1.516   M_b_q[4]
    SLICE_X14Y43.COUT    Topcya                0.472   myAlu/add/Maddsub_out_cy[7]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<7>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[7]
    SLICE_X14Y44.AMUX    Tcina                 0.210   myAlu/add/Maddsub_out_cy[11]
                                                       myAlu/add/Maddsub_out_cy<11>
    SLICE_X15Y40.A4      net (fanout=2)        0.758   M_add_out[8]
    SLICE_X15Y40.A       Tilo                  0.259   M_display_d<8>7
                                                       M_display_d<8>8
    SLICE_X18Y46.A2      net (fanout=1)        1.582   M_display_d<8>8
    SLICE_X18Y46.CLK     Tas                   0.349   M_display_q[9]
                                                       M_display_d<8>9
                                                       M_display_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.674ns (1.815ns logic, 3.859ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_dip16_q[0]/CLK0
  Logical resource: M_dip16_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_dip16_q[1]/CLK0
  Logical resource: M_dip16_q_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_dip16_q[2]/CLK0
  Logical resource: M_dip16_q_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_dip16_q[3]/CLK0
  Logical resource: M_dip16_q_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_dip16_q[4]/CLK0
  Logical resource: M_dip16_q_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_dip16_q[5]/CLK0
  Logical resource: M_dip16_q_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_dip16_q[6]/CLK0
  Logical resource: M_dip16_q_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_dip16_q[7]/CLK0
  Logical resource: M_dip16_q_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_dip16_q[8]/CLK0
  Logical resource: M_dip16_q_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_dip16_q[9]/CLK0
  Logical resource: M_dip16_q_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_dip16_q[10]/CLK0
  Logical resource: M_dip16_q_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_dip16_q[11]/CLK0
  Logical resource: M_dip16_q_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_dip16_q[12]/CLK0
  Logical resource: M_dip16_q_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_dip16_q[13]/CLK0
  Logical resource: M_dip16_q_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_dip16_q[14]/CLK0
  Logical resource: M_dip16_q_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_dip16_q[15]/CLK0
  Logical resource: M_dip16_q_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_display_q[11]/CLK
  Logical resource: M_display_q_10/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_display_q[11]/CLK
  Logical resource: M_display_q_11/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_display_q[3]/CLK
  Logical resource: M_display_q_2/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_display_q[3]/CLK
  Logical resource: M_display_q_3/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[3]/CLK
  Logical resource: M_a_q_0/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[3]/CLK
  Logical resource: M_a_q_1/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[3]/CLK
  Logical resource: M_a_q_2/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[3]/CLK
  Logical resource: M_a_q_3/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[7]/CLK
  Logical resource: M_a_q_4/CK
  Location pin: SLICE_X20Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[7]/CLK
  Logical resource: M_a_q_5/CK
  Location pin: SLICE_X20Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[7]/CLK
  Logical resource: M_a_q_6/CK
  Location pin: SLICE_X20Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[7]/CLK
  Logical resource: M_a_q_7/CK
  Location pin: SLICE_X20Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_b_q[7]/CLK
  Logical resource: M_b_q_4/CK
  Location pin: SLICE_X20Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.777|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1505 paths, 0 nets, and 756 connections

Design statistics:
   Minimum period:   6.777ns{1}   (Maximum frequency: 147.558MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 19:00:40 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



