$date
	Sun Oct 23 06:01:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#698308
b10001 !
1"
#698310
b10001 &
b10001 %
1$
#698311
0"
#698314
b110100 &
b110100 %
#698318
b11010 &
b11010 %
#698322
b1101 &
b1101 %
#698326
b101000 &
b101000 %
#698330
b10100 &
b10100 %
#698334
b1010 &
b1010 %
#698338
b101 &
b101 %
#698342
b10000 &
b10000 %
#698346
b1000 &
b1000 %
#698350
b100 &
b100 %
#698354
b10 &
b10 %
#698358
b1 &
1#
b1 %
#698362
b0 &
b0 %
0#
0$
#1669876
b1101 !
1"
#1669878
b1101 &
b1101 %
1$
#1669879
0"
#1669882
b101000 &
b101000 %
#1669886
b10100 &
b10100 %
#1669890
b1010 &
b1010 %
#1669894
b101 &
b101 %
#1669898
b10000 &
b10000 %
#1669902
b1000 &
b1000 %
#1669906
b100 &
b100 %
#1669910
b10 &
b10 %
#1669914
b1 &
b1 %
1#
#1669918
b0 &
0#
b0 %
0$
#2670046
b11 &
b11 %
1$
b11 !
1"
#2670047
0"
#2670050
b1010 &
b1010 %
#2670054
b101 &
b101 %
#2670058
b10000 &
b10000 %
#2670062
b1000 &
b1000 %
#2670066
b100 &
b100 %
#2670070
b10 &
b10 %
#2670074
b1 &
b1 %
1#
#2670078
b0 &
0#
b0 %
0$
#4500012
