Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 11:57:11 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
SYNTH-10   Warning   Wide multiplier                             3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     85.316        0.000                      0                 1548        0.024        0.000                      0                 1548       54.305        0.000                       0                   574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              85.316        0.000                      0                 1544        0.024        0.000                      0                 1544       54.305        0.000                       0                   574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.667        0.000                      0                    4        0.762        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       85.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.316ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.767ns  (logic 4.683ns (18.174%)  route 21.084ns (81.826%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=2 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 115.942 - 111.111 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=115, routed)         2.560     8.141    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.150     8.291 f  sm/temp_out0_i_126/O
                         net (fo=3, routed)           1.527     9.818    sm/temp_out0_i_126_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.348    10.166 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.973    11.139    sm/temp_out0_i_90_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.263 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          0.918    12.181    L_reg/M_sm_ra1[2]
    SLICE_X46Y66         MUXF7 (Prop_muxf7_S_O)       0.292    12.473 r  L_reg/temp_out0__0_i_16/O
                         net (fo=17, routed)          2.105    14.578    sm/M_alum_a[1]
    SLICE_X53Y59         LUT5 (Prop_lut5_I4_O)        0.291    14.869 r  sm/D_registers_q[7][4]_i_7/O
                         net (fo=1, routed)           0.298    15.167    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X53Y60         LUT6 (Prop_lut6_I3_O)        0.326    15.493 r  sm/D_registers_q[7][4]_i_6/O
                         net (fo=3, routed)           0.434    15.927    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X50Y60         LUT6 (Prop_lut6_I3_O)        0.124    16.051 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=3, routed)           0.675    16.726    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X50Y61         LUT6 (Prop_lut6_I3_O)        0.124    16.850 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=3, routed)           0.446    17.296    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.124    17.420 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=3, routed)           0.813    18.233    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X52Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.357 r  sm/D_registers_q[7][12]_i_6/O
                         net (fo=3, routed)           0.306    18.663    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    18.787 r  sm/D_registers_q[7][14]_i_6/O
                         net (fo=3, routed)           0.592    19.379    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X55Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.503 r  sm/D_registers_q[7][16]_i_6/O
                         net (fo=3, routed)           0.516    20.018    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    20.142 r  sm/D_registers_q[7][19]_i_6/O
                         net (fo=3, routed)           0.539    20.681    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X58Y62         LUT6 (Prop_lut6_I3_O)        0.124    20.805 r  sm/D_registers_q[7][20]_i_6/O
                         net (fo=4, routed)           0.860    21.666    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X58Y61         LUT6 (Prop_lut6_I3_O)        0.124    21.790 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=3, routed)           0.661    22.450    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.152    22.602 r  sm/D_registers_q[7][23]_i_7/O
                         net (fo=2, routed)           0.744    23.346    sm/alum/adder/rca/M_fa_cin[23]
    SLICE_X60Y63         LUT6 (Prop_lut6_I2_O)        0.332    23.678 r  sm/D_registers_q[7][0]_i_16/O
                         net (fo=1, routed)           0.494    24.173    sm/D_registers_q[7][0]_i_16_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    24.297 r  sm/D_registers_q[7][0]_i_15/O
                         net (fo=1, routed)           0.645    24.942    sm/D_registers_q[7][0]_i_15_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.066 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.656    25.722    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    25.846 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.402    26.248    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I0_O)        0.124    26.372 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.998    28.370    sm/M_alum_out[0]
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.150    28.520 f  sm/D_states_q[2]_i_16/O
                         net (fo=2, routed)           0.851    29.371    sm/D_states_q[2]_i_16_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I2_O)        0.326    29.697 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           1.071    30.768    sm/D_states_q[2]_i_5_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I3_O)        0.124    30.892 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    30.892    sm/D_states_d__0[2]
    SLICE_X51Y76         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.427   115.942    sm/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.272   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X51Y76         FDRE (Setup_fdre_C_D)        0.029   116.208    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.208    
                         arrival time                         -30.892    
  -------------------------------------------------------------------
                         slack                                 85.316    

Slack (MET) :             85.320ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.765ns  (logic 4.683ns (18.176%)  route 21.082ns (81.824%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=2 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 115.942 - 111.111 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=115, routed)         2.560     8.141    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.150     8.291 f  sm/temp_out0_i_126/O
                         net (fo=3, routed)           1.527     9.818    sm/temp_out0_i_126_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.348    10.166 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.973    11.139    sm/temp_out0_i_90_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.263 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          0.918    12.181    L_reg/M_sm_ra1[2]
    SLICE_X46Y66         MUXF7 (Prop_muxf7_S_O)       0.292    12.473 r  L_reg/temp_out0__0_i_16/O
                         net (fo=17, routed)          2.105    14.578    sm/M_alum_a[1]
    SLICE_X53Y59         LUT5 (Prop_lut5_I4_O)        0.291    14.869 r  sm/D_registers_q[7][4]_i_7/O
                         net (fo=1, routed)           0.298    15.167    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X53Y60         LUT6 (Prop_lut6_I3_O)        0.326    15.493 r  sm/D_registers_q[7][4]_i_6/O
                         net (fo=3, routed)           0.434    15.927    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X50Y60         LUT6 (Prop_lut6_I3_O)        0.124    16.051 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=3, routed)           0.675    16.726    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X50Y61         LUT6 (Prop_lut6_I3_O)        0.124    16.850 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=3, routed)           0.446    17.296    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.124    17.420 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=3, routed)           0.813    18.233    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X52Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.357 r  sm/D_registers_q[7][12]_i_6/O
                         net (fo=3, routed)           0.306    18.663    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    18.787 r  sm/D_registers_q[7][14]_i_6/O
                         net (fo=3, routed)           0.592    19.379    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X55Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.503 r  sm/D_registers_q[7][16]_i_6/O
                         net (fo=3, routed)           0.516    20.018    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    20.142 r  sm/D_registers_q[7][19]_i_6/O
                         net (fo=3, routed)           0.539    20.681    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X58Y62         LUT6 (Prop_lut6_I3_O)        0.124    20.805 r  sm/D_registers_q[7][20]_i_6/O
                         net (fo=4, routed)           0.860    21.666    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X58Y61         LUT6 (Prop_lut6_I3_O)        0.124    21.790 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=3, routed)           0.661    22.450    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.152    22.602 r  sm/D_registers_q[7][23]_i_7/O
                         net (fo=2, routed)           0.744    23.346    sm/alum/adder/rca/M_fa_cin[23]
    SLICE_X60Y63         LUT6 (Prop_lut6_I2_O)        0.332    23.678 r  sm/D_registers_q[7][0]_i_16/O
                         net (fo=1, routed)           0.494    24.173    sm/D_registers_q[7][0]_i_16_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    24.297 r  sm/D_registers_q[7][0]_i_15/O
                         net (fo=1, routed)           0.645    24.942    sm/D_registers_q[7][0]_i_15_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.066 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.656    25.722    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    25.846 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.402    26.248    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I0_O)        0.124    26.372 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.998    28.370    sm/M_alum_out[0]
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.150    28.520 f  sm/D_states_q[2]_i_16/O
                         net (fo=2, routed)           0.851    29.371    sm/D_states_q[2]_i_16_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I2_O)        0.326    29.697 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           1.069    30.766    sm/D_states_q[2]_i_5_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I3_O)        0.124    30.890 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    30.890    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X51Y76         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.427   115.942    sm/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.272   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X51Y76         FDRE (Setup_fdre_C_D)        0.031   116.210    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.210    
                         arrival time                         -30.890    
  -------------------------------------------------------------------
                         slack                                 85.320    

Slack (MET) :             85.427ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.563ns  (logic 4.683ns (18.319%)  route 20.880ns (81.681%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=2 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 115.940 - 111.111 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=115, routed)         2.560     8.141    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.150     8.291 f  sm/temp_out0_i_126/O
                         net (fo=3, routed)           1.527     9.818    sm/temp_out0_i_126_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.348    10.166 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.973    11.139    sm/temp_out0_i_90_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.263 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          0.918    12.181    L_reg/M_sm_ra1[2]
    SLICE_X46Y66         MUXF7 (Prop_muxf7_S_O)       0.292    12.473 r  L_reg/temp_out0__0_i_16/O
                         net (fo=17, routed)          2.105    14.578    sm/M_alum_a[1]
    SLICE_X53Y59         LUT5 (Prop_lut5_I4_O)        0.291    14.869 r  sm/D_registers_q[7][4]_i_7/O
                         net (fo=1, routed)           0.298    15.167    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X53Y60         LUT6 (Prop_lut6_I3_O)        0.326    15.493 r  sm/D_registers_q[7][4]_i_6/O
                         net (fo=3, routed)           0.434    15.927    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X50Y60         LUT6 (Prop_lut6_I3_O)        0.124    16.051 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=3, routed)           0.675    16.726    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X50Y61         LUT6 (Prop_lut6_I3_O)        0.124    16.850 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=3, routed)           0.446    17.296    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.124    17.420 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=3, routed)           0.813    18.233    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X52Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.357 r  sm/D_registers_q[7][12]_i_6/O
                         net (fo=3, routed)           0.306    18.663    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    18.787 r  sm/D_registers_q[7][14]_i_6/O
                         net (fo=3, routed)           0.592    19.379    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X55Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.503 r  sm/D_registers_q[7][16]_i_6/O
                         net (fo=3, routed)           0.516    20.018    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    20.142 r  sm/D_registers_q[7][19]_i_6/O
                         net (fo=3, routed)           0.539    20.681    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X58Y62         LUT6 (Prop_lut6_I3_O)        0.124    20.805 r  sm/D_registers_q[7][20]_i_6/O
                         net (fo=4, routed)           0.860    21.666    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X58Y61         LUT6 (Prop_lut6_I3_O)        0.124    21.790 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=3, routed)           0.661    22.450    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.152    22.602 r  sm/D_registers_q[7][23]_i_7/O
                         net (fo=2, routed)           0.744    23.346    sm/alum/adder/rca/M_fa_cin[23]
    SLICE_X60Y63         LUT6 (Prop_lut6_I2_O)        0.332    23.678 f  sm/D_registers_q[7][0]_i_16/O
                         net (fo=1, routed)           0.494    24.173    sm/D_registers_q[7][0]_i_16_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    24.297 f  sm/D_registers_q[7][0]_i_15/O
                         net (fo=1, routed)           0.645    24.942    sm/D_registers_q[7][0]_i_15_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.066 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.656    25.722    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    25.846 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.402    26.248    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I0_O)        0.124    26.372 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.998    28.370    sm/M_alum_out[0]
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.150    28.520 r  sm/D_states_q[2]_i_16/O
                         net (fo=2, routed)           0.457    28.977    sm/D_states_q[2]_i_16_n_0
    SLICE_X53Y77         LUT6 (Prop_lut6_I4_O)        0.326    29.303 r  sm/D_states_q[1]_i_7/O
                         net (fo=3, routed)           0.740    30.043    sm/D_states_q[1]_i_7_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    30.167 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.521    30.688    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X51Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.425   115.940    sm/clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.272   116.212    
                         clock uncertainty           -0.035   116.177    
    SLICE_X51Y75         FDRE (Setup_fdre_C_D)       -0.062   116.115    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.115    
                         arrival time                         -30.688    
  -------------------------------------------------------------------
                         slack                                 85.427    

Slack (MET) :             85.460ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.389ns  (logic 8.777ns (34.570%)  route 16.612ns (65.430%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 115.942 - 111.111 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=115, routed)         2.560     8.141    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.150     8.291 f  sm/temp_out0_i_126/O
                         net (fo=3, routed)           1.527     9.818    sm/temp_out0_i_126_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.348    10.166 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.973    11.139    sm/temp_out0_i_90_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.263 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.495    13.758    L_reg/M_sm_ra1[2]
    SLICE_X62Y63         MUXF7 (Prop_muxf7_S_O)       0.276    14.034 r  L_reg/temp_out0__0_i_1/O
                         net (fo=8, routed)           1.405    15.439    alum/M_alum_a[16]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    19.650 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.652    alum/temp_out0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.170 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.304    22.474    alum/temp_out0__1_n_105
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124    22.598 r  alum/D_registers_q[7][19]_i_9/O
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q[7][19]_i_9_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.241 f  alum/D_registers_q_reg[7][19]_i_5/O[3]
                         net (fo=1, routed)           0.878    24.119    sm/O[3]
    SLICE_X58Y61         LUT6 (Prop_lut6_I3_O)        0.307    24.426 f  sm/D_registers_q[7][19]_i_2/O
                         net (fo=2, routed)           1.070    25.496    sm/M_alum_out[19]
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.124    25.620 f  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.740    26.361    sm/D_states_q[7]_i_41_n_0
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.124    26.485 f  sm/D_states_q[7]_i_21/O
                         net (fo=1, routed)           0.970    27.454    sm/D_states_q[7]_i_21_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I1_O)        0.124    27.578 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           1.162    28.741    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.865 f  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.670    29.535    sm/D_states_q[7]_i_4_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    29.659 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          0.855    30.514    sm/D_states_q[7]_i_1_n_0
    SLICE_X51Y76         FDRE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.427   115.942    sm/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.272   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X51Y76         FDRE (Setup_fdre_C_CE)      -0.205   115.974    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.974    
                         arrival time                         -30.514    
  -------------------------------------------------------------------
                         slack                                 85.460    

Slack (MET) :             85.460ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.389ns  (logic 8.777ns (34.570%)  route 16.612ns (65.430%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 115.942 - 111.111 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=115, routed)         2.560     8.141    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.150     8.291 f  sm/temp_out0_i_126/O
                         net (fo=3, routed)           1.527     9.818    sm/temp_out0_i_126_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.348    10.166 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.973    11.139    sm/temp_out0_i_90_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.263 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.495    13.758    L_reg/M_sm_ra1[2]
    SLICE_X62Y63         MUXF7 (Prop_muxf7_S_O)       0.276    14.034 r  L_reg/temp_out0__0_i_1/O
                         net (fo=8, routed)           1.405    15.439    alum/M_alum_a[16]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    19.650 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.652    alum/temp_out0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.170 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.304    22.474    alum/temp_out0__1_n_105
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124    22.598 r  alum/D_registers_q[7][19]_i_9/O
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q[7][19]_i_9_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.241 f  alum/D_registers_q_reg[7][19]_i_5/O[3]
                         net (fo=1, routed)           0.878    24.119    sm/O[3]
    SLICE_X58Y61         LUT6 (Prop_lut6_I3_O)        0.307    24.426 f  sm/D_registers_q[7][19]_i_2/O
                         net (fo=2, routed)           1.070    25.496    sm/M_alum_out[19]
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.124    25.620 f  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.740    26.361    sm/D_states_q[7]_i_41_n_0
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.124    26.485 f  sm/D_states_q[7]_i_21/O
                         net (fo=1, routed)           0.970    27.454    sm/D_states_q[7]_i_21_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I1_O)        0.124    27.578 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           1.162    28.741    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.865 f  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.670    29.535    sm/D_states_q[7]_i_4_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    29.659 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          0.855    30.514    sm/D_states_q[7]_i_1_n_0
    SLICE_X51Y76         FDRE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.427   115.942    sm/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.272   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X51Y76         FDRE (Setup_fdre_C_CE)      -0.205   115.974    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        115.974    
                         arrival time                         -30.514    
  -------------------------------------------------------------------
                         slack                                 85.460    

Slack (MET) :             85.460ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.389ns  (logic 8.777ns (34.570%)  route 16.612ns (65.430%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 115.942 - 111.111 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=115, routed)         2.560     8.141    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.150     8.291 f  sm/temp_out0_i_126/O
                         net (fo=3, routed)           1.527     9.818    sm/temp_out0_i_126_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.348    10.166 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.973    11.139    sm/temp_out0_i_90_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.263 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.495    13.758    L_reg/M_sm_ra1[2]
    SLICE_X62Y63         MUXF7 (Prop_muxf7_S_O)       0.276    14.034 r  L_reg/temp_out0__0_i_1/O
                         net (fo=8, routed)           1.405    15.439    alum/M_alum_a[16]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    19.650 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.652    alum/temp_out0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.170 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.304    22.474    alum/temp_out0__1_n_105
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124    22.598 r  alum/D_registers_q[7][19]_i_9/O
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q[7][19]_i_9_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.241 f  alum/D_registers_q_reg[7][19]_i_5/O[3]
                         net (fo=1, routed)           0.878    24.119    sm/O[3]
    SLICE_X58Y61         LUT6 (Prop_lut6_I3_O)        0.307    24.426 f  sm/D_registers_q[7][19]_i_2/O
                         net (fo=2, routed)           1.070    25.496    sm/M_alum_out[19]
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.124    25.620 f  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.740    26.361    sm/D_states_q[7]_i_41_n_0
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.124    26.485 f  sm/D_states_q[7]_i_21/O
                         net (fo=1, routed)           0.970    27.454    sm/D_states_q[7]_i_21_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I1_O)        0.124    27.578 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           1.162    28.741    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.865 f  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.670    29.535    sm/D_states_q[7]_i_4_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    29.659 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          0.855    30.514    sm/D_states_q[7]_i_1_n_0
    SLICE_X51Y76         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.427   115.942    sm/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.272   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X51Y76         FDRE (Setup_fdre_C_CE)      -0.205   115.974    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        115.974    
                         arrival time                         -30.514    
  -------------------------------------------------------------------
                         slack                                 85.460    

Slack (MET) :             85.460ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.389ns  (logic 8.777ns (34.570%)  route 16.612ns (65.430%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 115.942 - 111.111 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=115, routed)         2.560     8.141    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.150     8.291 f  sm/temp_out0_i_126/O
                         net (fo=3, routed)           1.527     9.818    sm/temp_out0_i_126_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.348    10.166 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.973    11.139    sm/temp_out0_i_90_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.263 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.495    13.758    L_reg/M_sm_ra1[2]
    SLICE_X62Y63         MUXF7 (Prop_muxf7_S_O)       0.276    14.034 r  L_reg/temp_out0__0_i_1/O
                         net (fo=8, routed)           1.405    15.439    alum/M_alum_a[16]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    19.650 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.652    alum/temp_out0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.170 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.304    22.474    alum/temp_out0__1_n_105
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124    22.598 r  alum/D_registers_q[7][19]_i_9/O
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q[7][19]_i_9_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.241 f  alum/D_registers_q_reg[7][19]_i_5/O[3]
                         net (fo=1, routed)           0.878    24.119    sm/O[3]
    SLICE_X58Y61         LUT6 (Prop_lut6_I3_O)        0.307    24.426 f  sm/D_registers_q[7][19]_i_2/O
                         net (fo=2, routed)           1.070    25.496    sm/M_alum_out[19]
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.124    25.620 f  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.740    26.361    sm/D_states_q[7]_i_41_n_0
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.124    26.485 f  sm/D_states_q[7]_i_21/O
                         net (fo=1, routed)           0.970    27.454    sm/D_states_q[7]_i_21_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I1_O)        0.124    27.578 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           1.162    28.741    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.865 f  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.670    29.535    sm/D_states_q[7]_i_4_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    29.659 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          0.855    30.514    sm/D_states_q[7]_i_1_n_0
    SLICE_X51Y76         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.427   115.942    sm/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.272   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X51Y76         FDRE (Setup_fdre_C_CE)      -0.205   115.974    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        115.974    
                         arrival time                         -30.514    
  -------------------------------------------------------------------
                         slack                                 85.460    

Slack (MET) :             85.472ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.539ns  (logic 4.658ns (18.238%)  route 20.881ns (81.762%))
  Logic Levels:           24  (LUT2=2 LUT3=1 LUT5=1 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 115.944 - 111.111 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=115, routed)         2.560     8.141    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.150     8.291 f  sm/temp_out0_i_126/O
                         net (fo=3, routed)           1.527     9.818    sm/temp_out0_i_126_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.348    10.166 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.973    11.139    sm/temp_out0_i_90_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.263 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          0.918    12.181    L_reg/M_sm_ra1[2]
    SLICE_X46Y66         MUXF7 (Prop_muxf7_S_O)       0.292    12.473 r  L_reg/temp_out0__0_i_16/O
                         net (fo=17, routed)          2.105    14.578    sm/M_alum_a[1]
    SLICE_X53Y59         LUT5 (Prop_lut5_I4_O)        0.291    14.869 r  sm/D_registers_q[7][4]_i_7/O
                         net (fo=1, routed)           0.298    15.167    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X53Y60         LUT6 (Prop_lut6_I3_O)        0.326    15.493 r  sm/D_registers_q[7][4]_i_6/O
                         net (fo=3, routed)           0.434    15.927    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X50Y60         LUT6 (Prop_lut6_I3_O)        0.124    16.051 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=3, routed)           0.675    16.726    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X50Y61         LUT6 (Prop_lut6_I3_O)        0.124    16.850 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=3, routed)           0.446    17.296    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.124    17.420 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=3, routed)           0.813    18.233    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X52Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.357 r  sm/D_registers_q[7][12]_i_6/O
                         net (fo=3, routed)           0.306    18.663    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    18.787 r  sm/D_registers_q[7][14]_i_6/O
                         net (fo=3, routed)           0.592    19.379    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X55Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.503 r  sm/D_registers_q[7][16]_i_6/O
                         net (fo=3, routed)           0.516    20.018    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    20.142 r  sm/D_registers_q[7][19]_i_6/O
                         net (fo=3, routed)           0.539    20.681    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X58Y62         LUT6 (Prop_lut6_I3_O)        0.124    20.805 r  sm/D_registers_q[7][20]_i_6/O
                         net (fo=4, routed)           0.860    21.666    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X58Y61         LUT6 (Prop_lut6_I3_O)        0.124    21.790 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=3, routed)           0.661    22.450    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.152    22.602 r  sm/D_registers_q[7][23]_i_7/O
                         net (fo=2, routed)           0.744    23.346    sm/alum/adder/rca/M_fa_cin[23]
    SLICE_X60Y63         LUT6 (Prop_lut6_I2_O)        0.332    23.678 r  sm/D_registers_q[7][0]_i_16/O
                         net (fo=1, routed)           0.494    24.173    sm/D_registers_q[7][0]_i_16_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    24.297 r  sm/D_registers_q[7][0]_i_15/O
                         net (fo=1, routed)           0.645    24.942    sm/D_registers_q[7][0]_i_15_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.066 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.656    25.722    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    25.846 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.402    26.248    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I0_O)        0.124    26.372 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.457    27.829    sm/M_alum_out[0]
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.119    27.948 f  sm/D_states_q[4]_i_15/O
                         net (fo=4, routed)           0.789    28.737    sm/D_states_q[4]_i_15_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.332    29.069 f  sm/D_states_q[4]_i_4/O
                         net (fo=3, routed)           0.903    29.972    sm/D_states_q[4]_i_4_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I2_O)        0.124    30.096 r  sm/D_states_q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.568    30.664    sm/D_states_q[4]_rep__0_i_1_n_0
    SLICE_X56Y77         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.429   115.944    sm/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.258   116.202    
                         clock uncertainty           -0.035   116.167    
    SLICE_X56Y77         FDRE (Setup_fdre_C_D)       -0.030   116.137    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.137    
                         arrival time                         -30.664    
  -------------------------------------------------------------------
                         slack                                 85.472    

Slack (MET) :             85.550ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.322ns  (logic 8.777ns (34.661%)  route 16.545ns (65.339%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 115.944 - 111.111 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=115, routed)         2.560     8.141    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.150     8.291 f  sm/temp_out0_i_126/O
                         net (fo=3, routed)           1.527     9.818    sm/temp_out0_i_126_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.348    10.166 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.973    11.139    sm/temp_out0_i_90_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.263 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.495    13.758    L_reg/M_sm_ra1[2]
    SLICE_X62Y63         MUXF7 (Prop_muxf7_S_O)       0.276    14.034 r  L_reg/temp_out0__0_i_1/O
                         net (fo=8, routed)           1.405    15.439    alum/M_alum_a[16]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    19.650 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.652    alum/temp_out0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.170 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.304    22.474    alum/temp_out0__1_n_105
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124    22.598 r  alum/D_registers_q[7][19]_i_9/O
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q[7][19]_i_9_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.241 f  alum/D_registers_q_reg[7][19]_i_5/O[3]
                         net (fo=1, routed)           0.878    24.119    sm/O[3]
    SLICE_X58Y61         LUT6 (Prop_lut6_I3_O)        0.307    24.426 f  sm/D_registers_q[7][19]_i_2/O
                         net (fo=2, routed)           1.070    25.496    sm/M_alum_out[19]
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.124    25.620 f  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.740    26.361    sm/D_states_q[7]_i_41_n_0
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.124    26.485 f  sm/D_states_q[7]_i_21/O
                         net (fo=1, routed)           0.970    27.454    sm/D_states_q[7]_i_21_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I1_O)        0.124    27.578 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           1.162    28.741    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.865 f  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.670    29.535    sm/D_states_q[7]_i_4_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    29.659 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          0.788    30.447    sm/D_states_q[7]_i_1_n_0
    SLICE_X56Y77         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.429   115.944    sm/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.258   116.202    
                         clock uncertainty           -0.035   116.167    
    SLICE_X56Y77         FDRE (Setup_fdre_C_CE)      -0.169   115.998    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        115.998    
                         arrival time                         -30.447    
  -------------------------------------------------------------------
                         slack                                 85.550    

Slack (MET) :             85.550ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.322ns  (logic 8.777ns (34.661%)  route 16.545ns (65.339%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 115.944 - 111.111 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=115, routed)         2.560     8.141    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.150     8.291 f  sm/temp_out0_i_126/O
                         net (fo=3, routed)           1.527     9.818    sm/temp_out0_i_126_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.348    10.166 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.973    11.139    sm/temp_out0_i_90_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.263 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.495    13.758    L_reg/M_sm_ra1[2]
    SLICE_X62Y63         MUXF7 (Prop_muxf7_S_O)       0.276    14.034 r  L_reg/temp_out0__0_i_1/O
                         net (fo=8, routed)           1.405    15.439    alum/M_alum_a[16]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    19.650 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.652    alum/temp_out0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.170 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.304    22.474    alum/temp_out0__1_n_105
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124    22.598 r  alum/D_registers_q[7][19]_i_9/O
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q[7][19]_i_9_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.241 f  alum/D_registers_q_reg[7][19]_i_5/O[3]
                         net (fo=1, routed)           0.878    24.119    sm/O[3]
    SLICE_X58Y61         LUT6 (Prop_lut6_I3_O)        0.307    24.426 f  sm/D_registers_q[7][19]_i_2/O
                         net (fo=2, routed)           1.070    25.496    sm/M_alum_out[19]
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.124    25.620 f  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.740    26.361    sm/D_states_q[7]_i_41_n_0
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.124    26.485 f  sm/D_states_q[7]_i_21/O
                         net (fo=1, routed)           0.970    27.454    sm/D_states_q[7]_i_21_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I1_O)        0.124    27.578 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           1.162    28.741    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.865 f  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.670    29.535    sm/D_states_q[7]_i_4_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    29.659 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          0.788    30.447    sm/D_states_q[7]_i_1_n_0
    SLICE_X56Y77         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.429   115.944    sm/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.258   116.202    
                         clock uncertainty           -0.035   116.167    
    SLICE_X56Y77         FDRE (Setup_fdre_C_CE)      -0.169   115.998    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        115.998    
                         arrival time                         -30.447    
  -------------------------------------------------------------------
                         slack                                 85.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.843    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y78         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.820     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y78         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X46Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.843    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y78         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.820     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y78         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X46Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.843    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y78         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.820     2.009    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y78         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X46Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.843    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y78         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.820     2.009    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y78         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X46Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.179%)  route 0.284ns (66.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X55Y78         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.923    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y78         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y78         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.533    
    SLICE_X56Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.843    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.179%)  route 0.284ns (66.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X55Y78         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.923    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y78         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y78         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.533    
    SLICE_X56Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.843    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.179%)  route 0.284ns (66.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X55Y78         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.923    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y78         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y78         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.533    
    SLICE_X56Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.843    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.179%)  route 0.284ns (66.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X55Y78         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.923    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y78         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y78         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.533    
    SLICE_X56Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.843    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.846    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y78         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.820     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y78         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X46Y78         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.764    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.846    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y78         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.820     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y78         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X46Y78         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.764    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y28   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y29   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y66   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y62   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y61   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y65   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y65   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y65   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y65   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y78   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y78   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y78   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y78   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y78   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y78   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y78   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y78   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y78   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y78   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y78   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y78   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y78   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y78   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y78   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y78   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y78   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y78   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y78   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y78   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.762ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.667ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.903ns (17.776%)  route 4.177ns (82.224%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     5.604 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=107, routed)         2.238     7.842    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X47Y74         LUT2 (Prop_lut2_I1_O)        0.301     8.143 f  sm/D_debug_dff_q[6]_i_2/O
                         net (fo=5, routed)           1.315     9.457    sm/D_debug_dff_q[6]_i_2_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.581 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.625    10.206    fifo_reset_cond/AS[0]
    SLICE_X58Y77         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.494   116.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y77         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   116.267    
                         clock uncertainty           -0.035   116.232    
    SLICE_X58Y77         FDPE (Recov_fdpe_C_PRE)     -0.359   115.873    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.873    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                105.667    

Slack (MET) :             105.667ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.903ns (17.776%)  route 4.177ns (82.224%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     5.604 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=107, routed)         2.238     7.842    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X47Y74         LUT2 (Prop_lut2_I1_O)        0.301     8.143 f  sm/D_debug_dff_q[6]_i_2/O
                         net (fo=5, routed)           1.315     9.457    sm/D_debug_dff_q[6]_i_2_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.581 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.625    10.206    fifo_reset_cond/AS[0]
    SLICE_X58Y77         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.494   116.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y77         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   116.267    
                         clock uncertainty           -0.035   116.232    
    SLICE_X58Y77         FDPE (Recov_fdpe_C_PRE)     -0.359   115.873    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.873    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                105.667    

Slack (MET) :             105.667ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.903ns (17.776%)  route 4.177ns (82.224%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     5.604 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=107, routed)         2.238     7.842    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X47Y74         LUT2 (Prop_lut2_I1_O)        0.301     8.143 f  sm/D_debug_dff_q[6]_i_2/O
                         net (fo=5, routed)           1.315     9.457    sm/D_debug_dff_q[6]_i_2_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.581 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.625    10.206    fifo_reset_cond/AS[0]
    SLICE_X58Y77         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.494   116.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y77         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   116.267    
                         clock uncertainty           -0.035   116.232    
    SLICE_X58Y77         FDPE (Recov_fdpe_C_PRE)     -0.359   115.873    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.873    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                105.667    

Slack (MET) :             105.667ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.903ns (17.776%)  route 4.177ns (82.224%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     5.604 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=107, routed)         2.238     7.842    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X47Y74         LUT2 (Prop_lut2_I1_O)        0.301     8.143 f  sm/D_debug_dff_q[6]_i_2/O
                         net (fo=5, routed)           1.315     9.457    sm/D_debug_dff_q[6]_i_2_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.581 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.625    10.206    fifo_reset_cond/AS[0]
    SLICE_X58Y77         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.494   116.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y77         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   116.267    
                         clock uncertainty           -0.035   116.232    
    SLICE_X58Y77         FDPE (Recov_fdpe_C_PRE)     -0.359   115.873    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.873    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                105.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.533%)  route 0.542ns (74.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X57Y76         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDSE (Prop_fdse_C_Q)         0.141     1.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=181, routed)         0.316     1.954    sm/D_states_q[5]
    SLICE_X58Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.999 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     2.226    fifo_reset_cond/AS[0]
    SLICE_X58Y77         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.849     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y77         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X58Y77         FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.533%)  route 0.542ns (74.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X57Y76         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDSE (Prop_fdse_C_Q)         0.141     1.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=181, routed)         0.316     1.954    sm/D_states_q[5]
    SLICE_X58Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.999 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     2.226    fifo_reset_cond/AS[0]
    SLICE_X58Y77         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.849     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y77         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X58Y77         FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.533%)  route 0.542ns (74.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X57Y76         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDSE (Prop_fdse_C_Q)         0.141     1.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=181, routed)         0.316     1.954    sm/D_states_q[5]
    SLICE_X58Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.999 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     2.226    fifo_reset_cond/AS[0]
    SLICE_X58Y77         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.849     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y77         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X58Y77         FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.533%)  route 0.542ns (74.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X57Y76         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDSE (Prop_fdse_C_Q)         0.141     1.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=181, routed)         0.316     1.954    sm/D_states_q[5]
    SLICE_X58Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.999 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     2.226    fifo_reset_cond/AS[0]
    SLICE_X58Y77         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.849     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y77         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X58Y77         FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.762    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.274ns  (logic 11.672ns (33.089%)  route 23.602ns (66.911%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.969     7.562    L_reg/M_sm_pbc[9]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.152     7.714 r  L_reg/L_35a56f40_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.952     8.667    L_reg/L_35a56f40_remainder0_carry_i_26__0_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.348     9.015 f  L_reg/L_35a56f40_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.958     9.973    L_reg/L_35a56f40_remainder0_carry_i_13__0_n_0
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.150    10.123 f  L_reg/L_35a56f40_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.450    10.572    L_reg/L_35a56f40_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.358    10.930 r  L_reg/L_35a56f40_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.113    12.043    L_reg/L_35a56f40_remainder0_carry_i_10__0_n_0
    SLICE_X43Y57         LUT4 (Prop_lut4_I1_O)        0.326    12.369 r  L_reg/L_35a56f40_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.369    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.009 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_carry/O[3]
                         net (fo=1, routed)           0.833    13.842    L_reg/L_35a56f40_remainder0_1[3]
    SLICE_X42Y58         LUT4 (Prop_lut4_I1_O)        0.306    14.148 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.523    15.671    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I3_O)        0.124    15.795 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.807    16.602    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.152    16.754 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.979    17.733    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.352    18.085 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.472    18.557    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I0_O)        0.321    18.878 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.000    19.879    L_reg/i__carry_i_11__1_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.332    20.211 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.379    20.590    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.097 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.097    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.211 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.211    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.433 f  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    22.311    L_reg/L_35a56f40_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X38Y59         LUT5 (Prop_lut5_I2_O)        0.299    22.610 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.171    22.781    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.905 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.303    24.208    L_reg/i__carry_i_14__0_0
    SLICE_X38Y55         LUT3 (Prop_lut3_I0_O)        0.150    24.358 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.467    24.824    L_reg/i__carry_i_25__1_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.328    25.152 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    25.969    L_reg/i__carry_i_20__1_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I2_O)        0.124    26.093 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.275    26.368    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y56         LUT3 (Prop_lut3_I1_O)        0.120    26.488 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.800    27.289    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.327    27.616 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.616    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.166    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.280    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.394    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.616 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.444    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.299    29.743 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.317    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.441 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.137    31.578    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124    31.702 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.682    32.384    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I4_O)        0.124    32.508 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.281    33.789    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I1_O)        0.124    33.913 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.953    36.866    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.411 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.411    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.171ns  (logic 11.970ns (34.033%)  route 23.201ns (65.967%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.600     7.191    L_reg/M_sm_timer[4]
    SLICE_X48Y63         LUT5 (Prop_lut5_I3_O)        0.124     7.315 r  L_reg/L_35a56f40_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.018     8.333    L_reg/L_35a56f40_remainder0_carry__1_i_8__1_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.457 f  L_reg/L_35a56f40_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.614     9.071    L_reg/L_35a56f40_remainder0_carry__1_i_7__1_n_0
    SLICE_X46Y64         LUT3 (Prop_lut3_I2_O)        0.150     9.221 f  L_reg/L_35a56f40_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.014    10.235    L_reg/L_35a56f40_remainder0_carry_i_20__1_n_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.356    10.591 r  L_reg/L_35a56f40_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.462    L_reg/L_35a56f40_remainder0_carry_i_10__1_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I1_O)        0.326    11.788 r  L_reg/L_35a56f40_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.788    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.338 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.338    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.452 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.452    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry__0_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.786 f  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.837    13.623    L_reg/L_35a56f40_remainder0_3[9]
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.303    13.926 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.139    15.065    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.189 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.822    16.011    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.135 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.802    16.937    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.152    17.089 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.030    18.118    L_reg/i__carry_i_20__4_n_0
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.354    18.472 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.986    19.458    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.332    19.790 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.631    20.421    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.941 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.941    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.058 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.058    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.373 f  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.825    22.198    L_reg/L_35a56f40_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y65         LUT5 (Prop_lut5_I0_O)        0.307    22.505 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.292    22.798    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y64         LUT5 (Prop_lut5_I0_O)        0.124    22.922 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.843    23.765    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.149    23.914 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.044    24.958    L_reg/i__carry_i_13__3_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I0_O)        0.332    25.290 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.706    25.996    L_reg/i__carry_i_24__3_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.124    26.120 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.858    26.978    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.149    27.127 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.670    27.797    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.332    28.129 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.129    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.662 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.662    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.779 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.779    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.896 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.896    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.115 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.749    29.865    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.295    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.593    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.717 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.332    31.048    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.124    31.172 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.113    32.286    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I4_O)        0.124    32.410 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.262    33.672    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y67         LUT4 (Prop_lut4_I1_O)        0.152    33.824 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.709    36.533    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    40.306 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.306    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.125ns  (logic 11.909ns (33.903%)  route 23.216ns (66.096%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.969     7.562    L_reg/M_sm_pbc[9]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.152     7.714 r  L_reg/L_35a56f40_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.952     8.667    L_reg/L_35a56f40_remainder0_carry_i_26__0_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.348     9.015 f  L_reg/L_35a56f40_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.958     9.973    L_reg/L_35a56f40_remainder0_carry_i_13__0_n_0
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.150    10.123 f  L_reg/L_35a56f40_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.450    10.572    L_reg/L_35a56f40_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.358    10.930 r  L_reg/L_35a56f40_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.113    12.043    L_reg/L_35a56f40_remainder0_carry_i_10__0_n_0
    SLICE_X43Y57         LUT4 (Prop_lut4_I1_O)        0.326    12.369 r  L_reg/L_35a56f40_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.369    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.009 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_carry/O[3]
                         net (fo=1, routed)           0.833    13.842    L_reg/L_35a56f40_remainder0_1[3]
    SLICE_X42Y58         LUT4 (Prop_lut4_I1_O)        0.306    14.148 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.523    15.671    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I3_O)        0.124    15.795 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.807    16.602    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.152    16.754 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.979    17.733    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.352    18.085 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.472    18.557    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I0_O)        0.321    18.878 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.000    19.879    L_reg/i__carry_i_11__1_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.332    20.211 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.379    20.590    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.097 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.097    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.211 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.211    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.433 f  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    22.311    L_reg/L_35a56f40_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X38Y59         LUT5 (Prop_lut5_I2_O)        0.299    22.610 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.171    22.781    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.905 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.303    24.208    L_reg/i__carry_i_14__0_0
    SLICE_X38Y55         LUT3 (Prop_lut3_I0_O)        0.150    24.358 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.467    24.824    L_reg/i__carry_i_25__1_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.328    25.152 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    25.969    L_reg/i__carry_i_20__1_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I2_O)        0.124    26.093 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.275    26.368    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y56         LUT3 (Prop_lut3_I1_O)        0.120    26.488 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.800    27.289    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.327    27.616 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.616    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.166    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.280    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.394    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.616 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.444    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.299    29.743 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.317    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.441 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.137    31.578    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124    31.702 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.682    32.384    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I4_O)        0.124    32.508 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.081    33.588    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I1_O)        0.152    33.740 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.768    36.508    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    40.262 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.262    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.039ns  (logic 11.954ns (34.115%)  route 23.086ns (65.885%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.600     7.191    L_reg/M_sm_timer[4]
    SLICE_X48Y63         LUT5 (Prop_lut5_I3_O)        0.124     7.315 r  L_reg/L_35a56f40_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.018     8.333    L_reg/L_35a56f40_remainder0_carry__1_i_8__1_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.457 f  L_reg/L_35a56f40_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.614     9.071    L_reg/L_35a56f40_remainder0_carry__1_i_7__1_n_0
    SLICE_X46Y64         LUT3 (Prop_lut3_I2_O)        0.150     9.221 f  L_reg/L_35a56f40_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.014    10.235    L_reg/L_35a56f40_remainder0_carry_i_20__1_n_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.356    10.591 r  L_reg/L_35a56f40_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.462    L_reg/L_35a56f40_remainder0_carry_i_10__1_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I1_O)        0.326    11.788 r  L_reg/L_35a56f40_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.788    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.338 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.338    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.452 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.452    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry__0_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.786 f  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.837    13.623    L_reg/L_35a56f40_remainder0_3[9]
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.303    13.926 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.139    15.065    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.189 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.822    16.011    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.135 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.802    16.937    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.152    17.089 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.030    18.118    L_reg/i__carry_i_20__4_n_0
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.354    18.472 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.986    19.458    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.332    19.790 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.631    20.421    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.941 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.941    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.058 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.058    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.373 f  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.825    22.198    L_reg/L_35a56f40_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y65         LUT5 (Prop_lut5_I0_O)        0.307    22.505 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.292    22.798    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y64         LUT5 (Prop_lut5_I0_O)        0.124    22.922 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.843    23.765    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.149    23.914 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.044    24.958    L_reg/i__carry_i_13__3_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I0_O)        0.332    25.290 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.706    25.996    L_reg/i__carry_i_24__3_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.124    26.120 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.858    26.978    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.149    27.127 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.670    27.797    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.332    28.129 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.129    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.662 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.662    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.779 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.779    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.896 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.896    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.115 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.749    29.865    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.295    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.593    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.717 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.332    31.048    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.124    31.172 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.113    32.286    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I4_O)        0.124    32.410 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.270    33.680    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y67         LUT4 (Prop_lut4_I0_O)        0.146    33.826 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.586    36.412    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    40.174 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.174    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.014ns  (logic 11.725ns (33.485%)  route 23.289ns (66.515%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.600     7.191    L_reg/M_sm_timer[4]
    SLICE_X48Y63         LUT5 (Prop_lut5_I3_O)        0.124     7.315 r  L_reg/L_35a56f40_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.018     8.333    L_reg/L_35a56f40_remainder0_carry__1_i_8__1_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.457 f  L_reg/L_35a56f40_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.614     9.071    L_reg/L_35a56f40_remainder0_carry__1_i_7__1_n_0
    SLICE_X46Y64         LUT3 (Prop_lut3_I2_O)        0.150     9.221 f  L_reg/L_35a56f40_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.014    10.235    L_reg/L_35a56f40_remainder0_carry_i_20__1_n_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.356    10.591 r  L_reg/L_35a56f40_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.462    L_reg/L_35a56f40_remainder0_carry_i_10__1_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I1_O)        0.326    11.788 r  L_reg/L_35a56f40_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.788    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.338 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.338    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.452 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.452    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry__0_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.786 f  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.837    13.623    L_reg/L_35a56f40_remainder0_3[9]
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.303    13.926 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.139    15.065    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.189 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.822    16.011    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.135 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.802    16.937    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.152    17.089 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.030    18.118    L_reg/i__carry_i_20__4_n_0
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.354    18.472 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.986    19.458    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.332    19.790 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.631    20.421    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.941 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.941    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.058 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.058    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.373 f  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.825    22.198    L_reg/L_35a56f40_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y65         LUT5 (Prop_lut5_I0_O)        0.307    22.505 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.292    22.798    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y64         LUT5 (Prop_lut5_I0_O)        0.124    22.922 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.843    23.765    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.149    23.914 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.044    24.958    L_reg/i__carry_i_13__3_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I0_O)        0.332    25.290 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.706    25.996    L_reg/i__carry_i_24__3_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.124    26.120 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.858    26.978    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.149    27.127 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.670    27.797    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.332    28.129 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.129    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.662 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.662    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.779 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.779    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.896 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.896    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.115 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.749    29.865    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.295    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.593    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.717 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.332    31.048    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.124    31.172 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.113    32.286    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I4_O)        0.124    32.410 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.327    33.737    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y67         LUT4 (Prop_lut4_I1_O)        0.124    33.861 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.732    36.593    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.149 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.149    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.849ns  (logic 11.854ns (34.016%)  route 22.995ns (65.984%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.969     7.562    L_reg/M_sm_pbc[9]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.152     7.714 r  L_reg/L_35a56f40_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.952     8.667    L_reg/L_35a56f40_remainder0_carry_i_26__0_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.348     9.015 f  L_reg/L_35a56f40_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.958     9.973    L_reg/L_35a56f40_remainder0_carry_i_13__0_n_0
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.150    10.123 f  L_reg/L_35a56f40_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.450    10.572    L_reg/L_35a56f40_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.358    10.930 r  L_reg/L_35a56f40_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.113    12.043    L_reg/L_35a56f40_remainder0_carry_i_10__0_n_0
    SLICE_X43Y57         LUT4 (Prop_lut4_I1_O)        0.326    12.369 r  L_reg/L_35a56f40_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.369    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.009 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_carry/O[3]
                         net (fo=1, routed)           0.833    13.842    L_reg/L_35a56f40_remainder0_1[3]
    SLICE_X42Y58         LUT4 (Prop_lut4_I1_O)        0.306    14.148 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.523    15.671    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I3_O)        0.124    15.795 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.807    16.602    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.152    16.754 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.979    17.733    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.352    18.085 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.472    18.557    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I0_O)        0.321    18.878 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.000    19.879    L_reg/i__carry_i_11__1_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.332    20.211 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.379    20.590    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.097 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.097    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.211 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.211    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.433 f  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    22.311    L_reg/L_35a56f40_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X38Y59         LUT5 (Prop_lut5_I2_O)        0.299    22.610 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.171    22.781    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.905 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.303    24.208    L_reg/i__carry_i_14__0_0
    SLICE_X38Y55         LUT3 (Prop_lut3_I0_O)        0.150    24.358 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.467    24.824    L_reg/i__carry_i_25__1_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.328    25.152 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    25.969    L_reg/i__carry_i_20__1_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I2_O)        0.124    26.093 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.275    26.368    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y56         LUT3 (Prop_lut3_I1_O)        0.120    26.488 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.800    27.289    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.327    27.616 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.616    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.166    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.280    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.394    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.616 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.444    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.299    29.743 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.317    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.441 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.137    31.578    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124    31.702 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.682    32.384    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I4_O)        0.124    32.508 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.281    33.789    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I1_O)        0.154    33.943 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.346    36.289    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    39.986 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.986    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.838ns  (logic 11.671ns (33.500%)  route 23.167ns (66.500%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.969     7.562    L_reg/M_sm_pbc[9]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.152     7.714 r  L_reg/L_35a56f40_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.952     8.667    L_reg/L_35a56f40_remainder0_carry_i_26__0_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.348     9.015 f  L_reg/L_35a56f40_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.958     9.973    L_reg/L_35a56f40_remainder0_carry_i_13__0_n_0
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.150    10.123 f  L_reg/L_35a56f40_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.450    10.572    L_reg/L_35a56f40_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.358    10.930 r  L_reg/L_35a56f40_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.113    12.043    L_reg/L_35a56f40_remainder0_carry_i_10__0_n_0
    SLICE_X43Y57         LUT4 (Prop_lut4_I1_O)        0.326    12.369 r  L_reg/L_35a56f40_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.369    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.009 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_carry/O[3]
                         net (fo=1, routed)           0.833    13.842    L_reg/L_35a56f40_remainder0_1[3]
    SLICE_X42Y58         LUT4 (Prop_lut4_I1_O)        0.306    14.148 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.523    15.671    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I3_O)        0.124    15.795 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.807    16.602    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.152    16.754 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.979    17.733    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.352    18.085 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.472    18.557    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I0_O)        0.321    18.878 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.000    19.879    L_reg/i__carry_i_11__1_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.332    20.211 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.379    20.590    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.097 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.097    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.211 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.211    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.433 f  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    22.311    L_reg/L_35a56f40_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X38Y59         LUT5 (Prop_lut5_I2_O)        0.299    22.610 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.171    22.781    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.905 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.303    24.208    L_reg/i__carry_i_14__0_0
    SLICE_X38Y55         LUT3 (Prop_lut3_I0_O)        0.150    24.358 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.467    24.824    L_reg/i__carry_i_25__1_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.328    25.152 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    25.969    L_reg/i__carry_i_20__1_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I2_O)        0.124    26.093 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.275    26.368    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y56         LUT3 (Prop_lut3_I1_O)        0.120    26.488 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.800    27.289    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.327    27.616 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.616    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.166    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.280    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.394    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.616 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.444    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.299    29.743 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.317    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.441 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.137    31.578    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124    31.702 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.682    32.384    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I4_O)        0.124    32.508 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.866    33.374    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I1_O)        0.124    33.498 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.934    36.431    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.975 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.975    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.823ns  (logic 11.862ns (34.063%)  route 22.961ns (65.937%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.969     7.562    L_reg/M_sm_pbc[9]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.152     7.714 r  L_reg/L_35a56f40_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.952     8.667    L_reg/L_35a56f40_remainder0_carry_i_26__0_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.348     9.015 f  L_reg/L_35a56f40_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.958     9.973    L_reg/L_35a56f40_remainder0_carry_i_13__0_n_0
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.150    10.123 f  L_reg/L_35a56f40_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.450    10.572    L_reg/L_35a56f40_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.358    10.930 r  L_reg/L_35a56f40_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.113    12.043    L_reg/L_35a56f40_remainder0_carry_i_10__0_n_0
    SLICE_X43Y57         LUT4 (Prop_lut4_I1_O)        0.326    12.369 r  L_reg/L_35a56f40_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.369    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.009 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_carry/O[3]
                         net (fo=1, routed)           0.833    13.842    L_reg/L_35a56f40_remainder0_1[3]
    SLICE_X42Y58         LUT4 (Prop_lut4_I1_O)        0.306    14.148 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.523    15.671    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I3_O)        0.124    15.795 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.807    16.602    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.152    16.754 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.979    17.733    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.352    18.085 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.472    18.557    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I0_O)        0.321    18.878 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.000    19.879    L_reg/i__carry_i_11__1_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.332    20.211 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.379    20.590    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.097 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.097    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.211 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.211    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.433 f  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    22.311    L_reg/L_35a56f40_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X38Y59         LUT5 (Prop_lut5_I2_O)        0.299    22.610 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.171    22.781    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.905 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.303    24.208    L_reg/i__carry_i_14__0_0
    SLICE_X38Y55         LUT3 (Prop_lut3_I0_O)        0.150    24.358 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.467    24.824    L_reg/i__carry_i_25__1_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.328    25.152 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    25.969    L_reg/i__carry_i_20__1_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I2_O)        0.124    26.093 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.275    26.368    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y56         LUT3 (Prop_lut3_I1_O)        0.120    26.488 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.800    27.289    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.327    27.616 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.616    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.166    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.280    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.394    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.616 r  bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.444    bseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.299    29.743 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.317    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.441 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.137    31.578    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124    31.702 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.682    32.384    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I4_O)        0.124    32.508 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.866    33.374    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.150    33.524 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.727    36.251    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    39.960 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.960    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.815ns  (logic 11.952ns (34.331%)  route 22.863ns (65.669%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.600     7.191    L_reg/M_sm_timer[4]
    SLICE_X48Y63         LUT5 (Prop_lut5_I3_O)        0.124     7.315 r  L_reg/L_35a56f40_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.018     8.333    L_reg/L_35a56f40_remainder0_carry__1_i_8__1_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.457 f  L_reg/L_35a56f40_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.614     9.071    L_reg/L_35a56f40_remainder0_carry__1_i_7__1_n_0
    SLICE_X46Y64         LUT3 (Prop_lut3_I2_O)        0.150     9.221 f  L_reg/L_35a56f40_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.014    10.235    L_reg/L_35a56f40_remainder0_carry_i_20__1_n_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.356    10.591 r  L_reg/L_35a56f40_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.462    L_reg/L_35a56f40_remainder0_carry_i_10__1_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I1_O)        0.326    11.788 r  L_reg/L_35a56f40_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.788    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.338 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.338    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.452 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.452    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry__0_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.786 f  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.837    13.623    L_reg/L_35a56f40_remainder0_3[9]
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.303    13.926 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.139    15.065    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.189 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.822    16.011    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.135 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.802    16.937    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.152    17.089 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.030    18.118    L_reg/i__carry_i_20__4_n_0
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.354    18.472 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.986    19.458    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.332    19.790 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.631    20.421    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.941 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.941    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.058 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.058    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.373 f  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.825    22.198    L_reg/L_35a56f40_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y65         LUT5 (Prop_lut5_I0_O)        0.307    22.505 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.292    22.798    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y64         LUT5 (Prop_lut5_I0_O)        0.124    22.922 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.843    23.765    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.149    23.914 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.044    24.958    L_reg/i__carry_i_13__3_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I0_O)        0.332    25.290 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.706    25.996    L_reg/i__carry_i_24__3_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.124    26.120 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.858    26.978    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.149    27.127 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.670    27.797    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.332    28.129 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.129    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.662 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.662    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.779 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.779    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.896 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.896    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.115 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.749    29.865    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.295    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.593    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.717 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.332    31.048    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.124    31.172 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.113    32.286    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I4_O)        0.124    32.410 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.327    33.737    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y67         LUT4 (Prop_lut4_I1_O)        0.153    33.890 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.306    36.196    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    39.950 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.950    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.802ns  (logic 11.722ns (33.683%)  route 23.080ns (66.317%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.600     7.191    L_reg/M_sm_timer[4]
    SLICE_X48Y63         LUT5 (Prop_lut5_I3_O)        0.124     7.315 r  L_reg/L_35a56f40_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.018     8.333    L_reg/L_35a56f40_remainder0_carry__1_i_8__1_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.457 f  L_reg/L_35a56f40_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.614     9.071    L_reg/L_35a56f40_remainder0_carry__1_i_7__1_n_0
    SLICE_X46Y64         LUT3 (Prop_lut3_I2_O)        0.150     9.221 f  L_reg/L_35a56f40_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.014    10.235    L_reg/L_35a56f40_remainder0_carry_i_20__1_n_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.356    10.591 r  L_reg/L_35a56f40_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.462    L_reg/L_35a56f40_remainder0_carry_i_10__1_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I1_O)        0.326    11.788 r  L_reg/L_35a56f40_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.788    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.338 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.338    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.452 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.452    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry__0_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.786 f  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.837    13.623    L_reg/L_35a56f40_remainder0_3[9]
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.303    13.926 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.139    15.065    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.189 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.822    16.011    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.135 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.802    16.937    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.152    17.089 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.030    18.118    L_reg/i__carry_i_20__4_n_0
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.354    18.472 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.986    19.458    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.332    19.790 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.631    20.421    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.941 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.941    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.058 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.058    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.373 f  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.825    22.198    L_reg/L_35a56f40_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y65         LUT5 (Prop_lut5_I0_O)        0.307    22.505 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.292    22.798    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y64         LUT5 (Prop_lut5_I0_O)        0.124    22.922 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.843    23.765    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.149    23.914 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.044    24.958    L_reg/i__carry_i_13__3_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I0_O)        0.332    25.290 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.706    25.996    L_reg/i__carry_i_24__3_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.124    26.120 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.858    26.978    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.149    27.127 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.670    27.797    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.332    28.129 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.129    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.662 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.662    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.779 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.779    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.896 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.896    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.115 r  timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.749    29.865    timerseg_driver/decimal_renderer/L_35a56f40_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.295    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.593    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.717 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.332    31.048    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.124    31.172 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.113    32.286    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I4_O)        0.124    32.410 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.336    33.746    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y67         LUT3 (Prop_lut3_I1_O)        0.124    33.870 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.514    36.384    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    39.937 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.937    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1642561200[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.457ns (74.030%)  route 0.511ns (25.970%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.587     1.531    forLoop_idx_0_1642561200[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_1642561200[0].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  forLoop_idx_0_1642561200[0].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.075     1.747    forLoop_idx_0_1642561200[0].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X63Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  forLoop_idx_0_1642561200[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.844    forLoop_idx_0_1642561200[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X63Y67         LUT4 (Prop_lut4_I3_O)        0.045     1.889 r  forLoop_idx_0_1642561200[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=13, routed)          0.384     2.273    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.498 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.498    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1642561200[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.408ns (70.181%)  route 0.598ns (29.819%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.593     1.537    forLoop_idx_0_1642561200[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  forLoop_idx_0_1642561200[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1642561200[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.176     1.853    forLoop_idx_0_1642561200[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.045     1.898 r  forLoop_idx_0_1642561200[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=13, routed)          0.423     2.321    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.543 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.543    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1642561200[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.436ns (71.098%)  route 0.584ns (28.902%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.589     1.533    forLoop_idx_0_1642561200[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  forLoop_idx_0_1642561200[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  forLoop_idx_0_1642561200[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.199     1.896    forLoop_idx_0_1642561200[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X63Y66         LUT4 (Prop_lut4_I1_O)        0.045     1.941 r  forLoop_idx_0_1642561200[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.384     2.325    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.552 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.552    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1642561200[3].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.409ns (69.228%)  route 0.626ns (30.772%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.592     1.536    forLoop_idx_0_1642561200[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_1642561200[3].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1642561200[3].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.212     1.889    forLoop_idx_0_1642561200[3].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X60Y57         LUT4 (Prop_lut4_I2_O)        0.045     1.934 r  forLoop_idx_0_1642561200[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.414     2.348    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.571 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.571    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.396ns (67.966%)  route 0.658ns (32.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.580     1.524    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.688 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.658     2.346    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.578 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.578    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1880727439[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.421ns (68.708%)  route 0.647ns (31.292%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.592     1.536    forLoop_idx_0_1880727439[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_1880727439[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1880727439[0].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.217     1.894    forLoop_idx_0_1880727439[0].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X64Y59         LUT4 (Prop_lut4_I1_O)        0.045     1.939 r  forLoop_idx_0_1880727439[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=21, routed)          0.430     2.369    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.603 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.603    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1880727439[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.483ns (70.870%)  route 0.610ns (29.130%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.593     1.537    forLoop_idx_0_1880727439[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_1880727439[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_1880727439[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.124     1.825    forLoop_idx_0_1880727439[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.870 r  forLoop_idx_0_1880727439[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.922    forLoop_idx_0_1880727439[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.967 r  forLoop_idx_0_1880727439[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=13, routed)          0.434     2.401    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.630 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.630    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.406ns (63.927%)  route 0.793ns (36.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.554     1.498    display/clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.793     2.455    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.697 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.697    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.461ns (65.256%)  route 0.778ns (34.744%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.589     1.533    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     1.773    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X64Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.818 f  cond_butt_next_play/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.219     2.037    cond_butt_next_play/sel
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.082 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.459     2.542    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.772 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.772    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.373ns (59.886%)  route 0.920ns (40.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.554     1.498    display/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.920     2.558    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.790 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.790    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1642561200[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.970ns  (logic 1.502ns (30.228%)  route 3.467ns (69.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.467     4.970    forLoop_idx_0_1642561200[0].cond_butt_dirs/sync/D[0]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_1642561200[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.503     4.907    forLoop_idx_0_1642561200[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_1642561200[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1642561200[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 1.500ns (31.253%)  route 3.299ns (68.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.299     4.799    forLoop_idx_0_1642561200[1].cond_butt_dirs/sync/D[0]
    SLICE_X63Y52         FDRE                                         r  forLoop_idx_0_1642561200[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.510     4.914    forLoop_idx_0_1642561200[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  forLoop_idx_0_1642561200[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1642561200[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.792ns  (logic 1.488ns (31.041%)  route 3.305ns (68.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.305     4.792    forLoop_idx_0_1642561200[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1642561200[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.508     4.912    forLoop_idx_0_1642561200[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1642561200[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1642561200[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.788ns  (logic 1.490ns (31.115%)  route 3.298ns (68.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.298     4.788    forLoop_idx_0_1642561200[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1642561200[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.508     4.912    forLoop_idx_0_1642561200[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1642561200[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.216ns  (logic 1.496ns (46.505%)  route 1.720ns (53.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.720     3.216    reset_cond/AS[0]
    SLICE_X65Y75         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y75         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.216ns  (logic 1.496ns (46.505%)  route 1.720ns (53.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.720     3.216    reset_cond/AS[0]
    SLICE_X64Y75         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.216ns  (logic 1.496ns (46.505%)  route 1.720ns (53.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.720     3.216    reset_cond/AS[0]
    SLICE_X64Y75         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.216ns  (logic 1.496ns (46.505%)  route 1.720ns (53.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.720     3.216    reset_cond/AS[0]
    SLICE_X64Y75         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.216ns  (logic 1.496ns (46.505%)  route 1.720ns (53.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.720     3.216    reset_cond/AS[0]
    SLICE_X64Y75         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.078ns  (logic 1.493ns (48.522%)  route 1.584ns (51.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.584     3.078    cond_butt_next_play/sync/D[0]
    SLICE_X65Y70         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498     4.902    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1880727439[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.236ns (38.226%)  route 0.381ns (61.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.381     0.617    forLoop_idx_0_1880727439[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y62         FDRE                                         r  forLoop_idx_0_1880727439[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.859     2.049    forLoop_idx_0_1880727439[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  forLoop_idx_0_1880727439[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1880727439[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.230ns (33.486%)  route 0.457ns (66.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.457     0.687    forLoop_idx_0_1880727439[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1880727439[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.863     2.053    forLoop_idx_0_1880727439[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1880727439[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.261ns (28.427%)  route 0.657ns (71.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.657     0.918    cond_butt_next_play/sync/D[0]
    SLICE_X65Y70         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.263ns (26.654%)  route 0.724ns (73.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.724     0.988    reset_cond/AS[0]
    SLICE_X65Y75         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y75         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.263ns (26.654%)  route 0.724ns (73.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.724     0.988    reset_cond/AS[0]
    SLICE_X64Y75         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.263ns (26.654%)  route 0.724ns (73.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.724     0.988    reset_cond/AS[0]
    SLICE_X64Y75         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.263ns (26.654%)  route 0.724ns (73.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.724     0.988    reset_cond/AS[0]
    SLICE_X64Y75         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.263ns (26.654%)  route 0.724ns (73.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.724     0.988    reset_cond/AS[0]
    SLICE_X64Y75         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1642561200[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.257ns (14.212%)  route 1.554ns (85.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.554     1.811    forLoop_idx_0_1642561200[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1642561200[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.861     2.051    forLoop_idx_0_1642561200[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1642561200[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1642561200[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.817ns  (logic 0.255ns (14.050%)  route 1.562ns (85.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.562     1.817    forLoop_idx_0_1642561200[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1642561200[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.861     2.051    forLoop_idx_0_1642561200[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1642561200[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





