# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II Version 9.1 Build 350 011:27 25/10/20123/24/2010 Service Pack 2 SJ Full Version
# File: E:\SVN\DE2_115\trunk\test\de2_115_golden_sopc\de2_115_golden_sopc.csv
# Generated on: Fri Jun 18 14:51:18 2010

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved


CLK,Input,PIN_Y2,2,B2_N0,3.3-V LVTTL,
KEY3,Input,PIN_M21,6,B6_N1,2.5 V,
RESET,Input,PIN_M23,6,B6_N2,2.5 V,
LEDR[0],Output,PIN_G19,7,B7_N2,2.5 V,
SW[9],Input,PIN_AB25,5,B5_N1,2.5 V,
SW[8],Input,PIN_AC25,5,B5_N2,2.5 V,
SW[7],Input,PIN_AB26,5,B5_N1,2.5 V,
SW[6],Input,PIN_AD26,5,B5_N2,2.5 V,
SW[5],Input,PIN_AC26,5,B5_N2,2.5 V,
SW[4],Input,PIN_AB27,5,B5_N1,2.5 V,
SW[3],Input,PIN_AD27,5,B5_N2,2.5 V,
SW[2],Input,PIN_AC27,5,B5_N2,2.5 V,
SW[1],Input,PIN_AC28,5,B5_N2,2.5 V,
SW[0],Input,PIN_AB28,5,B5_N1,2.5 V,
VGA_B[7],Output,PIN_D12,8,B8_N0,3.3-V LVTTL,
VGA_B[6],Output,PIN_D11,8,B8_N1,3.3-V LVTTL,
VGA_B[5],Output,PIN_C12,8,B8_N0,3.3-V LVTTL,
VGA_B[4],Output,PIN_A11,8,B8_N0,3.3-V LVTTL,
VGA_B[3],Output,PIN_B11,8,B8_N0,3.3-V LVTTL,
VGA_B[2],Output,PIN_C11,8,B8_N1,3.3-V LVTTL,
VGA_B[1],Output,PIN_A10,8,B8_N0,3.3-V LVTTL,
VGA_B[0],Output,PIN_B10,8,B8_N0,3.3-V LVTTL,
VGA_BLANK_N,Output,PIN_F11,8,B8_N1,3.3-V LVTTL,
VGA_CLK,Output,PIN_A12,8,B8_N0,3.3-V LVTTL,
VGA_G[7],Output,PIN_C9,8,B8_N1,3.3-V LVTTL,
VGA_G[6],Output,PIN_F10,8,B8_N1,3.3-V LVTTL,
VGA_G[5],Output,PIN_B8,8,B8_N1,3.3-V LVTTL,
VGA_G[4],Output,PIN_C8,8,B8_N1,3.3-V LVTTL,
VGA_G[3],Output,PIN_H12,8,B8_N1,3.3-V LVTTL,
VGA_G[2],Output,PIN_F8,8,B8_N2,3.3-V LVTTL,
VGA_G[1],Output,PIN_G11,8,B8_N1,3.3-V LVTTL,
VGA_G[0],Output,PIN_G8,8,B8_N2,3.3-V LVTTL,
VGA_HS,Output,PIN_G13,8,B8_N0,3.3-V LVTTL,
VGA_R[7],Output,PIN_H10,8,B8_N1,3.3-V LVTTL,
VGA_R[6],Output,PIN_H8,8,B8_N2,3.3-V LVTTL,
VGA_R[5],Output,PIN_J12,8,B8_N0,3.3-V LVTTL,
VGA_R[4],Output,PIN_G10,8,B8_N1,3.3-V LVTTL,
VGA_R[3],Output,PIN_F12,8,B8_N1,3.3-V LVTTL,
VGA_R[2],Output,PIN_D10,8,B8_N1,3.3-V LVTTL,
VGA_R[1],Output,PIN_E11,8,B8_N1,3.3-V LVTTL,
VGA_R[0],Output,PIN_E12,8,B8_N1,3.3-V LVTTL,
VGA_SYNC_N,Output,PIN_C10,8,B8_N0,3.3-V LVTTL,
VGA_VS,Output,PIN_C13,8,B8_N0,3.3-V LVTTL,