-- Project:   Icebreaker
-- Generated: 11/27/2018 02:19:28
-- PSoC Creator  4.2

ENTITY Icebreaker IS
    PORT(
        \USBFS:Dp(0)_PAD\ : INOUT std_ulogic;
        \USBFS:Dm(0)_PAD\ : OUT std_ulogic;
        Codec_MCLK(0)_PAD : OUT std_ulogic;
        Codec_DACDAT(0)_PAD : OUT std_ulogic;
        Codec_BCLK(0)_PAD : OUT std_ulogic;
        Codec_LRC(0)_PAD : OUT std_ulogic;
        Codec_ADCDAT(0)_PAD : IN std_ulogic;
        \UART:tx(0)_PAD\ : INOUT std_ulogic;
        \UART:rx(0)_PAD\ : IN std_ulogic;
        \CodecI2CM:sda(0)_PAD\ : INOUT std_ulogic;
        \CodecI2CM:scl(0)_PAD\ : INOUT std_ulogic);
    ATTRIBUTE voltage_VDDIO_A_0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA_0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA_CTB OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_2 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_3 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_4 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_A OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VBUS OF __DEFAULT__ : ENTITY IS 5e0;
END Icebreaker;

ARCHITECTURE __DEFAULT__ OF Icebreaker IS
    SIGNAL Clk_I2S : bit;
    ATTRIBUTE udbclken_assigned OF Clk_I2S : SIGNAL IS "False";
    SIGNAL ClockBlock_ECO : bit;
    SIGNAL ClockBlock_EXTCLK : bit;
    SIGNAL ClockBlock_HFCLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_HFCLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_HFCLK : SIGNAL IS true;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_LFCLK : bit;
    SIGNAL ClockBlock_PLL0 : bit;
    SIGNAL ClockBlock_PLL1 : bit;
    SIGNAL ClockBlock_Routed1 : bit;
    SIGNAL ClockBlock_Routed2 : bit;
    SIGNAL ClockBlock_Routed3 : bit;
    SIGNAL ClockBlock_SYSCLK : bit;
    SIGNAL ClockBlock_WCO : bit;
    SIGNAL Codec_ADCDAT(0)__PA : bit;
    SIGNAL Codec_BCLK(0)__PA : bit;
    SIGNAL Codec_DACDAT(0)__PA : bit;
    SIGNAL Codec_LRC(0)__PA : bit;
    SIGNAL Codec_MCLK(0)__PA : bit;
    SIGNAL I2S_LRCLK : bit;
    SIGNAL I2S_LRCLK__SYNC_OUT : bit;
    SIGNAL I2S_LRCLK__SYNC_OUT_1 : bit;
    SIGNAL Net_3641 : bit;
    SIGNAL Net_3651 : bit;
    SIGNAL Net_3792 : bit;
    SIGNAL Net_3865_ff11 : bit;
    ATTRIBUTE global_signal OF Net_3865_ff11 : SIGNAL IS true;
    SIGNAL Net_3865_ff12 : bit;
    ATTRIBUTE global_signal OF Net_3865_ff12 : SIGNAL IS true;
    SIGNAL Net_4030 : bit;
    SIGNAL Net_4031_0 : bit;
    SIGNAL Net_4032 : bit;
    SIGNAL Net_4612 : bit;
    SIGNAL Net_4613 : bit;
    SIGNAL Net_4634 : bit;
    SIGNAL Net_4635 : bit;
    SIGNAL Net_4636 : bit;
    SIGNAL Net_4637 : bit;
    SIGNAL Net_4638 : bit;
    SIGNAL Net_4639 : bit;
    SIGNAL Net_4644 : bit;
    SIGNAL Net_4645 : bit;
    SIGNAL Net_4646 : bit;
    SIGNAL Net_4647 : bit;
    SIGNAL Net_4648 : bit;
    SIGNAL Net_4649 : bit;
    SIGNAL Net_4652 : bit;
    SIGNAL Net_4655 : bit;
    SIGNAL Net_4657 : bit;
    SIGNAL Net_4658 : bit;
    SIGNAL Net_4677 : bit;
    SIGNAL Net_4679 : bit;
    SIGNAL Net_4680 : bit;
    SIGNAL Net_4694 : bit;
    SIGNAL Net_4695 : bit;
    SIGNAL RxCount : bit;
    SIGNAL Rx_DMA_tr : bit;
    SIGNAL TxCount : bit;
    SIGNAL Tx_DMA_tr : bit;
    SIGNAL \Async_Feedback_Counter:TimerUDB:control_0\ : bit;
    SIGNAL \Async_Feedback_Counter:TimerUDB:control_1\ : bit;
    SIGNAL \Async_Feedback_Counter:TimerUDB:control_2\ : bit;
    SIGNAL \Async_Feedback_Counter:TimerUDB:control_3\ : bit;
    SIGNAL \Async_Feedback_Counter:TimerUDB:control_4\ : bit;
    SIGNAL \Async_Feedback_Counter:TimerUDB:control_5\ : bit;
    SIGNAL \Async_Feedback_Counter:TimerUDB:control_6\ : bit;
    SIGNAL \Async_Feedback_Counter:TimerUDB:control_7\ : bit;
    SIGNAL \Async_Feedback_Counter:TimerUDB:per_zero\ : bit;
    SIGNAL \Async_Feedback_Counter:TimerUDB:status_2\ : bit;
    SIGNAL \Async_Feedback_Counter:TimerUDB:status_3\ : bit;
    SIGNAL \Async_Feedback_Counter:TimerUDB:status_tc\ : bit;
    SIGNAL \AudioClkSel:control_1\ : bit;
    SIGNAL \AudioClkSel:control_2\ : bit;
    SIGNAL \AudioClkSel:control_3\ : bit;
    SIGNAL \AudioClkSel:control_4\ : bit;
    SIGNAL \AudioClkSel:control_5\ : bit;
    SIGNAL \AudioClkSel:control_6\ : bit;
    SIGNAL \AudioClkSel:control_7\ : bit;
    SIGNAL \CodecI2CM:Net_847_ff2\ : bit;
    ATTRIBUTE global_signal OF \CodecI2CM:Net_847_ff2\ : SIGNAL IS true;
    SIGNAL \CodecI2CM:miso_s_wire\ : bit;
    SIGNAL \CodecI2CM:mosi_m_wire\ : bit;
    SIGNAL \CodecI2CM:rts_wire\ : bit;
    SIGNAL \\\CodecI2CM:scl(0)\\__PA\ : bit;
    SIGNAL \CodecI2CM:sclk_m_wire\ : bit;
    SIGNAL \\\CodecI2CM:sda(0)\\__PA\ : bit;
    SIGNAL \CodecI2CM:select_m_wire_0\ : bit;
    SIGNAL \CodecI2CM:select_m_wire_1\ : bit;
    SIGNAL \CodecI2CM:select_m_wire_2\ : bit;
    SIGNAL \CodecI2CM:select_m_wire_3\ : bit;
    SIGNAL \CodecI2CM:tx_wire\ : bit;
    SIGNAL \I2S:bI2S:CtlReg__0__SYNC_OUT\ : bit;
    SIGNAL \I2S:bI2S:CtlReg__1__SYNC_OUT\ : bit;
    SIGNAL \I2S:bI2S:CtlReg__2__SYNC_OUT\ : bit;
    SIGNAL \I2S:bI2S:count_1\ : bit;
    SIGNAL \I2S:bI2S:count_2\ : bit;
    SIGNAL \I2S:bI2S:count_3\ : bit;
    SIGNAL \I2S:bI2S:count_4\ : bit;
    SIGNAL \I2S:bI2S:count_5\ : bit;
    SIGNAL \I2S:bI2S:count_6\ : bit;
    SIGNAL \I2S:bI2S:ctrl_0\ : bit;
    SIGNAL \I2S:bI2S:ctrl_1\ : bit;
    SIGNAL \I2S:bI2S:ctrl_2\ : bit;
    SIGNAL \I2S:bI2S:ctrl_reg_out_0\ : bit;
    SIGNAL \I2S:bI2S:ctrl_reg_out_1\ : bit;
    SIGNAL \I2S:bI2S:ctrl_reg_out_2\ : bit;
    SIGNAL \I2S:bI2S:ctrl_reg_out_3\ : bit;
    SIGNAL \I2S:bI2S:ctrl_reg_out_4\ : bit;
    SIGNAL \I2S:bI2S:ctrl_reg_out_5\ : bit;
    SIGNAL \I2S:bI2S:ctrl_reg_out_6\ : bit;
    SIGNAL \I2S:bI2S:ctrl_reg_out_7\ : bit;
    SIGNAL \I2S:bI2S:d0_load\ : bit;
    SIGNAL \I2S:bI2S:reset\ : bit;
    SIGNAL \I2S:bI2S:rx_data_in_0\ : bit;
    SIGNAL \I2S:bI2S:rx_f0_full_0\ : bit;
    SIGNAL \I2S:bI2S:rx_f0_load\ : bit;
    SIGNAL \I2S:bI2S:rx_f1_load\ : bit;
    SIGNAL \I2S:bI2S:rx_int_out_0\ : bit;
    SIGNAL \I2S:bI2S:rx_overflow_0\ : bit;
    SIGNAL \I2S:bI2S:rx_overflow_sticky\ : bit;
    SIGNAL \I2S:bI2S:rx_state_0\ : bit;
    SIGNAL \I2S:bI2S:rx_state_1\ : bit;
    SIGNAL \I2S:bI2S:rx_state_2\ : bit;
    SIGNAL \I2S:bI2S:rxenable\ : bit;
    SIGNAL \I2S:bI2S:tx_data_out_0\ : bit;
    SIGNAL \I2S:bI2S:tx_f0_empty_0\ : bit;
    SIGNAL \I2S:bI2S:tx_int_out_0\ : bit;
    SIGNAL \I2S:bI2S:tx_state_0\ : bit;
    SIGNAL \I2S:bI2S:tx_state_1\ : bit;
    SIGNAL \I2S:bI2S:tx_state_2\ : bit;
    SIGNAL \I2S:bI2S:tx_swap_done_reg\ : bit;
    SIGNAL \I2S:bI2S:tx_underflow_0\ : bit;
    SIGNAL \I2S:bI2S:tx_underflow_sticky\ : bit;
    SIGNAL \I2S:bI2S:txenable\ : bit;
    SIGNAL \UART:Net_847_ff3\ : bit;
    ATTRIBUTE global_signal OF \UART:Net_847_ff3\ : SIGNAL IS true;
    SIGNAL \UART:miso_s_wire\ : bit;
    SIGNAL \UART:mosi_m_wire\ : bit;
    SIGNAL \UART:rts_wire\ : bit;
    SIGNAL \\\UART:rx(0)\\__PA\ : bit;
    SIGNAL \UART:rx_wire\ : bit;
    SIGNAL \UART:sclk_m_wire\ : bit;
    SIGNAL \UART:select_m_wire_0\ : bit;
    SIGNAL \UART:select_m_wire_1\ : bit;
    SIGNAL \UART:select_m_wire_2\ : bit;
    SIGNAL \UART:select_m_wire_3\ : bit;
    SIGNAL \\\UART:tx(0)\\__PA\ : bit;
    SIGNAL \UART:tx_wire\ : bit;
    SIGNAL \\\USBFS:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBFS:Dp(0)\\__PA\ : bit;
    SIGNAL \USBFS:Net_100\ : bit;
    SIGNAL \USBFS:Net_133\ : bit;
    SIGNAL \USBFS:Net_152\ : bit;
    SIGNAL \USBFS:Net_1567\ : bit;
    SIGNAL \USBFS:Net_1579\ : bit;
    SIGNAL \USBFS:Net_161\ : bit;
    SIGNAL \USBFS:Net_235\ : bit;
    SIGNAL \USBFS:Net_237\ : bit;
    SIGNAL \USBFS:Net_254\ : bit;
    SIGNAL \USBFS:Net_258\ : bit;
    SIGNAL \USBFS:Net_259\ : bit;
    SIGNAL \USBFS:dma_req_0\ : bit;
    SIGNAL \USBFS:dma_req_1\ : bit;
    SIGNAL \USBFS:dma_req_2\ : bit;
    SIGNAL \USBFS:dma_req_3\ : bit;
    SIGNAL \USBFS:dma_req_4\ : bit;
    SIGNAL \USBFS:dma_req_5\ : bit;
    SIGNAL \USBFS:dma_req_6\ : bit;
    SIGNAL \USBFS:dma_req_7\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    ATTRIBUTE Location OF ClockGenBlock : LABEL IS "F(CLK_GEN,0)";
    ATTRIBUTE lib_model OF \USBFS:Dp(0)\ : LABEL IS "iocell1";
    ATTRIBUTE Location OF \USBFS:Dp(0)\ : LABEL IS "P13[0]";
    ATTRIBUTE lib_model OF \USBFS:Dm(0)\ : LABEL IS "iocell2";
    ATTRIBUTE Location OF \USBFS:Dm(0)\ : LABEL IS "P13[1]";
    ATTRIBUTE lib_model OF Codec_MCLK(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Codec_MCLK(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF Codec_DACDAT(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Codec_DACDAT(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF Codec_BCLK(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Codec_BCLK(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF Codec_LRC(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Codec_LRC(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF Codec_ADCDAT(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Codec_ADCDAT(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF \UART:tx(0)\ : LABEL IS "iocell8";
    ATTRIBUTE Location OF \UART:tx(0)\ : LABEL IS "P1[1]";
    ATTRIBUTE lib_model OF \UART:rx(0)\ : LABEL IS "iocell9";
    ATTRIBUTE Location OF \UART:rx(0)\ : LABEL IS "P1[0]";
    ATTRIBUTE lib_model OF \CodecI2CM:sda(0)\ : LABEL IS "iocell10";
    ATTRIBUTE Location OF \CodecI2CM:sda(0)\ : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF \CodecI2CM:scl(0)\ : LABEL IS "iocell11";
    ATTRIBUTE Location OF \CodecI2CM:scl(0)\ : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF \I2S:bI2S:tx_underflow_0\ : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF \I2S:bI2S:rx_overflow_0\ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \Async_Feedback_Counter:TimerUDB:status_tc\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF Net_3651 : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF USBOutDMA : LABEL IS "drqcell1";
    ATTRIBUTE lib_model OF \USBFS:ep6_dma\ : LABEL IS "drqcell2";
    ATTRIBUTE lib_model OF \USBFS:ep4_dma\ : LABEL IS "drqcell3";
    ATTRIBUTE lib_model OF \USBFS:ep3_dma\ : LABEL IS "drqcell4";
    ATTRIBUTE lib_model OF \USBFS:ep2_dma\ : LABEL IS "drqcell5";
    ATTRIBUTE lib_model OF \USBFS:ep1_dma\ : LABEL IS "drqcell6";
    ATTRIBUTE lib_model OF \I2S:bI2S:CtlReg__0__SYNC\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \I2S:bI2S:CtlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \I2S:bI2S:Tx:STS[0]:Sts\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \I2S:bI2S:Tx:CH[0]:dpTx:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \I2S:bI2S:Rx:STS[0]:Sts\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \I2S:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \I2S:bI2S:CtlReg__2__SYNC\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \I2S:bI2S:CtlReg__1__SYNC\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF TxDMA : LABEL IS "drqcell7";
    ATTRIBUTE lib_model OF RxDMA : LABEL IS "drqcell8";
    ATTRIBUTE lib_model OF USBInDMA : LABEL IS "drqcell9";
    ATTRIBUTE lib_model OF \AudioClkSel:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \I2S:bI2S:reset\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF I2S_LRCLK : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \I2S:bI2S:tx_underflow_sticky\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \I2S:bI2S:txenable\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \I2S:bI2S:tx_swap_done_reg\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \I2S:bI2S:tx_state_2\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \I2S:bI2S:tx_state_1\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \I2S:bI2S:tx_state_0\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \I2S:bI2S:d0_load\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF Net_4031_0 : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \I2S:bI2S:rx_f0_load\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \I2S:bI2S:rx_state_2\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \I2S:bI2S:rx_state_1\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \I2S:bI2S:rx_state_0\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \I2S:bI2S:rx_f1_load\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \I2S:bI2S:rx_overflow_sticky\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \I2S:bI2S:rxenable\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \I2S:bI2S:rx_data_in_0\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF Clk_I2S : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF Net_3641 : LABEL IS "macrocell27";
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : IN std_ulogic;
            dsi_out_1 : IN std_ulogic;
            dsi_out_2 : IN std_ulogic;
            dsi_out_3 : IN std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            udb_div_8 : OUT std_ulogic;
            udb_div_9 : OUT std_ulogic;
            udb_div_10 : OUT std_ulogic;
            udb_div_11 : OUT std_ulogic;
            udb_div_12 : OUT std_ulogic;
            udb_div_13 : OUT std_ulogic;
            udb_div_14 : OUT std_ulogic;
            udb_div_15 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            ff_div_16 : OUT std_ulogic;
            ff_div_17 : OUT std_ulogic;
            ff_div_18 : OUT std_ulogic;
            ff_div_19 : OUT std_ulogic;
            ff_div_20 : OUT std_ulogic;
            ff_div_21 : OUT std_ulogic;
            ff_div_22 : OUT std_ulogic;
            ff_div_23 : OUT std_ulogic;
            ff_div_24 : OUT std_ulogic;
            ff_div_25 : OUT std_ulogic;
            ff_div_26 : OUT std_ulogic;
            ff_div_27 : OUT std_ulogic;
            ff_div_28 : OUT std_ulogic;
            ff_div_29 : OUT std_ulogic;
            ff_div_30 : OUT std_ulogic;
            ff_div_31 : OUT std_ulogic;
            ff_div_32 : OUT std_ulogic;
            ff_div_33 : OUT std_ulogic;
            ff_div_34 : OUT std_ulogic;
            ff_div_35 : OUT std_ulogic;
            ff_div_36 : OUT std_ulogic;
            ff_div_37 : OUT std_ulogic;
            ff_div_38 : OUT std_ulogic;
            ff_div_39 : OUT std_ulogic;
            ff_div_40 : OUT std_ulogic;
            ff_div_41 : OUT std_ulogic;
            ff_div_42 : OUT std_ulogic;
            ff_div_43 : OUT std_ulogic;
            ff_div_44 : OUT std_ulogic;
            ff_div_45 : OUT std_ulogic;
            ff_div_46 : OUT std_ulogic;
            ff_div_47 : OUT std_ulogic;
            ff_div_48 : OUT std_ulogic;
            ff_div_49 : OUT std_ulogic;
            ff_div_50 : OUT std_ulogic;
            ff_div_51 : OUT std_ulogic;
            ff_div_52 : OUT std_ulogic;
            ff_div_53 : OUT std_ulogic;
            ff_div_54 : OUT std_ulogic;
            ff_div_55 : OUT std_ulogic;
            ff_div_56 : OUT std_ulogic;
            ff_div_57 : OUT std_ulogic;
            ff_div_58 : OUT std_ulogic;
            ff_div_59 : OUT std_ulogic;
            ff_div_60 : OUT std_ulogic;
            ff_div_61 : OUT std_ulogic;
            ff_div_62 : OUT std_ulogic;
            ff_div_63 : OUT std_ulogic;
            dsi_in_0 : OUT std_ulogic;
            dsi_in_1 : OUT std_ulogic;
            dsi_in_2 : OUT std_ulogic;
            dsi_in_3 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockgenblockcell
        PORT (
            gen_clk_in_0 : IN std_ulogic;
            gen_clk_in_1 : IN std_ulogic;
            gen_clk_in_2 : IN std_ulogic;
            gen_clk_in_3 : IN std_ulogic;
            gen_clk_in_4 : IN std_ulogic;
            gen_clk_in_5 : IN std_ulogic;
            gen_clk_in_6 : IN std_ulogic;
            gen_clk_in_7 : IN std_ulogic;
            gen_clk_out_0 : OUT std_ulogic;
            gen_clk_out_1 : OUT std_ulogic;
            gen_clk_out_2 : OUT std_ulogic;
            gen_clk_out_3 : OUT std_ulogic;
            gen_clk_out_4 : OUT std_ulogic;
            gen_clk_out_5 : OUT std_ulogic;
            gen_clk_out_6 : OUT std_ulogic;
            gen_clk_out_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8scbcell
        PORT (
            clock : IN std_ulogic;
            interrupt : OUT std_ulogic;
            uart_cts : IN std_ulogic;
            uart_rts : OUT std_ulogic;
            uart_rx : IN std_ulogic;
            uart_tx : OUT std_ulogic;
            mosi_m : OUT std_ulogic;
            miso_m : IN std_ulogic;
            select_m_0 : OUT std_ulogic;
            select_m_1 : OUT std_ulogic;
            select_m_2 : OUT std_ulogic;
            select_m_3 : OUT std_ulogic;
            sclk_m : OUT std_ulogic;
            mosi_s : IN std_ulogic;
            miso_s : OUT std_ulogic;
            select_s : IN std_ulogic;
            sclk_s : IN std_ulogic;
            i2c_scl : IN std_ulogic;
            i2c_sda : IN std_ulogic;
            tr_rx_req : OUT std_ulogic;
            tr_tx_req : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tcpwmcell
        PORT (
            clock : IN std_ulogic;
            capture : IN std_ulogic;
            count : IN std_ulogic;
            reload : IN std_ulogic;
            stop : IN std_ulogic;
            start : IN std_ulogic;
            tr_underflow : OUT std_ulogic;
            tr_overflow : OUT std_ulogic;
            tr_compare_match : OUT std_ulogic;
            line : OUT std_ulogic;
            line_compl : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT p4usbcell
        PORT (
            dp : OUT std_ulogic;
            dm : OUT std_ulogic;
            vbus_valid : IN std_ulogic;
            interrupt_lo : OUT std_ulogic;
            interrupt_med : OUT std_ulogic;
            interrupt_hi : OUT std_ulogic;
            dsi_usb_sof : OUT std_ulogic;
            dma_burstend_0 : IN std_ulogic;
            dma_burstend_1 : IN std_ulogic;
            dma_burstend_2 : IN std_ulogic;
            dma_burstend_3 : IN std_ulogic;
            dma_burstend_4 : IN std_ulogic;
            dma_burstend_5 : IN std_ulogic;
            dma_burstend_6 : IN std_ulogic;
            dma_burstend_7 : IN std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            sof : OUT std_ulogic;
            ep0 : OUT std_ulogic;
            ep8_1 : OUT std_ulogic;
            reset : OUT std_ulogic;
            arb : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF synccell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF synccell : COMPONENT IS "clk_en";
BEGIN

    ClockGenBlock:m0s8clockgenblockcell;

    ClockBlock:m0s8clockblockcell
        PORT MAP(
            hfclk => ClockBlock_HFCLK,
            imo => ClockBlock_IMO,
            ext => ClockBlock_EXTCLK,
            sysclk => ClockBlock_SYSCLK,
            eco => ClockBlock_ECO,
            pll => ClockBlock_PLL0,
            dbl => ClockBlock_PLL1,
            ilo => ClockBlock_ILO,
            lfclk => ClockBlock_LFCLK,
            wco => ClockBlock_WCO,
            dsi_in_0 => ClockBlock_Routed1,
            dsi_in_2 => ClockBlock_Routed3,
            dsi_in_1 => ClockBlock_Routed2,
            ff_div_11 => Net_3865_ff11,
            ff_div_12 => Net_3865_ff12,
            ff_div_2 => \CodecI2CM:Net_847_ff2\,
            ff_div_3 => \UART:Net_847_ff3\);

    \USBFS:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "0",
            id => "c0065ef1-1b4a-4c27-bd7a-de833fd58b42/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBFS:Net_100\);

    \USBFS:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBFS:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBFS:Dp(0)\\__PA\,
            oe => open,
            pin_input => \USBFS:Net_254\,
            pad_out => \USBFS:Dp(0)_PAD\,
            pad_in => \USBFS:Dp(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBFS:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c0065ef1-1b4a-4c27-bd7a-de833fd58b42/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBFS:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBFS:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBFS:Dm(0)\\__PA\,
            oe => open,
            pin_input => \USBFS:Net_235\,
            pad_out => \USBFS:Dm(0)_PAD\,
            pad_in => \USBFS:Dm(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Codec_MCLK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8843558f-8028-4242-b419-20e93446a62f",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "PSOC_I2S_MCLK",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Codec_MCLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Codec_MCLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Codec_MCLK(0)__PA,
            oe => open,
            pin_input => Net_3641,
            pad_out => Codec_MCLK(0)_PAD,
            pad_in => Codec_MCLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Codec_DACDAT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f7d2f3aa-d23d-4113-af4d-7ad57d266155",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "PSOC_I2S_SDTO",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Codec_DACDAT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Codec_DACDAT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Codec_DACDAT(0)__PA,
            oe => open,
            pin_input => Net_4031_0,
            pad_out => Codec_DACDAT(0)_PAD,
            pad_in => Codec_DACDAT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Codec_BCLK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f110f600-1aee-49c0-bbad-738496221ccc",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "PSOC_I2S_BCLK",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Codec_BCLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Codec_BCLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Codec_BCLK(0)__PA,
            oe => open,
            pin_input => Net_4032,
            pad_out => Codec_BCLK(0)_PAD,
            pad_in => Codec_BCLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Codec_LRC:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2e1e8d66-1e7e-4cfe-bf79-eae640f97731",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "PSOC_I2S_LRCLK",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Codec_LRC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Codec_LRC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Codec_LRC(0)__PA,
            oe => open,
            pin_input => I2S_LRCLK,
            pad_out => Codec_LRC(0)_PAD,
            pad_in => Codec_LRC(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Codec_ADCDAT:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "de616092-3627-4d1c-9049-719cec881e0a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "PSOC_I2S_SDTI",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Codec_ADCDAT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Codec_ADCDAT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Codec_ADCDAT(0)__PA,
            oe => open,
            fb => Net_4030,
            pad_in => Codec_ADCDAT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \UART:tx\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "0",
            id => "43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/23b8206d-1c77-4e61-be4a-b4037d5de5fc",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \UART:tx(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\UART:tx\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\UART:tx(0)\\__PA\,
            oe => open,
            pin_input => \UART:tx_wire\,
            pad_out => \UART:tx(0)_PAD\,
            pad_in => \UART:tx(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \UART:rx\:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/78e33e5d-45ea-4b75-88d5-73274e8a7ce4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \UART:rx(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\UART:rx\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\UART:rx(0)\\__PA\,
            oe => open,
            fb => \UART:rx_wire\,
            pad_in => \UART:rx(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CodecI2CM:sda\:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "3dbba19d-7851-4a83-b204-a0a386fe8d68/5382e105-1382-4a2e-b9f4-3bb2feba71e0",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \CodecI2CM:sda(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CodecI2CM:sda\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\CodecI2CM:sda(0)\\__PA\,
            oe => open,
            fb => Net_4695,
            pin_input => open,
            pad_in => \CodecI2CM:sda(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CodecI2CM:scl\:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "3dbba19d-7851-4a83-b204-a0a386fe8d68/22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \CodecI2CM:scl(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CodecI2CM:scl\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\CodecI2CM:scl(0)\\__PA\,
            oe => open,
            fb => Net_4694,
            pin_input => open,
            pad_in => \CodecI2CM:scl(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \I2S:bI2S:tx_underflow_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:tx_underflow_0\,
            main_0 => \I2S:bI2S:tx_state_2\,
            main_1 => \I2S:bI2S:tx_state_1\,
            main_2 => \I2S:bI2S:tx_state_0\,
            main_3 => \I2S:bI2S:tx_f0_empty_0\);

    \I2S:bI2S:rx_overflow_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rx_overflow_0\,
            main_0 => \I2S:bI2S:rx_f0_load\,
            main_1 => \I2S:bI2S:rx_f0_full_0\);

    \Async_Feedback_Counter:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Async_Feedback_Counter:TimerUDB:status_tc\,
            main_0 => \Async_Feedback_Counter:TimerUDB:control_7\,
            main_1 => \Async_Feedback_Counter:TimerUDB:per_zero\);

    Net_3651:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3651,
            main_0 => Net_3792,
            main_1 => ClockBlock_Routed3,
            main_2 => ClockBlock_Routed2);

    USBOutDMA:drqcell
        GENERIC MAP(
            priority => "11")
        PORT MAP(
            dmareq => open,
            termout => Net_4612,
            clock => ClockBlock_HFCLK);

    \USBFS:ep6_dma\:drqcell
        GENERIC MAP(
            priority => "00")
        PORT MAP(
            dmareq => \USBFS:dma_req_5\,
            termout => \USBFS:Net_1579\,
            clock => ClockBlock_HFCLK);

    \USBFS:ep4_dma\:drqcell
        GENERIC MAP(
            priority => "00")
        PORT MAP(
            dmareq => \USBFS:dma_req_3\,
            termout => \USBFS:Net_1567\,
            clock => ClockBlock_HFCLK);

    \USBFS:ep3_dma\:drqcell
        GENERIC MAP(
            priority => "00")
        PORT MAP(
            dmareq => \USBFS:dma_req_2\,
            termout => \USBFS:Net_133\,
            clock => ClockBlock_HFCLK);

    \USBFS:ep2_dma\:drqcell
        GENERIC MAP(
            priority => "00")
        PORT MAP(
            dmareq => \USBFS:dma_req_1\,
            termout => \USBFS:Net_152\,
            clock => ClockBlock_HFCLK);

    \USBFS:ep1_dma\:drqcell
        GENERIC MAP(
            priority => "00")
        PORT MAP(
            dmareq => \USBFS:dma_req_0\,
            termout => \USBFS:Net_161\,
            clock => ClockBlock_HFCLK);

    \USBFS:high_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBFS:Net_237\,
            clock => ClockBlock_HFCLK);

    \USBFS:med_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBFS:Net_259\,
            clock => ClockBlock_HFCLK);

    \USBFS:lo_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBFS:Net_258\,
            clock => ClockBlock_HFCLK);

    \USBFS:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBFS:Net_100\,
            clock => ClockBlock_HFCLK);

    \USBFS:cy_m0s8_usb\:p4usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dp => \USBFS:Net_254\,
            dm => \USBFS:Net_235\,
            vbus_valid => open,
            interrupt_lo => \USBFS:Net_258\,
            interrupt_med => \USBFS:Net_259\,
            interrupt_hi => \USBFS:Net_237\,
            dsi_usb_sof => Net_4613,
            dma_burstend_7 => open,
            dma_burstend_6 => open,
            dma_burstend_5 => \USBFS:Net_1579\,
            dma_burstend_4 => open,
            dma_burstend_3 => \USBFS:Net_1567\,
            dma_burstend_2 => \USBFS:Net_133\,
            dma_burstend_1 => \USBFS:Net_152\,
            dma_burstend_0 => \USBFS:Net_161\,
            dma_req_7 => \USBFS:dma_req_7\,
            dma_req_6 => \USBFS:dma_req_6\,
            dma_req_5 => \USBFS:dma_req_5\,
            dma_req_4 => \USBFS:dma_req_4\,
            dma_req_3 => \USBFS:dma_req_3\,
            dma_req_2 => \USBFS:dma_req_2\,
            dma_req_1 => \USBFS:dma_req_1\,
            dma_req_0 => \USBFS:dma_req_0\);

    \I2S:bI2S:CtlReg__0__SYNC\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:CtlReg__0__SYNC_OUT\,
            clk_en => open,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:ctrl_reg_out_0\);

    \I2S:bI2S:CtlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00011111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clk_I2S,
            control_7 => \I2S:bI2S:ctrl_reg_out_7\,
            control_6 => \I2S:bI2S:ctrl_reg_out_6\,
            control_5 => \I2S:bI2S:ctrl_reg_out_5\,
            control_4 => \I2S:bI2S:ctrl_reg_out_4\,
            control_3 => \I2S:bI2S:ctrl_reg_out_3\,
            control_2 => \I2S:bI2S:ctrl_reg_out_2\,
            control_1 => \I2S:bI2S:ctrl_reg_out_1\,
            control_0 => \I2S:bI2S:ctrl_reg_out_0\,
            busclk => ClockBlock_HFCLK);

    \I2S:bI2S:EN_ASYNC:CtlEnSync\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clk_I2S,
            in => \I2S:bI2S:CtlReg__2__SYNC_OUT\,
            out => \I2S:bI2S:ctrl_2\);

    \I2S:bI2S:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1111111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clk_I2S,
            load => open,
            enable => \I2S:bI2S:ctrl_2\,
            count_6 => \I2S:bI2S:count_6\,
            count_5 => \I2S:bI2S:count_5\,
            count_4 => \I2S:bI2S:count_4\,
            count_3 => \I2S:bI2S:count_3\,
            count_2 => \I2S:bI2S:count_2\,
            count_1 => \I2S:bI2S:count_1\,
            count_0 => Net_4032);

    \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clk_I2S,
            in => \I2S:bI2S:CtlReg__0__SYNC_OUT\,
            out => \I2S:bI2S:ctrl_0\);

    \I2S:bI2S:Tx:STS[0]:Sts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clk_I2S,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Tx_DMA_tr,
            status_0 => \I2S:bI2S:tx_underflow_0\,
            interrupt => \I2S:bI2S:tx_int_out_0\);

    \I2S:bI2S:Tx:CH[0]:dpTx:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000000000010000000000000000011000000010000010000000000000000010000101010000100000011111111000000001111111111111111000000000000000000000000000000000001000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clk_I2S,
            cs_addr_2 => \I2S:bI2S:tx_state_2\,
            cs_addr_1 => \I2S:bI2S:tx_state_1\,
            cs_addr_0 => \I2S:bI2S:tx_state_0\,
            d0_load => \I2S:bI2S:d0_load\,
            so_comb => \I2S:bI2S:tx_data_out_0\,
            f0_bus_stat_comb => Tx_DMA_tr,
            f0_blk_stat_comb => \I2S:bI2S:tx_f0_empty_0\,
            busclk => ClockBlock_HFCLK);

    \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clk_I2S,
            in => \I2S:bI2S:CtlReg__1__SYNC_OUT\,
            out => \I2S:bI2S:ctrl_1\);

    \I2S:bI2S:Rx:STS[0]:Sts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clk_I2S,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Rx_DMA_tr,
            status_0 => \I2S:bI2S:rx_overflow_0\,
            interrupt => \I2S:bI2S:rx_int_out_0\);

    \I2S:bI2S:Rx:CH[0]:dpRx:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001001000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clk_I2S,
            cs_addr_2 => \I2S:bI2S:rx_state_2\,
            cs_addr_1 => \I2S:bI2S:rx_state_1\,
            cs_addr_0 => \I2S:bI2S:rx_state_0\,
            route_si => \I2S:bI2S:rx_data_in_0\,
            f0_load => \I2S:bI2S:rx_f0_load\,
            f1_load => \I2S:bI2S:rx_f1_load\,
            f0_bus_stat_comb => Rx_DMA_tr,
            f0_blk_stat_comb => \I2S:bI2S:rx_f0_full_0\,
            busclk => ClockBlock_HFCLK);

    \I2S:bI2S:CtlReg__2__SYNC\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:CtlReg__2__SYNC_OUT\,
            clk_en => open,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:ctrl_reg_out_2\);

    \I2S:bI2S:CtlReg__1__SYNC\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:CtlReg__1__SYNC_OUT\,
            clk_en => open,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:ctrl_reg_out_1\);

    \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_HFCLK,
            control_7 => \Async_Feedback_Counter:TimerUDB:control_7\,
            control_6 => \Async_Feedback_Counter:TimerUDB:control_6\,
            control_5 => \Async_Feedback_Counter:TimerUDB:control_5\,
            control_4 => \Async_Feedback_Counter:TimerUDB:control_4\,
            control_3 => \Async_Feedback_Counter:TimerUDB:control_3\,
            control_2 => \Async_Feedback_Counter:TimerUDB:control_2\,
            control_1 => \Async_Feedback_Counter:TimerUDB:control_1\,
            control_0 => \Async_Feedback_Counter:TimerUDB:control_0\,
            clk_en => I2S_LRCLK__SYNC_OUT_1,
            busclk => ClockBlock_HFCLK);

    \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_HFCLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Async_Feedback_Counter:TimerUDB:status_3\,
            status_2 => \Async_Feedback_Counter:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Async_Feedback_Counter:TimerUDB:status_tc\,
            clk_en => I2S_LRCLK__SYNC_OUT);

    \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_HFCLK,
            cs_addr_1 => \Async_Feedback_Counter:TimerUDB:control_7\,
            cs_addr_0 => \Async_Feedback_Counter:TimerUDB:per_zero\,
            z0_comb => \Async_Feedback_Counter:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Async_Feedback_Counter:TimerUDB:status_3\,
            f0_blk_stat_comb => \Async_Feedback_Counter:TimerUDB:status_2\,
            clk_en => I2S_LRCLK__SYNC_OUT,
            busclk => ClockBlock_HFCLK);

    \ByteCounter_Tx:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_3865_ff12,
            capture => '0',
            count => TxCount,
            reload => '0',
            stop => '0',
            start => '0',
            tr_underflow => Net_4636,
            tr_overflow => Net_4635,
            tr_compare_match => Net_4637,
            line => Net_4638,
            line_compl => Net_4639,
            interrupt => Net_4634);

    TxDMA:drqcell
        GENERIC MAP(
            priority => "00")
        PORT MAP(
            dmareq => Tx_DMA_tr,
            termout => TxCount,
            clock => ClockBlock_HFCLK);

    isr_TxDMADone:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_4635,
            clock => ClockBlock_HFCLK);

    \ByteCounter_Rx:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_3865_ff11,
            capture => '0',
            count => RxCount,
            reload => '0',
            stop => '0',
            start => '0',
            tr_underflow => Net_4646,
            tr_overflow => Net_4645,
            tr_compare_match => Net_4647,
            line => Net_4648,
            line_compl => Net_4649,
            interrupt => Net_4644);

    isr_RxDMADone:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_4645,
            clock => ClockBlock_HFCLK);

    RxDMA:drqcell
        GENERIC MAP(
            priority => "00")
        PORT MAP(
            dmareq => Rx_DMA_tr,
            termout => RxCount,
            clock => ClockBlock_HFCLK);

    USBInDMA:drqcell
        GENERIC MAP(
            priority => "11")
        PORT MAP(
            dmareq => open,
            termout => Net_4652,
            clock => ClockBlock_HFCLK);

    I2S_LRCLK__SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => I2S_LRCLK,
            out => I2S_LRCLK__SYNC_OUT,
            clock => ClockBlock_HFCLK,
            clk_en => open);

    \UART:SCB\:m0s8scbcell
        GENERIC MAP(
            cy_registers => "",
            scb_mode => 2)
        PORT MAP(
            clock => \UART:Net_847_ff3\,
            interrupt => Net_4655,
            uart_rx => \UART:rx_wire\,
            uart_tx => \UART:tx_wire\,
            uart_cts => open,
            uart_rts => \UART:rts_wire\,
            mosi_m => \UART:mosi_m_wire\,
            miso_m => open,
            select_m_3 => \UART:select_m_wire_3\,
            select_m_2 => \UART:select_m_wire_2\,
            select_m_1 => \UART:select_m_wire_1\,
            select_m_0 => \UART:select_m_wire_0\,
            sclk_m => \UART:sclk_m_wire\,
            mosi_s => open,
            miso_s => \UART:miso_s_wire\,
            select_s => open,
            sclk_s => open,
            tr_tx_req => Net_4658,
            tr_rx_req => Net_4657);

    I2S_LRCLK__SYNC_1:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => I2S_LRCLK,
            out => I2S_LRCLK__SYNC_OUT_1,
            clock => ClockBlock_HFCLK,
            clk_en => open);

    \CodecI2CM:SCB_IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_4677,
            clock => ClockBlock_HFCLK);

    \CodecI2CM:SCB\:m0s8scbcell
        GENERIC MAP(
            cy_registers => "",
            scb_mode => 0)
        PORT MAP(
            clock => \CodecI2CM:Net_847_ff2\,
            interrupt => Net_4677,
            uart_rx => open,
            uart_tx => \CodecI2CM:tx_wire\,
            uart_cts => open,
            uart_rts => \CodecI2CM:rts_wire\,
            mosi_m => \CodecI2CM:mosi_m_wire\,
            miso_m => open,
            select_m_3 => \CodecI2CM:select_m_wire_3\,
            select_m_2 => \CodecI2CM:select_m_wire_2\,
            select_m_1 => \CodecI2CM:select_m_wire_1\,
            select_m_0 => \CodecI2CM:select_m_wire_0\,
            sclk_m => \CodecI2CM:sclk_m_wire\,
            mosi_s => open,
            miso_s => \CodecI2CM:miso_s_wire\,
            select_s => open,
            sclk_s => open,
            i2c_scl => Net_4694,
            i2c_sda => Net_4695,
            tr_tx_req => Net_4680,
            tr_rx_req => Net_4679);

    \AudioClkSel:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \AudioClkSel:control_7\,
            control_6 => \AudioClkSel:control_6\,
            control_5 => \AudioClkSel:control_5\,
            control_4 => \AudioClkSel:control_4\,
            control_3 => \AudioClkSel:control_3\,
            control_2 => \AudioClkSel:control_2\,
            control_1 => \AudioClkSel:control_1\,
            control_0 => Net_3792,
            busclk => ClockBlock_HFCLK);

    \I2S:bI2S:reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:reset\,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:ctrl_2\);

    I2S_LRCLK:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => I2S_LRCLK,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:reset\,
            main_1 => \I2S:bI2S:count_6\);

    \I2S:bI2S:tx_underflow_sticky\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:tx_underflow_sticky\,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:ctrl_0\,
            main_1 => \I2S:bI2S:tx_underflow_sticky\,
            main_2 => \I2S:bI2S:tx_state_2\,
            main_3 => \I2S:bI2S:tx_state_1\,
            main_4 => \I2S:bI2S:tx_state_0\,
            main_5 => \I2S:bI2S:tx_f0_empty_0\);

    \I2S:bI2S:txenable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_9 * main_10) + (main_0 * main_2 * !main_9 * main_10) + (main_0 * main_3 * !main_9 * main_10) + (main_0 * main_4 * !main_9 * main_10) + (main_0 * main_5 * !main_9 * main_10) + (main_0 * main_6 * !main_9 * main_10) + (main_0 * main_7 * !main_9 * main_10) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8 * !main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:txenable\,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:ctrl_2\,
            main_1 => \I2S:bI2S:count_6\,
            main_2 => \I2S:bI2S:count_5\,
            main_3 => \I2S:bI2S:count_4\,
            main_4 => \I2S:bI2S:count_3\,
            main_5 => \I2S:bI2S:count_2\,
            main_6 => \I2S:bI2S:count_1\,
            main_7 => Net_4032,
            main_8 => \I2S:bI2S:ctrl_0\,
            main_9 => \I2S:bI2S:tx_underflow_sticky\,
            main_10 => \I2S:bI2S:txenable\);

    \I2S:bI2S:tx_swap_done_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_3 * main_4 * !main_5) + (main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:tx_swap_done_reg\,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:count_6\,
            main_1 => \I2S:bI2S:txenable\,
            main_2 => \I2S:bI2S:tx_swap_done_reg\,
            main_3 => \I2S:bI2S:tx_state_2\,
            main_4 => \I2S:bI2S:tx_state_1\,
            main_5 => \I2S:bI2S:tx_state_0\);

    \I2S:bI2S:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_8 * !main_9 * !main_10) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_7 * !main_8 * !main_9 * !main_10) + (!main_1 * main_2 * main_3 * main_4 * main_5 * main_7 * !main_8 * !main_9 * !main_10) + (!main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:tx_state_2\,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:count_6\,
            main_1 => \I2S:bI2S:count_5\,
            main_2 => \I2S:bI2S:count_4\,
            main_3 => \I2S:bI2S:count_3\,
            main_4 => \I2S:bI2S:count_2\,
            main_5 => \I2S:bI2S:count_1\,
            main_6 => \I2S:bI2S:txenable\,
            main_7 => \I2S:bI2S:tx_swap_done_reg\,
            main_8 => \I2S:bI2S:tx_state_2\,
            main_9 => \I2S:bI2S:tx_state_1\,
            main_10 => \I2S:bI2S:tx_state_0\);

    \I2S:bI2S:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_8) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * main_7 * !main_8) + (main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * !main_8) + (main_6 * !main_8 * main_9) + (main_6 * !main_8 * main_10) + (main_6 * main_8 * !main_9) + (main_6 * main_8 * !main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:tx_state_1\,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:count_6\,
            main_1 => \I2S:bI2S:count_5\,
            main_2 => \I2S:bI2S:count_4\,
            main_3 => \I2S:bI2S:count_3\,
            main_4 => \I2S:bI2S:count_2\,
            main_5 => \I2S:bI2S:count_1\,
            main_6 => \I2S:bI2S:txenable\,
            main_7 => \I2S:bI2S:tx_swap_done_reg\,
            main_8 => \I2S:bI2S:tx_state_2\,
            main_9 => \I2S:bI2S:tx_state_1\,
            main_10 => \I2S:bI2S:tx_state_0\);

    \I2S:bI2S:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_8 * !main_9 * !main_10) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_7 * !main_8 * !main_9 * !main_10) + (main_1 * main_3 * main_4 * main_5 * main_7 * !main_8 * !main_9 * !main_10) + (main_2 * main_3 * main_4 * main_5 * main_7 * !main_8 * !main_9 * !main_10) + (!main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:tx_state_0\,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:count_6\,
            main_1 => \I2S:bI2S:count_5\,
            main_2 => \I2S:bI2S:count_4\,
            main_3 => \I2S:bI2S:count_3\,
            main_4 => \I2S:bI2S:count_2\,
            main_5 => \I2S:bI2S:count_1\,
            main_6 => \I2S:bI2S:txenable\,
            main_7 => \I2S:bI2S:tx_swap_done_reg\,
            main_8 => \I2S:bI2S:tx_state_2\,
            main_9 => \I2S:bI2S:tx_state_1\,
            main_10 => \I2S:bI2S:tx_state_0\);

    \I2S:bI2S:d0_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:d0_load\,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:tx_state_2\,
            main_1 => \I2S:bI2S:tx_state_1\,
            main_2 => \I2S:bI2S:tx_state_0\);

    Net_4031_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4 * main_5 * main_6) + (main_0 * !main_1 * main_5 * main_6) + (main_1 * !main_2 * main_5 * main_6) + (main_1 * !main_3 * main_5 * main_6) + (main_1 * !main_4 * main_5 * main_6) + (!main_5 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_4031_0,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:count_5\,
            main_1 => \I2S:bI2S:count_4\,
            main_2 => \I2S:bI2S:count_3\,
            main_3 => \I2S:bI2S:count_2\,
            main_4 => \I2S:bI2S:count_1\,
            main_5 => Net_4032,
            main_6 => \I2S:bI2S:tx_data_out_0\,
            main_7 => Net_4031_0);

    \I2S:bI2S:rx_f0_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rx_f0_load\,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:rx_state_2\,
            main_1 => \I2S:bI2S:rx_state_1\,
            main_2 => \I2S:bI2S:rx_state_0\);

    \I2S:bI2S:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_5 * !main_6 * main_7 * main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rx_state_2\,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:count_5\,
            main_1 => \I2S:bI2S:count_4\,
            main_2 => \I2S:bI2S:count_3\,
            main_3 => \I2S:bI2S:count_2\,
            main_4 => \I2S:bI2S:count_1\,
            main_5 => \I2S:bI2S:rx_state_2\,
            main_6 => \I2S:bI2S:rx_state_1\,
            main_7 => \I2S:bI2S:rx_state_0\,
            main_8 => \I2S:bI2S:rxenable\);

    \I2S:bI2S:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_4 * !main_5 * main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rx_state_1\,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:count_5\,
            main_1 => \I2S:bI2S:count_3\,
            main_2 => \I2S:bI2S:count_2\,
            main_3 => \I2S:bI2S:count_1\,
            main_4 => \I2S:bI2S:rx_state_2\,
            main_5 => \I2S:bI2S:rx_state_1\,
            main_6 => \I2S:bI2S:rx_state_0\,
            main_7 => \I2S:bI2S:rxenable\);

    \I2S:bI2S:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_7) + (!main_4 * main_5 * main_7) + (main_4 * !main_5 * main_7) + (main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rx_state_0\,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:count_4\,
            main_1 => \I2S:bI2S:count_3\,
            main_2 => \I2S:bI2S:count_2\,
            main_3 => \I2S:bI2S:count_1\,
            main_4 => \I2S:bI2S:rx_state_2\,
            main_5 => \I2S:bI2S:rx_state_1\,
            main_6 => \I2S:bI2S:rx_state_0\,
            main_7 => \I2S:bI2S:rxenable\);

    \I2S:bI2S:rx_f1_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rx_f1_load\,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:rx_state_2\,
            main_1 => \I2S:bI2S:rx_state_1\,
            main_2 => \I2S:bI2S:rx_state_0\);

    \I2S:bI2S:rx_overflow_sticky\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rx_overflow_sticky\,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:ctrl_1\,
            main_1 => \I2S:bI2S:rx_f0_load\,
            main_2 => \I2S:bI2S:rx_overflow_sticky\,
            main_3 => \I2S:bI2S:rx_f0_full_0\);

    \I2S:bI2S:rxenable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_9 * main_10) + (main_0 * !main_2 * !main_9 * main_10) + (main_0 * !main_3 * !main_9 * main_10) + (main_0 * !main_4 * !main_9 * main_10) + (main_0 * !main_5 * !main_9 * main_10) + (main_0 * main_6 * !main_9 * main_10) + (main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * !main_9 * main_10) + (main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * main_7 * main_8 * !main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rxenable\,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:ctrl_2\,
            main_1 => \I2S:bI2S:count_6\,
            main_2 => \I2S:bI2S:count_5\,
            main_3 => \I2S:bI2S:count_4\,
            main_4 => \I2S:bI2S:count_3\,
            main_5 => \I2S:bI2S:count_2\,
            main_6 => \I2S:bI2S:count_1\,
            main_7 => Net_4032,
            main_8 => \I2S:bI2S:ctrl_1\,
            main_9 => \I2S:bI2S:rx_overflow_sticky\,
            main_10 => \I2S:bI2S:rxenable\);

    \I2S:bI2S:rx_data_in_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4 * !main_5 * main_7) + (main_0 * !main_1 * !main_5 * main_7) + (main_1 * !main_2 * !main_5 * main_7) + (main_1 * !main_3 * !main_5 * main_7) + (main_1 * !main_4 * !main_5 * main_7) + (main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rx_data_in_0\,
            clock_0 => Clk_I2S,
            main_0 => \I2S:bI2S:count_5\,
            main_1 => \I2S:bI2S:count_4\,
            main_2 => \I2S:bI2S:count_3\,
            main_3 => \I2S:bI2S:count_2\,
            main_4 => \I2S:bI2S:count_1\,
            main_5 => Net_4032,
            main_6 => \I2S:bI2S:rx_data_in_0\,
            main_7 => Net_4030);

    Clk_I2S:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Clk_I2S,
            clk_en => open,
            clock_0 => Net_3641);

    Net_3641:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3641,
            clk_en => open,
            clock_0 => Net_3651);

END __DEFAULT__;
