{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1486424106866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1486424106869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  6 16:35:06 2017 " "Processing started: Mon Feb  6 16:35:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1486424106869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1486424106869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DrumAnywhere_1_0 -c DrumAnywhere_1_0 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DrumAnywhere_1_0 -c DrumAnywhere_1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1486424106870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1486424107170 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DrumAnywhere_1_0 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"DrumAnywhere_1_0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1486424107292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1486424107320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1486424107320 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "niosII_system:u0\|niosII_system_altpll_0:altpll_0\|altpll:sd1\|pll Cyclone II PLL " "Implemented PLL \"niosII_system:u0\|niosII_system_altpll_0:altpll_0\|altpll:sd1\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosII_system:u0\|niosII_system_altpll_0:altpll_0\|altpll:sd1\|_clk0 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for niosII_system:u0\|niosII_system_altpll_0:altpll_0\|altpll:sd1\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 2658 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1486424107366 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosII_system:u0\|niosII_system_altpll_0:altpll_0\|altpll:sd1\|_clk1 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for niosII_system:u0\|niosII_system_altpll_0:altpll_0\|altpll:sd1\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 2659 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1486424107366 ""}  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 2658 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1486424107366 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll clock1 " "Compensate clock of PLL \"niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 1726 8336 9085 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0 -1 1486424107367 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll Cyclone II PLL " "Implemented PLL \"niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|_clk1 14 31 0 0 " "Implementing clock multiplication of 14, clock division of 31, and phase shift of 0 degrees (0 ps) for niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 1727 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1486424107367 ""}  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 1726 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1486424107367 ""}
{ "Critical Warning" "WCUT_CUT_YGR_PLL_MODE_CHANGED" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|pll No Compensation " "Changed operation mode of PLL \"niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|pll\" to No Compensation" {  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 1734 8336 9085 0}  }  } }  } 1 15090 "Changed operation mode of PLL \"%1!s!\" to %2!s!" 0 0 "" 0 -1 1486424107368 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|pll Cyclone II PLL " "Implemented PLL \"niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|pll\" as Cyclone II PLL type" {  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 1734 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1486424107368 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1486424107673 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1486424108241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1486424108241 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1486424108241 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/OPT/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 13696 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1486424108256 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/OPT/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 13697 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1486424108256 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/OPT/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 13698 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1486424108256 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1486424108256 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1486424108292 ""}
{ "Warning" "WFSAC_FSAC_CANT_MERGER_CYCLONEII" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|pll niosII_system:u0\|niosII_system_altpll_0:altpll_0\|altpll:sd1\|pll " "Can't merge PLL niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|pll and PLL niosII_system:u0\|niosII_system_altpll_0:altpll_0\|altpll:sd1\|pll" { { "Warning" "WFSAC_FSAC_CANT_MERGER_RXTX_FANIN_NOT_SAME" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|pll niosII_system:u0\|niosII_system_altpll_0:altpll_0\|altpll:sd1\|pll ARESET " "Fast PLL niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|pll and fast PLL niosII_system:u0\|niosII_system_altpll_0:altpll_0\|altpll:sd1\|pll have different input signals for input port ARESET" {  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 1734 8336 9085 0} { 0 { 0 ""} 0 2658 8336 9085 0}  }  } } { "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_altpll_0:altpll_0|altpll:sd1|_clk0 } "NODE_NAME" } }  } 0 176106 "Fast PLL %1!s! and fast PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1 1486424108486 ""}  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 1734 8336 9085 0} { 0 { 0 ""} 0 2658 8336 9085 0}  }  } } { "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_altpll_0:altpll_0|altpll:sd1|_clk0 } "NODE_NAME" } }  } 0 176104 "Can't merge PLL %1!s! and PLL %2!s!" 0 0 "" 0 -1 1486424108486 ""}
{ "Warning" "WFSAC_FSAC_CANT_MERGER_CYCLONEII" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|pll niosII_system:u0\|niosII_system_altpll_0:altpll_0\|altpll:sd1\|pll " "Can't merge PLL niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|pll and PLL niosII_system:u0\|niosII_system_altpll_0:altpll_0\|altpll:sd1\|pll" { { "Warning" "WFSAC_FSAC_CANT_MERGER_RXTX_FANIN_NOT_SAME" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|pll niosII_system:u0\|niosII_system_altpll_0:altpll_0\|altpll:sd1\|pll ARESET " "Fast PLL niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|pll and fast PLL niosII_system:u0\|niosII_system_altpll_0:altpll_0\|altpll:sd1\|pll have different input signals for input port ARESET" {  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 1734 8336 9085 0} { 0 { 0 ""} 0 2658 8336 9085 0}  }  } } { "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_altpll_0:altpll_0|altpll:sd1|_clk0 } "NODE_NAME" } }  } 0 176106 "Fast PLL %1!s! and fast PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1 1486424108487 ""}  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 1734 8336 9085 0} { 0 { 0 ""} 0 2658 8336 9085 0}  }  } } { "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_altpll_0:altpll_0|altpll:sd1|_clk0 } "NODE_NAME" } }  } 0 176104 "Can't merge PLL %1!s! and PLL %2!s!" 0 0 "" 0 -1 1486424108487 ""}
{ "Error" "EFSAC_FSAC_NO_LEGAL_CLOCK_REGION" "niosII_system:u0\|niosII_system_altpll_0:altpll_0\|altpll:sd1\|_clk1 " "Can't fit fan-out of node niosII_system:u0\|niosII_system_altpll_0:altpll_0\|altpll:sd1\|_clk1 into a single clock region" {  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_altpll_0:altpll_0|altpll:sd1|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 2658 8336 9085 0}  }  } }  } 0 176350 "Can't fit fan-out of node %1!s! into a single clock region" 0 0 "" 0 -1 1486424108551 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1486424108553 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1486424110881 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "" 0 -1 1486424110881 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/OPT/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/OPT/altera/12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DrumAnywhere_1_0.vhd" "" { Text "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/DrumAnywhere_1_0.vhd" 70 0 0 } } { "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 391 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1486424110883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/OPT/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/OPT/altera/12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DrumAnywhere_1_0.vhd" "" { Text "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/DrumAnywhere_1_0.vhd" 72 0 0 } } { "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 390 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1486424110883 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/OPT/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/OPT/altera/12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DrumAnywhere_1_0.vhd" "" { Text "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/DrumAnywhere_1_0.vhd" 75 0 0 } } { "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/f/jferris/ECE492/capstone/DrumAnywhere_1_0/" { { 0 { 0 ""} 0 389 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1486424110883 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1486424110883 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1486424110884 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 9 s Quartus II 32-bit " "Quartus II 32-bit Fitter was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1486424111792 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb  6 16:35:11 2017 " "Processing ended: Mon Feb  6 16:35:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1486424111792 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1486424111792 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1486424111792 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1486424111792 ""}
