#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2009.vpi";
S_00000158ed168f10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000158ed1690a0 .scope module, "alu_tb" "alu_tb" 3 3;
 .timescale -9 -12;
P_00000158ed1a8420 .param/l "width" 0 3 4, +C4<00000000000000000000000000000100>;
v00000158ed215610_0 .var "A", 3 0;
v00000158ed213e50_0 .var "B", 3 0;
v00000158ed214d50_0 .var "Sel", 2 0;
v00000158ed214e90_0 .net "Y", 3 0, v00000158ed213c70_0;  1 drivers
v00000158ed213ef0_0 .net "flags", 4 0, v00000158ed2145d0_0;  1 drivers
S_00000158ed16fde0 .scope module, "dut" "Alu" 3 12, 4 1 0, S_00000158ed1690a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 3 "Sel";
    .port_info 3 /OUTPUT 4 "Y";
    .port_info 4 /OUTPUT 5 "flags";
P_00000158ed1a84e0 .param/l "width" 0 4 2, +C4<00000000000000000000000000000100>;
v00000158ed215570_0 .net "A", 3 0, v00000158ed215610_0;  1 drivers
v00000158ed2152f0_0 .net "B", 3 0, v00000158ed213e50_0;  1 drivers
v00000158ed214170_0 .net "Sel", 2 0, v00000158ed214d50_0;  1 drivers
v00000158ed213c70_0 .var "Y", 3 0;
v00000158ed214490_0 .net "add_flags", 4 0, L_00000158ed216e00;  1 drivers
v00000158ed214530_0 .net "add_result", 3 0, L_00000158ed215aa0;  1 drivers
v00000158ed2145d0_0 .var "flags", 4 0;
v00000158ed214ad0_0 .net "logic_result", 3 0, v00000158ed2069c0_0;  1 drivers
v00000158ed213950_0 .net "shift_result", 3 0, v00000158ed210620_0;  1 drivers
RS_00000158ed1b7c08 .resolv tri, L_00000158ed2685b0, L_00000158ed2160e0;
v00000158ed214cb0_0 .net8 "sub_flags", 4 0, RS_00000158ed1b7c08;  2 drivers
v00000158ed213db0_0 .net "sub_result", 3 0, L_00000158ed2169a0;  1 drivers
E_00000158ed1a8520/0 .event anyedge, v00000158ed206a60_0, v00000158ed2062e0_0, v00000158ed2066a0_0, v00000158ed2112a0_0;
E_00000158ed1a8520/1 .event anyedge, v00000158ed2140d0_0, v00000158ed2069c0_0, v00000158ed213c70_0, v00000158ed210620_0;
E_00000158ed1a8520 .event/or E_00000158ed1a8520/0, E_00000158ed1a8520/1;
S_00000158ed16ff70 .scope module, "add_inst" "addition" 4 26, 5 1 0, S_00000158ed16fde0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "Y";
    .port_info 3 /OUTPUT 5 "flags";
P_00000158ed1a8620 .param/l "width" 0 5 2, +C4<00000000000000000000000000000100>;
L_00000158ed217fe0 .functor AND 1, L_00000158ed217580, L_00000158ed216cc0, C4<1>, C4<1>;
L_00000158ed217bf0 .functor NOT 1, L_00000158ed215780, C4<0>, C4<0>, C4<0>;
L_00000158ed2179c0 .functor AND 1, L_00000158ed217fe0, L_00000158ed217bf0, C4<1>, C4<1>;
L_00000158ed217e20 .functor NOT 1, L_00000158ed217620, C4<0>, C4<0>, C4<0>;
L_00000158ed218210 .functor NOT 1, L_00000158ed215b40, C4<0>, C4<0>, C4<0>;
L_00000158ed217950 .functor AND 1, L_00000158ed217e20, L_00000158ed218210, C4<1>, C4<1>;
L_00000158ed217a30 .functor AND 1, L_00000158ed217950, L_00000158ed215820, C4<1>, C4<1>;
L_00000158ed218670 .functor OR 1, L_00000158ed2179c0, L_00000158ed217a30, C4<0>, C4<0>;
v00000158ed206ec0_0 .net "A", 3 0, v00000158ed215610_0;  alias, 1 drivers
v00000158ed207280_0 .net "B", 3 0, v00000158ed213e50_0;  alias, 1 drivers
v00000158ed2062e0_0 .net "Y", 3 0, L_00000158ed215aa0;  alias, 1 drivers
L_00000158ed220088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000158ed206560_0 .net/2u *"_ivl_32", 0 0, L_00000158ed220088;  1 drivers
v00000158ed207320_0 .net *"_ivl_37", 0 0, L_00000158ed217440;  1 drivers
v00000158ed207780_0 .net *"_ivl_41", 0 0, L_00000158ed215dc0;  1 drivers
v00000158ed207820_0 .net *"_ivl_45", 0 0, L_00000158ed217580;  1 drivers
v00000158ed207500_0 .net *"_ivl_47", 0 0, L_00000158ed216cc0;  1 drivers
v00000158ed2078c0_0 .net *"_ivl_48", 0 0, L_00000158ed217fe0;  1 drivers
v00000158ed207a00_0 .net *"_ivl_51", 0 0, L_00000158ed215780;  1 drivers
v00000158ed208040_0 .net *"_ivl_52", 0 0, L_00000158ed217bf0;  1 drivers
v00000158ed207aa0_0 .net *"_ivl_54", 0 0, L_00000158ed2179c0;  1 drivers
v00000158ed207b40_0 .net *"_ivl_57", 0 0, L_00000158ed217620;  1 drivers
v00000158ed207be0_0 .net *"_ivl_58", 0 0, L_00000158ed217e20;  1 drivers
v00000158ed207c80_0 .net *"_ivl_61", 0 0, L_00000158ed215b40;  1 drivers
v00000158ed207dc0_0 .net *"_ivl_62", 0 0, L_00000158ed218210;  1 drivers
v00000158ed207e60_0 .net *"_ivl_64", 0 0, L_00000158ed217950;  1 drivers
v00000158ed206740_0 .net *"_ivl_67", 0 0, L_00000158ed215820;  1 drivers
v00000158ed2067e0_0 .net *"_ivl_68", 0 0, L_00000158ed217a30;  1 drivers
v00000158ed207f00_0 .net *"_ivl_70", 0 0, L_00000158ed218670;  1 drivers
v00000158ed206380_0 .net *"_ivl_75", 0 0, L_00000158ed216ea0;  1 drivers
v00000158ed207fa0_0 .net *"_ivl_80", 0 0, L_00000158ed216d60;  1 drivers
v00000158ed2064c0_0 .net "c", 4 0, L_00000158ed2173a0;  1 drivers
v00000158ed2066a0_0 .net "flags", 4 0, L_00000158ed216e00;  alias, 1 drivers
L_00000158ed214f30 .part v00000158ed215610_0, 0, 1;
L_00000158ed214fd0 .part v00000158ed213e50_0, 0, 1;
L_00000158ed2151b0 .part L_00000158ed2173a0, 0, 1;
L_00000158ed215390 .part v00000158ed215610_0, 1, 1;
L_00000158ed2139f0 .part v00000158ed213e50_0, 1, 1;
L_00000158ed215430 .part L_00000158ed2173a0, 1, 1;
L_00000158ed213770 .part v00000158ed215610_0, 2, 1;
L_00000158ed216c20 .part v00000158ed213e50_0, 2, 1;
L_00000158ed216b80 .part L_00000158ed2173a0, 2, 1;
L_00000158ed215f00 .part v00000158ed215610_0, 3, 1;
L_00000158ed217080 .part v00000158ed213e50_0, 3, 1;
L_00000158ed215a00 .part L_00000158ed2173a0, 3, 1;
L_00000158ed215aa0 .concat8 [ 1 1 1 1], L_00000158ed1a5560, L_00000158ed1a4a00, L_00000158ed1a4c30, L_00000158ed1a4fb0;
LS_00000158ed2173a0_0_0 .concat8 [ 1 1 1 1], L_00000158ed220088, L_00000158ed1a4ca0, L_00000158ed1a5330, L_00000158ed1a5640;
LS_00000158ed2173a0_0_4 .concat8 [ 1 0 0 0], L_00000158ed217c60;
L_00000158ed2173a0 .concat8 [ 4 1 0 0], LS_00000158ed2173a0_0_0, LS_00000158ed2173a0_0_4;
L_00000158ed217440 .part L_00000158ed2173a0, 4, 1;
L_00000158ed215dc0 .reduce/xor L_00000158ed215aa0;
L_00000158ed217580 .part v00000158ed215610_0, 3, 1;
L_00000158ed216cc0 .part v00000158ed213e50_0, 3, 1;
L_00000158ed215780 .part L_00000158ed215aa0, 3, 1;
L_00000158ed217620 .part v00000158ed215610_0, 3, 1;
L_00000158ed215b40 .part v00000158ed213e50_0, 3, 1;
L_00000158ed215820 .part L_00000158ed215aa0, 3, 1;
L_00000158ed216ea0 .reduce/nor L_00000158ed215aa0;
LS_00000158ed216e00_0_0 .concat8 [ 1 1 1 1], L_00000158ed217440, L_00000158ed215dc0, L_00000158ed218670, L_00000158ed216ea0;
LS_00000158ed216e00_0_4 .concat8 [ 1 0 0 0], L_00000158ed216d60;
L_00000158ed216e00 .concat8 [ 4 1 0 0], LS_00000158ed216e00_0_0, LS_00000158ed216e00_0_4;
L_00000158ed216d60 .part L_00000158ed215aa0, 3, 1;
S_00000158ed16d050 .scope generate, "GEN_FA[0]" "GEN_FA[0]" 5 13, 5 13 0, S_00000158ed16ff70;
 .timescale 0 0;
P_00000158ed1a8920 .param/l "i" 0 5 13, +C4<00>;
S_00000158ed16d1e0 .scope module, "fa0" "full_adder" 5 14, 5 25 0, S_00000158ed16d050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000158ed1a56b0 .functor XOR 1, L_00000158ed214f30, L_00000158ed214fd0, C4<0>, C4<0>;
L_00000158ed1a5560 .functor XOR 1, L_00000158ed1a56b0, L_00000158ed2151b0, C4<0>, C4<0>;
L_00000158ed1a4a70 .functor AND 1, L_00000158ed214f30, L_00000158ed214fd0, C4<1>, C4<1>;
L_00000158ed1a52c0 .functor AND 1, L_00000158ed214f30, L_00000158ed2151b0, C4<1>, C4<1>;
L_00000158ed1a5790 .functor OR 1, L_00000158ed1a4a70, L_00000158ed1a52c0, C4<0>, C4<0>;
L_00000158ed1a5800 .functor AND 1, L_00000158ed214fd0, L_00000158ed2151b0, C4<1>, C4<1>;
L_00000158ed1a4ca0 .functor OR 1, L_00000158ed1a5790, L_00000158ed1a5800, C4<0>, C4<0>;
v00000158ed1a0420_0 .net *"_ivl_0", 0 0, L_00000158ed1a56b0;  1 drivers
v00000158ed19ffc0_0 .net *"_ivl_10", 0 0, L_00000158ed1a5800;  1 drivers
v00000158ed1a0f60_0 .net *"_ivl_4", 0 0, L_00000158ed1a4a70;  1 drivers
v00000158ed19fde0_0 .net *"_ivl_6", 0 0, L_00000158ed1a52c0;  1 drivers
v00000158ed1a0b00_0 .net *"_ivl_8", 0 0, L_00000158ed1a5790;  1 drivers
v00000158ed1a0c40_0 .net "a", 0 0, L_00000158ed214f30;  1 drivers
v00000158ed1a04c0_0 .net "b", 0 0, L_00000158ed214fd0;  1 drivers
v00000158ed1a0ce0_0 .net "cin", 0 0, L_00000158ed2151b0;  1 drivers
v00000158ed1a0d80_0 .net "cout", 0 0, L_00000158ed1a4ca0;  1 drivers
v00000158ed1a0ec0_0 .net "sum", 0 0, L_00000158ed1a5560;  1 drivers
S_00000158ed17e8c0 .scope generate, "GEN_FA[1]" "GEN_FA[1]" 5 13, 5 13 0, S_00000158ed16ff70;
 .timescale 0 0;
P_00000158ed1a8660 .param/l "i" 0 5 13, +C4<01>;
S_00000158ed17ea50 .scope module, "fa0" "full_adder" 5 14, 5 25 0, S_00000158ed17e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000158ed1a4b50 .functor XOR 1, L_00000158ed215390, L_00000158ed2139f0, C4<0>, C4<0>;
L_00000158ed1a4a00 .functor XOR 1, L_00000158ed1a4b50, L_00000158ed215430, C4<0>, C4<0>;
L_00000158ed1a51e0 .functor AND 1, L_00000158ed215390, L_00000158ed2139f0, C4<1>, C4<1>;
L_00000158ed1a5170 .functor AND 1, L_00000158ed215390, L_00000158ed215430, C4<1>, C4<1>;
L_00000158ed1a4bc0 .functor OR 1, L_00000158ed1a51e0, L_00000158ed1a5170, C4<0>, C4<0>;
L_00000158ed1a4ae0 .functor AND 1, L_00000158ed2139f0, L_00000158ed215430, C4<1>, C4<1>;
L_00000158ed1a5330 .functor OR 1, L_00000158ed1a4bc0, L_00000158ed1a4ae0, C4<0>, C4<0>;
v00000158ed1a1000_0 .net *"_ivl_0", 0 0, L_00000158ed1a4b50;  1 drivers
v00000158ed19fe80_0 .net *"_ivl_10", 0 0, L_00000158ed1a4ae0;  1 drivers
v00000158ed19f700_0 .net *"_ivl_4", 0 0, L_00000158ed1a51e0;  1 drivers
v00000158ed1a0060_0 .net *"_ivl_6", 0 0, L_00000158ed1a5170;  1 drivers
v00000158ed1a0100_0 .net *"_ivl_8", 0 0, L_00000158ed1a4bc0;  1 drivers
v00000158ed190ea0_0 .net "a", 0 0, L_00000158ed215390;  1 drivers
v00000158ed190ae0_0 .net "b", 0 0, L_00000158ed2139f0;  1 drivers
v00000158ed190c20_0 .net "cin", 0 0, L_00000158ed215430;  1 drivers
v00000158ed1914e0_0 .net "cout", 0 0, L_00000158ed1a5330;  1 drivers
v00000158ed207960_0 .net "sum", 0 0, L_00000158ed1a4a00;  1 drivers
S_00000158ed1739c0 .scope generate, "GEN_FA[2]" "GEN_FA[2]" 5 13, 5 13 0, S_00000158ed16ff70;
 .timescale 0 0;
P_00000158ed1a86a0 .param/l "i" 0 5 13, +C4<010>;
S_00000158ed173b50 .scope module, "fa0" "full_adder" 5 14, 5 25 0, S_00000158ed1739c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000158ed1a53a0 .functor XOR 1, L_00000158ed213770, L_00000158ed216c20, C4<0>, C4<0>;
L_00000158ed1a4c30 .functor XOR 1, L_00000158ed1a53a0, L_00000158ed216b80, C4<0>, C4<0>;
L_00000158ed1a54f0 .functor AND 1, L_00000158ed213770, L_00000158ed216c20, C4<1>, C4<1>;
L_00000158ed1a4d10 .functor AND 1, L_00000158ed213770, L_00000158ed216b80, C4<1>, C4<1>;
L_00000158ed1a55d0 .functor OR 1, L_00000158ed1a54f0, L_00000158ed1a4d10, C4<0>, C4<0>;
L_00000158ed1a4e60 .functor AND 1, L_00000158ed216c20, L_00000158ed216b80, C4<1>, C4<1>;
L_00000158ed1a5640 .functor OR 1, L_00000158ed1a55d0, L_00000158ed1a4e60, C4<0>, C4<0>;
v00000158ed2073c0_0 .net *"_ivl_0", 0 0, L_00000158ed1a53a0;  1 drivers
v00000158ed206240_0 .net *"_ivl_10", 0 0, L_00000158ed1a4e60;  1 drivers
v00000158ed206ba0_0 .net *"_ivl_4", 0 0, L_00000158ed1a54f0;  1 drivers
v00000158ed207d20_0 .net *"_ivl_6", 0 0, L_00000158ed1a4d10;  1 drivers
v00000158ed206420_0 .net *"_ivl_8", 0 0, L_00000158ed1a55d0;  1 drivers
v00000158ed2075a0_0 .net "a", 0 0, L_00000158ed213770;  1 drivers
v00000158ed2071e0_0 .net "b", 0 0, L_00000158ed216c20;  1 drivers
v00000158ed2076e0_0 .net "cin", 0 0, L_00000158ed216b80;  1 drivers
v00000158ed206c40_0 .net "cout", 0 0, L_00000158ed1a5640;  1 drivers
v00000158ed206ce0_0 .net "sum", 0 0, L_00000158ed1a4c30;  1 drivers
S_00000158ed0d6050 .scope generate, "GEN_FA[3]" "GEN_FA[3]" 5 13, 5 13 0, S_00000158ed16ff70;
 .timescale 0 0;
P_00000158ed1a86e0 .param/l "i" 0 5 13, +C4<011>;
S_00000158ed0d61e0 .scope module, "fa0" "full_adder" 5 14, 5 25 0, S_00000158ed0d6050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000158ed1a4ed0 .functor XOR 1, L_00000158ed215f00, L_00000158ed217080, C4<0>, C4<0>;
L_00000158ed1a4fb0 .functor XOR 1, L_00000158ed1a4ed0, L_00000158ed215a00, C4<0>, C4<0>;
L_00000158ed1a5020 .functor AND 1, L_00000158ed215f00, L_00000158ed217080, C4<1>, C4<1>;
L_00000158ed1a5090 .functor AND 1, L_00000158ed215f00, L_00000158ed215a00, C4<1>, C4<1>;
L_00000158ed1a5100 .functor OR 1, L_00000158ed1a5020, L_00000158ed1a5090, C4<0>, C4<0>;
L_00000158ed2181a0 .functor AND 1, L_00000158ed217080, L_00000158ed215a00, C4<1>, C4<1>;
L_00000158ed217c60 .functor OR 1, L_00000158ed1a5100, L_00000158ed2181a0, C4<0>, C4<0>;
v00000158ed207000_0 .net *"_ivl_0", 0 0, L_00000158ed1a4ed0;  1 drivers
v00000158ed206d80_0 .net *"_ivl_10", 0 0, L_00000158ed2181a0;  1 drivers
v00000158ed206e20_0 .net *"_ivl_4", 0 0, L_00000158ed1a5020;  1 drivers
v00000158ed207460_0 .net *"_ivl_6", 0 0, L_00000158ed1a5090;  1 drivers
v00000158ed2070a0_0 .net *"_ivl_8", 0 0, L_00000158ed1a5100;  1 drivers
v00000158ed207640_0 .net "a", 0 0, L_00000158ed215f00;  1 drivers
v00000158ed207140_0 .net "b", 0 0, L_00000158ed217080;  1 drivers
v00000158ed2061a0_0 .net "cin", 0 0, L_00000158ed215a00;  1 drivers
v00000158ed206f60_0 .net "cout", 0 0, L_00000158ed217c60;  1 drivers
v00000158ed206600_0 .net "sum", 0 0, L_00000158ed1a4fb0;  1 drivers
S_00000158ed0d6370 .scope module, "log_inst" "logical_operations" 4 40, 6 1 0, S_00000158ed16fde0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "Y";
    .port_info 3 /INPUT 3 "operation";
P_00000158ed1a8720 .param/l "width" 0 6 2, +C4<00000000000000000000000000000100>;
v00000158ed206880_0 .net "A", 3 0, v00000158ed215610_0;  alias, 1 drivers
v00000158ed206920_0 .net "B", 3 0, v00000158ed213e50_0;  alias, 1 drivers
v00000158ed2069c0_0 .var "Y", 3 0;
v00000158ed206a60_0 .net "operation", 2 0, v00000158ed214d50_0;  alias, 1 drivers
E_00000158ed1a87e0 .event anyedge, v00000158ed206a60_0, v00000158ed206ec0_0, v00000158ed207280_0;
S_00000158ed1b0da0 .scope module, "shift_inst" "shift_operations" 4 47, 6 20 0, S_00000158ed16fde0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "Y";
    .port_info 3 /INPUT 3 "direction";
P_00000158ed1a8960 .param/l "width" 0 6 21, +C4<00000000000000000000000000000100>;
v00000158ed206b00_0 .net "A", 3 0, v00000158ed215610_0;  alias, 1 drivers
v00000158ed211700_0 .net "B", 3 0, v00000158ed213e50_0;  alias, 1 drivers
v00000158ed210620_0 .var "Y", 3 0;
v00000158ed210bc0_0 .net "direction", 2 0, v00000158ed214d50_0;  alias, 1 drivers
S_00000158ed1b0f30 .scope module, "sub_inst" "subtraction" 4 33, 5 36 0, S_00000158ed16fde0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "Y";
    .port_info 3 /OUTPUT 5 "flag";
P_00000158ed1a9da0 .param/l "width" 0 5 37, +C4<00000000000000000000000000000100>;
L_00000158ed217e90 .functor NOT 4, v00000158ed213e50_0, C4<0000>, C4<0000>, C4<0000>;
L_00000158ed2685b0 .functor BUFZ 5, L_00000158ed215fa0, C4<00000>, C4<00000>, C4<00000>;
L_00000158ed2682a0 .functor NOT 1, L_00000158ed216220, C4<0>, C4<0>, C4<0>;
v00000158ed2147b0_0 .net "A", 3 0, v00000158ed215610_0;  alias, 1 drivers
v00000158ed213bd0_0 .net "B", 3 0, v00000158ed213e50_0;  alias, 1 drivers
v00000158ed215110_0 .net "B_complement", 3 0, L_00000158ed216400;  1 drivers
v00000158ed214850_0 .net "Y", 3 0, L_00000158ed2169a0;  alias, 1 drivers
v00000158ed214030_0 .net *"_ivl_0", 3 0, L_00000158ed217e90;  1 drivers
v00000158ed214a30_0 .net *"_ivl_11", 0 0, L_00000158ed216220;  1 drivers
v00000158ed213d10_0 .net *"_ivl_12", 0 0, L_00000158ed2682a0;  1 drivers
L_00000158ed2200d0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000158ed2138b0_0 .net/2u *"_ivl_2", 3 0, L_00000158ed2200d0;  1 drivers
v00000158ed2140d0_0 .net8 "flag", 4 0, RS_00000158ed1b7c08;  alias, 2 drivers
v00000158ed215250_0 .net "temp_flags", 4 0, L_00000158ed215fa0;  1 drivers
L_00000158ed216400 .arith/sum 4, L_00000158ed217e90, L_00000158ed2200d0;
L_00000158ed2160e0 .part/pv L_00000158ed2682a0, 0, 1, 5;
L_00000158ed216220 .part L_00000158ed215fa0, 0, 1;
S_00000158ed1b10c0 .scope module, "add_inst" "addition" 5 48, 5 1 0, S_00000158ed1b0f30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "Y";
    .port_info 3 /OUTPUT 5 "flags";
P_00000158ed1992e0 .param/l "width" 0 5 2, +C4<00000000000000000000000000000100>;
L_00000158ed268c40 .functor AND 1, L_00000158ed215be0, L_00000158ed216180, C4<1>, C4<1>;
L_00000158ed268fc0 .functor NOT 1, L_00000158ed216540, C4<0>, C4<0>, C4<0>;
L_00000158ed268380 .functor AND 1, L_00000158ed268c40, L_00000158ed268fc0, C4<1>, C4<1>;
L_00000158ed2688c0 .functor NOT 1, L_00000158ed215d20, C4<0>, C4<0>, C4<0>;
L_00000158ed268a80 .functor NOT 1, L_00000158ed215960, C4<0>, C4<0>, C4<0>;
L_00000158ed268d20 .functor AND 1, L_00000158ed2688c0, L_00000158ed268a80, C4<1>, C4<1>;
L_00000158ed268230 .functor AND 1, L_00000158ed268d20, L_00000158ed215c80, C4<1>, C4<1>;
L_00000158ed268460 .functor OR 1, L_00000158ed268380, L_00000158ed268230, C4<0>, C4<0>;
v00000158ed2101c0_0 .net "A", 3 0, v00000158ed215610_0;  alias, 1 drivers
v00000158ed210260_0 .net "B", 3 0, L_00000158ed216400;  alias, 1 drivers
v00000158ed2112a0_0 .net "Y", 3 0, L_00000158ed2169a0;  alias, 1 drivers
L_00000158ed220118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000158ed211340_0 .net/2u *"_ivl_32", 0 0, L_00000158ed220118;  1 drivers
v00000158ed2115c0_0 .net *"_ivl_37", 0 0, L_00000158ed2171c0;  1 drivers
v00000158ed211a20_0 .net *"_ivl_41", 0 0, L_00000158ed217260;  1 drivers
v00000158ed211b60_0 .net *"_ivl_45", 0 0, L_00000158ed215be0;  1 drivers
v00000158ed214210_0 .net *"_ivl_47", 0 0, L_00000158ed216180;  1 drivers
v00000158ed214df0_0 .net *"_ivl_48", 0 0, L_00000158ed268c40;  1 drivers
v00000158ed2148f0_0 .net *"_ivl_51", 0 0, L_00000158ed216540;  1 drivers
v00000158ed213810_0 .net *"_ivl_52", 0 0, L_00000158ed268fc0;  1 drivers
v00000158ed2143f0_0 .net *"_ivl_54", 0 0, L_00000158ed268380;  1 drivers
v00000158ed213a90_0 .net *"_ivl_57", 0 0, L_00000158ed215d20;  1 drivers
v00000158ed214b70_0 .net *"_ivl_58", 0 0, L_00000158ed2688c0;  1 drivers
v00000158ed214670_0 .net *"_ivl_61", 0 0, L_00000158ed215960;  1 drivers
v00000158ed213b30_0 .net *"_ivl_62", 0 0, L_00000158ed268a80;  1 drivers
v00000158ed2142b0_0 .net *"_ivl_64", 0 0, L_00000158ed268d20;  1 drivers
v00000158ed2154d0_0 .net *"_ivl_67", 0 0, L_00000158ed215c80;  1 drivers
v00000158ed214350_0 .net *"_ivl_68", 0 0, L_00000158ed268230;  1 drivers
v00000158ed214c10_0 .net *"_ivl_70", 0 0, L_00000158ed268460;  1 drivers
v00000158ed214710_0 .net *"_ivl_75", 0 0, L_00000158ed215e60;  1 drivers
v00000158ed215070_0 .net *"_ivl_80", 0 0, L_00000158ed216040;  1 drivers
v00000158ed214990_0 .net "c", 4 0, L_00000158ed217300;  1 drivers
v00000158ed213f90_0 .net "flags", 4 0, L_00000158ed215fa0;  alias, 1 drivers
L_00000158ed216860 .part v00000158ed215610_0, 0, 1;
L_00000158ed2167c0 .part L_00000158ed216400, 0, 1;
L_00000158ed216900 .part L_00000158ed217300, 0, 1;
L_00000158ed216f40 .part v00000158ed215610_0, 1, 1;
L_00000158ed2162c0 .part L_00000158ed216400, 1, 1;
L_00000158ed2174e0 .part L_00000158ed217300, 1, 1;
L_00000158ed216360 .part v00000158ed215610_0, 2, 1;
L_00000158ed216fe0 .part L_00000158ed216400, 2, 1;
L_00000158ed2158c0 .part L_00000158ed217300, 2, 1;
L_00000158ed216ae0 .part v00000158ed215610_0, 3, 1;
L_00000158ed2164a0 .part L_00000158ed216400, 3, 1;
L_00000158ed217120 .part L_00000158ed217300, 3, 1;
L_00000158ed2169a0 .concat8 [ 1 1 1 1], L_00000158ed218280, L_00000158ed217b10, L_00000158ed217790, L_00000158ed217870;
LS_00000158ed217300_0_0 .concat8 [ 1 1 1 1], L_00000158ed220118, L_00000158ed218130, L_00000158ed217db0, L_00000158ed218520;
LS_00000158ed217300_0_4 .concat8 [ 1 0 0 0], L_00000158ed268770;
L_00000158ed217300 .concat8 [ 4 1 0 0], LS_00000158ed217300_0_0, LS_00000158ed217300_0_4;
L_00000158ed2171c0 .part L_00000158ed217300, 4, 1;
L_00000158ed217260 .reduce/xor L_00000158ed2169a0;
L_00000158ed215be0 .part v00000158ed215610_0, 3, 1;
L_00000158ed216180 .part L_00000158ed216400, 3, 1;
L_00000158ed216540 .part L_00000158ed2169a0, 3, 1;
L_00000158ed215d20 .part v00000158ed215610_0, 3, 1;
L_00000158ed215960 .part L_00000158ed216400, 3, 1;
L_00000158ed215c80 .part L_00000158ed2169a0, 3, 1;
L_00000158ed215e60 .reduce/nor L_00000158ed2169a0;
LS_00000158ed215fa0_0_0 .concat8 [ 1 1 1 1], L_00000158ed2171c0, L_00000158ed217260, L_00000158ed268460, L_00000158ed215e60;
LS_00000158ed215fa0_0_4 .concat8 [ 1 0 0 0], L_00000158ed216040;
L_00000158ed215fa0 .concat8 [ 4 1 0 0], LS_00000158ed215fa0_0_0, LS_00000158ed215fa0_0_4;
L_00000158ed216040 .part L_00000158ed2169a0, 3, 1;
S_00000158ed212180 .scope generate, "GEN_FA[0]" "GEN_FA[0]" 5 13, 5 13 0, S_00000158ed1b10c0;
 .timescale 0 0;
P_00000158ed1995a0 .param/l "i" 0 5 13, +C4<00>;
S_00000158ed2129a0 .scope module, "fa0" "full_adder" 5 14, 5 25 0, S_00000158ed212180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000158ed217f00 .functor XOR 1, L_00000158ed216860, L_00000158ed2167c0, C4<0>, C4<0>;
L_00000158ed218280 .functor XOR 1, L_00000158ed217f00, L_00000158ed216900, C4<0>, C4<0>;
L_00000158ed217aa0 .functor AND 1, L_00000158ed216860, L_00000158ed2167c0, C4<1>, C4<1>;
L_00000158ed217f70 .functor AND 1, L_00000158ed216860, L_00000158ed216900, C4<1>, C4<1>;
L_00000158ed218050 .functor OR 1, L_00000158ed217aa0, L_00000158ed217f70, C4<0>, C4<0>;
L_00000158ed2180c0 .functor AND 1, L_00000158ed2167c0, L_00000158ed216900, C4<1>, C4<1>;
L_00000158ed218130 .functor OR 1, L_00000158ed218050, L_00000158ed2180c0, C4<0>, C4<0>;
v00000158ed2106c0_0 .net *"_ivl_0", 0 0, L_00000158ed217f00;  1 drivers
v00000158ed210440_0 .net *"_ivl_10", 0 0, L_00000158ed2180c0;  1 drivers
v00000158ed2104e0_0 .net *"_ivl_4", 0 0, L_00000158ed217aa0;  1 drivers
v00000158ed2117a0_0 .net *"_ivl_6", 0 0, L_00000158ed217f70;  1 drivers
v00000158ed2113e0_0 .net *"_ivl_8", 0 0, L_00000158ed218050;  1 drivers
v00000158ed211480_0 .net "a", 0 0, L_00000158ed216860;  1 drivers
v00000158ed210760_0 .net "b", 0 0, L_00000158ed2167c0;  1 drivers
v00000158ed210b20_0 .net "cin", 0 0, L_00000158ed216900;  1 drivers
v00000158ed211e80_0 .net "cout", 0 0, L_00000158ed218130;  1 drivers
v00000158ed210e40_0 .net "sum", 0 0, L_00000158ed218280;  1 drivers
S_00000158ed212b30 .scope generate, "GEN_FA[1]" "GEN_FA[1]" 5 13, 5 13 0, S_00000158ed1b10c0;
 .timescale 0 0;
P_00000158ed198f60 .param/l "i" 0 5 13, +C4<01>;
S_00000158ed212fe0 .scope module, "fa0" "full_adder" 5 14, 5 25 0, S_00000158ed212b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000158ed2184b0 .functor XOR 1, L_00000158ed216f40, L_00000158ed2162c0, C4<0>, C4<0>;
L_00000158ed217b10 .functor XOR 1, L_00000158ed2184b0, L_00000158ed2174e0, C4<0>, C4<0>;
L_00000158ed217b80 .functor AND 1, L_00000158ed216f40, L_00000158ed2162c0, C4<1>, C4<1>;
L_00000158ed2182f0 .functor AND 1, L_00000158ed216f40, L_00000158ed2174e0, C4<1>, C4<1>;
L_00000158ed218590 .functor OR 1, L_00000158ed217b80, L_00000158ed2182f0, C4<0>, C4<0>;
L_00000158ed218600 .functor AND 1, L_00000158ed2162c0, L_00000158ed2174e0, C4<1>, C4<1>;
L_00000158ed217db0 .functor OR 1, L_00000158ed218590, L_00000158ed218600, C4<0>, C4<0>;
v00000158ed210d00_0 .net *"_ivl_0", 0 0, L_00000158ed2184b0;  1 drivers
v00000158ed210c60_0 .net *"_ivl_10", 0 0, L_00000158ed218600;  1 drivers
v00000158ed211ac0_0 .net *"_ivl_4", 0 0, L_00000158ed217b80;  1 drivers
v00000158ed210ee0_0 .net *"_ivl_6", 0 0, L_00000158ed2182f0;  1 drivers
v00000158ed2109e0_0 .net *"_ivl_8", 0 0, L_00000158ed218590;  1 drivers
v00000158ed210300_0 .net "a", 0 0, L_00000158ed216f40;  1 drivers
v00000158ed211520_0 .net "b", 0 0, L_00000158ed2162c0;  1 drivers
v00000158ed210da0_0 .net "cin", 0 0, L_00000158ed2174e0;  1 drivers
v00000158ed210940_0 .net "cout", 0 0, L_00000158ed217db0;  1 drivers
v00000158ed210f80_0 .net "sum", 0 0, L_00000158ed217b10;  1 drivers
S_00000158ed212680 .scope generate, "GEN_FA[2]" "GEN_FA[2]" 5 13, 5 13 0, S_00000158ed1b10c0;
 .timescale 0 0;
P_00000158ed199ae0 .param/l "i" 0 5 13, +C4<010>;
S_00000158ed2124f0 .scope module, "fa0" "full_adder" 5 14, 5 25 0, S_00000158ed212680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000158ed217cd0 .functor XOR 1, L_00000158ed216360, L_00000158ed216fe0, C4<0>, C4<0>;
L_00000158ed217790 .functor XOR 1, L_00000158ed217cd0, L_00000158ed2158c0, C4<0>, C4<0>;
L_00000158ed217d40 .functor AND 1, L_00000158ed216360, L_00000158ed216fe0, C4<1>, C4<1>;
L_00000158ed218360 .functor AND 1, L_00000158ed216360, L_00000158ed2158c0, C4<1>, C4<1>;
L_00000158ed2183d0 .functor OR 1, L_00000158ed217d40, L_00000158ed218360, C4<0>, C4<0>;
L_00000158ed218440 .functor AND 1, L_00000158ed216fe0, L_00000158ed2158c0, C4<1>, C4<1>;
L_00000158ed218520 .functor OR 1, L_00000158ed2183d0, L_00000158ed218440, C4<0>, C4<0>;
v00000158ed210a80_0 .net *"_ivl_0", 0 0, L_00000158ed217cd0;  1 drivers
v00000158ed211ca0_0 .net *"_ivl_10", 0 0, L_00000158ed218440;  1 drivers
v00000158ed211020_0 .net *"_ivl_4", 0 0, L_00000158ed217d40;  1 drivers
v00000158ed211fc0_0 .net *"_ivl_6", 0 0, L_00000158ed218360;  1 drivers
v00000158ed211d40_0 .net *"_ivl_8", 0 0, L_00000158ed2183d0;  1 drivers
v00000158ed2110c0_0 .net "a", 0 0, L_00000158ed216360;  1 drivers
v00000158ed211840_0 .net "b", 0 0, L_00000158ed216fe0;  1 drivers
v00000158ed210580_0 .net "cin", 0 0, L_00000158ed2158c0;  1 drivers
v00000158ed2118e0_0 .net "cout", 0 0, L_00000158ed218520;  1 drivers
v00000158ed211de0_0 .net "sum", 0 0, L_00000158ed217790;  1 drivers
S_00000158ed212cc0 .scope generate, "GEN_FA[3]" "GEN_FA[3]" 5 13, 5 13 0, S_00000158ed1b10c0;
 .timescale 0 0;
P_00000158ed198fe0 .param/l "i" 0 5 13, +C4<011>;
S_00000158ed212e50 .scope module, "fa0" "full_adder" 5 14, 5 25 0, S_00000158ed212cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000158ed217800 .functor XOR 1, L_00000158ed216ae0, L_00000158ed2164a0, C4<0>, C4<0>;
L_00000158ed217870 .functor XOR 1, L_00000158ed217800, L_00000158ed217120, C4<0>, C4<0>;
L_00000158ed2178e0 .functor AND 1, L_00000158ed216ae0, L_00000158ed2164a0, C4<1>, C4<1>;
L_00000158ed2683f0 .functor AND 1, L_00000158ed216ae0, L_00000158ed217120, C4<1>, C4<1>;
L_00000158ed268d90 .functor OR 1, L_00000158ed2178e0, L_00000158ed2683f0, C4<0>, C4<0>;
L_00000158ed268cb0 .functor AND 1, L_00000158ed2164a0, L_00000158ed217120, C4<1>, C4<1>;
L_00000158ed268770 .functor OR 1, L_00000158ed268d90, L_00000158ed268cb0, C4<0>, C4<0>;
v00000158ed211f20_0 .net *"_ivl_0", 0 0, L_00000158ed217800;  1 drivers
v00000158ed2103a0_0 .net *"_ivl_10", 0 0, L_00000158ed268cb0;  1 drivers
v00000158ed210800_0 .net *"_ivl_4", 0 0, L_00000158ed2178e0;  1 drivers
v00000158ed211660_0 .net *"_ivl_6", 0 0, L_00000158ed2683f0;  1 drivers
v00000158ed211160_0 .net *"_ivl_8", 0 0, L_00000158ed268d90;  1 drivers
v00000158ed2108a0_0 .net "a", 0 0, L_00000158ed216ae0;  1 drivers
v00000158ed211200_0 .net "b", 0 0, L_00000158ed2164a0;  1 drivers
v00000158ed211c00_0 .net "cin", 0 0, L_00000158ed217120;  1 drivers
v00000158ed211980_0 .net "cout", 0 0, L_00000158ed268770;  1 drivers
v00000158ed212060_0 .net "sum", 0 0, L_00000158ed217870;  1 drivers
    .scope S_00000158ed0d6370;
T_0 ;
    %wait E_00000158ed1a87e0;
    %load/vec4 v00000158ed206a60_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000158ed2069c0_0, 0, 4;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v00000158ed206880_0;
    %load/vec4 v00000158ed206920_0;
    %and;
    %store/vec4 v00000158ed2069c0_0, 0, 4;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v00000158ed206880_0;
    %load/vec4 v00000158ed206920_0;
    %or;
    %store/vec4 v00000158ed2069c0_0, 0, 4;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v00000158ed206880_0;
    %load/vec4 v00000158ed206920_0;
    %xor;
    %store/vec4 v00000158ed2069c0_0, 0, 4;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v00000158ed206880_0;
    %inv;
    %store/vec4 v00000158ed2069c0_0, 0, 4;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000158ed1b0da0;
T_1 ;
    %wait E_00000158ed1a87e0;
    %load/vec4 v00000158ed210bc0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000158ed206b00_0;
    %ix/getv 4, v00000158ed211700_0;
    %shiftl 4;
    %store/vec4 v00000158ed210620_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000158ed210bc0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000158ed206b00_0;
    %ix/getv 4, v00000158ed211700_0;
    %shiftr 4;
    %store/vec4 v00000158ed210620_0, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000158ed210620_0, 0, 4;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000158ed16fde0;
T_2 ;
    %wait E_00000158ed1a8520;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000158ed213c70_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000158ed2145d0_0, 0, 5;
    %load/vec4 v00000158ed214170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v00000158ed214530_0;
    %store/vec4 v00000158ed213c70_0, 0, 4;
    %load/vec4 v00000158ed214490_0;
    %store/vec4 v00000158ed2145d0_0, 0, 5;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v00000158ed213db0_0;
    %store/vec4 v00000158ed213c70_0, 0, 4;
    %load/vec4 v00000158ed214cb0_0;
    %store/vec4 v00000158ed2145d0_0, 0, 5;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v00000158ed214ad0_0;
    %store/vec4 v00000158ed213c70_0, 0, 4;
    %load/vec4 v00000158ed213c70_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %load/vec4 v00000158ed213c70_0;
    %nor/r;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %load/vec4 v00000158ed213c70_0;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v00000158ed214ad0_0;
    %store/vec4 v00000158ed213c70_0, 0, 4;
    %load/vec4 v00000158ed213c70_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %load/vec4 v00000158ed213c70_0;
    %nor/r;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %load/vec4 v00000158ed213c70_0;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v00000158ed214ad0_0;
    %store/vec4 v00000158ed213c70_0, 0, 4;
    %load/vec4 v00000158ed213c70_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %load/vec4 v00000158ed213c70_0;
    %nor/r;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %load/vec4 v00000158ed213c70_0;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v00000158ed214ad0_0;
    %store/vec4 v00000158ed213c70_0, 0, 4;
    %load/vec4 v00000158ed213c70_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %load/vec4 v00000158ed213c70_0;
    %nor/r;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %load/vec4 v00000158ed213c70_0;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v00000158ed213950_0;
    %store/vec4 v00000158ed213c70_0, 0, 4;
    %load/vec4 v00000158ed213c70_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %load/vec4 v00000158ed213c70_0;
    %nor/r;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %load/vec4 v00000158ed213c70_0;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v00000158ed213950_0;
    %store/vec4 v00000158ed213c70_0, 0, 4;
    %load/vec4 v00000158ed213c70_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %load/vec4 v00000158ed213c70_0;
    %nor/r;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %load/vec4 v00000158ed213c70_0;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000158ed2145d0_0, 4, 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000158ed1690a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000158ed215610_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000158ed213e50_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000158ed214d50_0, 0, 3;
    %vpi_call/w 3 21 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call/w 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000158ed1690a0 {0 0 0};
    %vpi_call/w 3 23 "$monitor", "Time=%0d A=%b B=%b Sel=%b => Y=%b Flags=%b", $time, v00000158ed215610_0, v00000158ed213e50_0, v00000158ed214d50_0, v00000158ed214e90_0, v00000158ed213ef0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000158ed215610_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000158ed213e50_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000158ed214d50_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000158ed215610_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000158ed213e50_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000158ed214d50_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000158ed215610_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000158ed213e50_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000158ed214d50_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000158ed215610_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000158ed213e50_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000158ed214d50_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000158ed215610_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000158ed213e50_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000158ed214d50_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000158ed214d50_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000158ed214d50_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000158ed214d50_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000158ed215610_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000158ed213e50_0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000158ed214d50_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000158ed214d50_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    ".\ALU\alu_tb.v";
    ".\ALU\main.v";
    ".\ALU\Arthimetic.v";
    ".\ALU\logical_shift.v";
