
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 347dd01, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v
Parsing Verilog input from `/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59)
Warning: Yosys has only limited support for tri-state logic at the moment. (/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100)
Warning: Yosys has only limited support for tri-state logic at the moment. (/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141)
Warning: Yosys has only limited support for tri-state logic at the moment. (/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187)
Generating RTLIL representation for module `\const0'.
Generating RTLIL representation for module `\const1'.
Generating RTLIL representation for module `\INVTX1'.
/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59: Warning: Identifier `\$random' is implicitly declared.
Generating RTLIL representation for module `\buf4'.
/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100: Warning: Identifier `\$random' is implicitly declared.
Generating RTLIL representation for module `\tap_buf4'.
/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141: Warning: Identifier `\$random' is implicitly declared.
Generating RTLIL representation for module `\TGATE'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /openLANE_flow/designs/grid_clb/src/logical_tile_clb.v
Parsing Verilog input from `/openLANE_flow/designs/grid_clb/src/logical_tile_clb.v' to AST representation.
Generating RTLIL representation for module `\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4'.
Generating RTLIL representation for module `\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff'.
Generating RTLIL representation for module `\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4'.
Generating RTLIL representation for module `\logical_tile_clb_mode_default__fle'.
Generating RTLIL representation for module `\logical_tile_clb_mode_clb_'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openLANE_flow/designs/grid_clb/src/luts.v
Parsing Verilog input from `/openLANE_flow/designs/grid_clb/src/luts.v' to AST representation.
Generating RTLIL representation for module `\lut4'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openLANE_flow/designs/grid_clb/src/memories.v
Parsing Verilog input from `/openLANE_flow/designs/grid_clb/src/memories.v' to AST representation.
Generating RTLIL representation for module `\mux_2level_tapbuf_size6_mem'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size2_mem'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size8_mem'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size9_mem'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size3_mem'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size5_mem'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size4_mem'.
Generating RTLIL representation for module `\mux_2level_size14_mem'.
Generating RTLIL representation for module `\mux_1level_tapbuf_size2_mem'.
Generating RTLIL representation for module `\lut4_sc_dff_compact_mem'.
Generating RTLIL representation for module `\iopad_sc_dff_compact_mem'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /openLANE_flow/designs/grid_clb/src/muxes.v
Parsing Verilog input from `/openLANE_flow/designs/grid_clb/src/muxes.v' to AST representation.
Generating RTLIL representation for module `\mux_2level_tapbuf_size6_basis_size3'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size2_basis_size2'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size8_basis_size3'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size9_basis_size4'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size3_basis_size2'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size5_basis_size3'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size5_basis_size2'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size4_basis_size3'.
Generating RTLIL representation for module `\mux_2level_size14_basis_size4'.
Generating RTLIL representation for module `\mux_2level_size14_basis_size3'.
Generating RTLIL representation for module `\mux_1level_tapbuf_size2_basis_size3'.
Generating RTLIL representation for module `\lut4_mux_basis_size2'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size6'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size2'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size8'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size9'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size3'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size5'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size4'.
Generating RTLIL representation for module `\mux_2level_size14'.
Generating RTLIL representation for module `\mux_1level_tapbuf_size2'.
Generating RTLIL representation for module `\lut4_mux'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /openLANE_flow/designs/grid_clb/src/openlane_src_cells.v
Parsing Verilog input from `/openLANE_flow/designs/grid_clb/src/openlane_src_cells.v' to AST representation.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp'.
Generating RTLIL representation for module `\iopad'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /openLANE_flow/designs/grid_clb/src/user_defined_templates.v
Parsing Verilog input from `/openLANE_flow/designs/grid_clb/src/user_defined_templates.v' to AST representation.
Generating RTLIL representation for module `\static_dff'.
Generating RTLIL representation for module `\sc_dff_compact'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /openLANE_flow/designs/grid_clb/src/wires.v
Parsing Verilog input from `/openLANE_flow/designs/grid_clb/src/wires.v' to AST representation.
Generating RTLIL representation for module `\direct_interc'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /openLANE_flow/designs/grid_clb/src/clb.v
Parsing Verilog input from `/openLANE_flow/designs/grid_clb/src/clb.v' to AST representation.
Generating RTLIL representation for module `\grid_clb'.
Successfully finished Verilog frontend.

10. Executing HIERARCHY pass (managing design hierarchy).

10.1. Analyzing design hierarchy..
Top module:  \grid_clb
Used module:     \logical_tile_clb_mode_clb_
Used module:         \mux_2level_size14_mem
Used module:             \sc_dff_compact
Used module:         \mux_2level_size14
Used module:             \mux_2level_size14_basis_size3
Used module:                 \TGATE
Used module:             \mux_2level_size14_basis_size4
Used module:             \const1
Used module:             \INVTX1
Used module:         \direct_interc
Used module:         \logical_tile_clb_mode_default__fle
Used module:             \logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4
Used module:                 \mux_1level_tapbuf_size2_mem
Used module:                 \mux_1level_tapbuf_size2
Used module:                     \mux_1level_tapbuf_size2_basis_size3
Used module:                     \tap_buf4
Used module:                 \logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff
Used module:                     \static_dff
Used module:                 \logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4
Used module:                     \lut4_sc_dff_compact_mem
Used module:                     \lut4
Used module:                         \lut4_mux
Used module:                             \lut4_mux_basis_size2
Used module:                         \buf4

10.2. Analyzing design hierarchy..
Top module:  \grid_clb
Used module:     \logical_tile_clb_mode_clb_
Used module:         \mux_2level_size14_mem
Used module:             \sc_dff_compact
Used module:         \mux_2level_size14
Used module:             \mux_2level_size14_basis_size3
Used module:                 \TGATE
Used module:             \mux_2level_size14_basis_size4
Used module:             \const1
Used module:             \INVTX1
Used module:         \direct_interc
Used module:         \logical_tile_clb_mode_default__fle
Used module:             \logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4
Used module:                 \mux_1level_tapbuf_size2_mem
Used module:                 \mux_1level_tapbuf_size2
Used module:                     \mux_1level_tapbuf_size2_basis_size3
Used module:                     \tap_buf4
Used module:                 \logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff
Used module:                     \static_dff
Used module:                 \logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4
Used module:                     \lut4_sc_dff_compact_mem
Used module:                     \lut4
Used module:                         \lut4_mux
Used module:                             \lut4_mux_basis_size2
Used module:                         \buf4
Removing unused module `\mux_2level_tapbuf_size4'.
Removing unused module `\mux_2level_tapbuf_size5'.
Removing unused module `\mux_2level_tapbuf_size3'.
Removing unused module `\mux_2level_tapbuf_size9'.
Removing unused module `\mux_2level_tapbuf_size8'.
Removing unused module `\mux_2level_tapbuf_size2'.
Removing unused module `\mux_2level_tapbuf_size6'.
Removing unused module `\mux_2level_tapbuf_size4_basis_size3'.
Removing unused module `\mux_2level_tapbuf_size5_basis_size2'.
Removing unused module `\mux_2level_tapbuf_size5_basis_size3'.
Removing unused module `\mux_2level_tapbuf_size3_basis_size2'.
Removing unused module `\mux_2level_tapbuf_size9_basis_size4'.
Removing unused module `\mux_2level_tapbuf_size8_basis_size3'.
Removing unused module `\mux_2level_tapbuf_size2_basis_size2'.
Removing unused module `\mux_2level_tapbuf_size6_basis_size3'.
Removing unused module `\iopad_sc_dff_compact_mem'.
Removing unused module `\mux_2level_tapbuf_size4_mem'.
Removing unused module `\mux_2level_tapbuf_size5_mem'.
Removing unused module `\mux_2level_tapbuf_size3_mem'.
Removing unused module `\mux_2level_tapbuf_size9_mem'.
Removing unused module `\mux_2level_tapbuf_size8_mem'.
Removing unused module `\mux_2level_tapbuf_size2_mem'.
Removing unused module `\mux_2level_tapbuf_size6_mem'.
Removing unused module `\const0'.
Removed 24 unused modules.

11. Executing SYNTH pass.

11.1. Executing HIERARCHY pass (managing design hierarchy).

11.1.1. Analyzing design hierarchy..
Top module:  \grid_clb
Used module:     \logical_tile_clb_mode_clb_
Used module:         \mux_2level_size14_mem
Used module:             \sc_dff_compact
Used module:         \mux_2level_size14
Used module:             \mux_2level_size14_basis_size3
Used module:                 \TGATE
Used module:             \mux_2level_size14_basis_size4
Used module:             \const1
Used module:             \INVTX1
Used module:         \direct_interc
Used module:         \logical_tile_clb_mode_default__fle
Used module:             \logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4
Used module:                 \mux_1level_tapbuf_size2_mem
Used module:                 \mux_1level_tapbuf_size2
Used module:                     \mux_1level_tapbuf_size2_basis_size3
Used module:                     \tap_buf4
Used module:                 \logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff
Used module:                     \static_dff
Used module:                 \logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4
Used module:                     \lut4_sc_dff_compact_mem
Used module:                     \lut4
Used module:                         \lut4_mux
Used module:                             \lut4_mux_basis_size2
Used module:                         \buf4

11.1.2. Analyzing design hierarchy..
Top module:  \grid_clb
Used module:     \logical_tile_clb_mode_clb_
Used module:         \mux_2level_size14_mem
Used module:             \sc_dff_compact
Used module:         \mux_2level_size14
Used module:             \mux_2level_size14_basis_size3
Used module:                 \TGATE
Used module:             \mux_2level_size14_basis_size4
Used module:             \const1
Used module:             \INVTX1
Used module:         \direct_interc
Used module:         \logical_tile_clb_mode_default__fle
Used module:             \logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4
Used module:                 \mux_1level_tapbuf_size2_mem
Used module:                 \mux_1level_tapbuf_size2
Used module:                     \mux_1level_tapbuf_size2_basis_size3
Used module:                     \tap_buf4
Used module:                 \logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff
Used module:                     \static_dff
Used module:                 \logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4
Used module:                     \lut4_sc_dff_compact_mem
Used module:                     \lut4
Used module:                         \lut4_mux
Used module:                             \lut4_mux_basis_size2
Used module:                         \buf4
Removed 0 unused modules.

11.2. Executing PROC pass (convert processes to netlists).

11.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

11.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

11.2.4. Executing PROC_INIT pass (extract init attributes).

11.2.5. Executing PROC_ARST pass (detect async resets in processes).

11.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

11.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

11.2.8. Executing PROC_DFF pass (convert process syncs to FFs).

11.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.3. Executing FLATTEN pass (flatten design).
Deleting now unused module lut4_mux_basis_size2.
Deleting now unused module mux_1level_tapbuf_size2_basis_size3.
Deleting now unused module mux_2level_size14_basis_size3.
Deleting now unused module mux_2level_size14_basis_size4.
Deleting now unused module lut4_sc_dff_compact_mem.
Deleting now unused module mux_1level_tapbuf_size2_mem.
Deleting now unused module mux_2level_size14_mem.
Deleting now unused module lut4_mux.
Deleting now unused module mux_1level_tapbuf_size2.
Deleting now unused module mux_2level_size14.
Deleting now unused module direct_interc.
Deleting now unused module sc_dff_compact.
Deleting now unused module static_dff.
Deleting now unused module lut4.
Deleting now unused module logical_tile_clb_mode_clb_.
Deleting now unused module logical_tile_clb_mode_default__fle.
Deleting now unused module logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4.
Deleting now unused module logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff.
Deleting now unused module logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4.
Deleting now unused module TGATE.
Deleting now unused module tap_buf4.
Deleting now unused module buf4.
Deleting now unused module INVTX1.
Deleting now unused module const1.
<suppressed ~171 debug messages>

11.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module grid_clb.

11.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..
Removed 0 unused cells and 788 unused wires.
<suppressed ~1 debug messages>

11.6. Executing CHECK pass (checking for obvious problems).
checking module grid_clb..
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_14_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_0_.TGATE_3_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_3_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_0_.TGATE_2_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_1_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_1_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_14_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_0_.TGATE_3_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_3_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_0_.TGATE_2_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_1_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_1_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_14_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_0_.TGATE_3_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_3_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_0_.TGATE_2_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_1_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_1_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_14_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_0_.TGATE_3_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_3_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_0_.TGATE_2_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_1_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_1_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_14_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_0_.TGATE_3_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_3_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_0_.TGATE_2_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_1_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_1_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_14_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_0_.TGATE_3_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_3_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_0_.TGATE_2_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_1_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_1_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_14_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_0_.TGATE_3_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_3_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_0_.TGATE_2_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_1_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_1_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_2_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_1_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_1_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_14_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_0_.TGATE_3_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_3_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_0_.TGATE_2_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_1_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_1_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_14_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_0_.TGATE_3_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_3_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_0_.TGATE_2_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_1_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_1_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_14_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_0_.TGATE_3_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_3_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_0_.TGATE_2_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_1_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_1_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_2_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_1_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_1_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_14_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_0_.TGATE_3_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_3_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_0_.TGATE_2_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_1_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_1_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_14_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_0_.TGATE_3_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_3_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_0_.TGATE_2_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_1_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_1_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_3_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_3_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_1_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_1_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_14_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_0_.TGATE_3_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_3_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_0_.TGATE_2_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_1_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_1_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_1_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_1_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_3_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_7_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_7_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_3_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_6_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_6_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_2_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_5_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_5_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_2_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_4_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_4_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_1_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_1_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_1_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_1_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_3_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_7_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_7_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_3_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_6_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_6_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_2_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_5_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_5_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_2_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_4_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_4_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_1_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_1_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_1_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_1_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_3_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_7_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_7_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_3_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_6_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_6_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_2_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_5_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_5_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_2_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_4_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_4_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_1_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_1_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_1_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_1_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_3_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_7_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_7_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_3_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_6_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_6_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_2_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_5_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_5_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_2_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_4_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_4_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_1_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_1_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_2_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_2_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_1_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_1_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_1_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: multiple conflicting drivers for grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in:
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    port Y[0] of cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_15_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.buf4_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.buf4_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.buf4_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.buf4_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_15_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.buf4_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.buf4_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.buf4_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.buf4_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_15_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.buf4_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.buf4_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.buf4_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.buf4_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_15_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.buf4_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.buf4_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.buf4_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.buf4_0_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.$random is used but has no driver.
Warning: Wire grid_clb.\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.$random is used but has no driver.
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\INVTX1_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\INVTX1_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\INVTX1_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_1_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\INVTX1_0_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\INVTX1_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\INVTX1_0_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_1_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\INVTX1_10_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l1_in_2_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\INVTX1_10_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_10_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_2_.TGATE_2_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_11_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_11_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l1_in_2_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\mux_l2_in_0_.\TGATE_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_1.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_11_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_1_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_11_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_2_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_0_.TGATE_2_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_12_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_12_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_12_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_12_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_12_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_12_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_12_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_12_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_12_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_12_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_12_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_12_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_12_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_12_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_12_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_12_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_12_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l1_in_3_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_2.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_12_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_2_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_12_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_3_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l1_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_13_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_13_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_0.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l1_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l2_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_13_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_13_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_1.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l2_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l3_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_13_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_2_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_13_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_2.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_2_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l3_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_13_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_0_.TGATE_3_.in
Warning: found logic loop in module grid_clb:
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$5 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\mux_l4_in_0_.\TGATE_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\mux_l1_in_0_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$8 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_13_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2 ($not)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_13_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1 ($eqx)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l1_in_3_.\TGATE_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\mux_l2_in_0_.\TGATE_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:187$9 ($mux)
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\buf4_3_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:100$4_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.\lut4_0_.\lut4_mux_0_.\INVTX1_16_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\INVTX1_1_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\logical_tile_clb_mode_default__fle_3.\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.\mux_ble4_out_0.\tap_buf4_0_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:141$6_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_13_.$not$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$2_Y
    wire $flatten\logical_tile_clb_mode_clb__0.\mux_fle_3_in_3.\INVTX1_14_.$eqx$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$1_Y
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff_0.static_dff_0_.D
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.INVTX1_3_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_16_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.mux_l4_in_0_.TGATE_0_.sel
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.mux_l1_in_0_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mux_ble4_out_0.tap_buf4_0_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVTX1_13_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVTX1_14_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l1_in_3_.TGATE_1_.in
    wire \logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_0_.TGATE_3_.in
found and reported 578 problems.

11.7. Executing OPT pass (performing simple optimizations).

11.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module grid_clb.

11.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\grid_clb'.
<suppressed ~1308 debug messages>
Removed a total of 436 cells.

11.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \grid_clb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

11.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \grid_clb.
Performed a total of 0 changes.

11.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\grid_clb'.
Removed a total of 0 cells.

11.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

11.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..
Removed 0 unused cells and 436 unused wires.
<suppressed ~1 debug messages>

11.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module grid_clb.

11.7.9. Rerunning OPT passes. (Maybe there is more to do..)

11.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \grid_clb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

11.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \grid_clb.
Performed a total of 0 changes.

11.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\grid_clb'.
Removed a total of 0 cells.

11.7.13. Executing OPT_RMDFF pass (remove dff with constant values).

11.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..

11.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module grid_clb.

11.7.16. Finished OPT passes. (There is nothing left to do.)

11.8. Executing WREDUCE pass (reducing word size of cells).

11.9. Executing PEEPOPT pass (run peephole optimizers).

11.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..

11.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module grid_clb:
  created 0 $alu and 0 $macc cells.

11.12. Executing SHARE pass (SAT-based resource sharing).

11.13. Executing OPT pass (performing simple optimizations).

11.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module grid_clb.

11.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\grid_clb'.
Removed a total of 0 cells.

11.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \grid_clb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

11.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \grid_clb.
Performed a total of 0 changes.

11.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\grid_clb'.
Removed a total of 0 cells.

11.13.6. Executing OPT_RMDFF pass (remove dff with constant values).

11.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..

11.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module grid_clb.

11.13.9. Finished OPT passes. (There is nothing left to do.)

11.14. Executing FSM pass (extract and optimize FSM).

11.14.1. Executing FSM_DETECT pass (finding FSMs in design).

11.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).

11.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).

11.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..

11.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).

11.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

11.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

11.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

11.15. Executing OPT pass (performing simple optimizations).

11.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module grid_clb.

11.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\grid_clb'.
Removed a total of 0 cells.

11.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

11.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..

11.15.5. Finished fast OPT passes.

11.16. Executing MEMORY pass.

11.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

11.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..

11.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..

11.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).

11.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..

11.18. Executing OPT pass (performing simple optimizations).

11.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module grid_clb.
<suppressed ~808 debug messages>

11.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\grid_clb'.
<suppressed ~960 debug messages>
Removed a total of 320 cells.

11.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

11.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..
Warning: Driver-driver conflict for \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_2_.TGATE_0_.in between cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_8_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3.Y and constant 1'1 in grid_clb: Resolved using constant.
Warning: Driver-driver conflict for \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_2_.TGATE_1_.in between cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_9_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3.Y and constant 1'1 in grid_clb: Resolved using constant.
Warning: Driver-driver conflict for \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_0_.TGATE_0_.in between cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_0_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3.Y and constant 1'1 in grid_clb: Resolved using constant.
Warning: Driver-driver conflict for \logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_.TGATE_2_.in between cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_1.\INVTX1_10_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3.Y and constant 1'1 in grid_clb: Resolved using constant.
Warning: Driver-driver conflict for \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_0_.TGATE_1_.in between cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_1_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3.Y and constant 1'1 in grid_clb: Resolved using constant.
Warning: Driver-driver conflict for \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_0_.TGATE_2_.in between cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_2_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3.Y and constant 1'1 in grid_clb: Resolved using constant.
Warning: Driver-driver conflict for \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_0_.TGATE_3_.in between cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_3_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3.Y and constant 1'1 in grid_clb: Resolved using constant.
Warning: Driver-driver conflict for \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_1_.TGATE_0_.in between cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_4_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3.Y and constant 1'1 in grid_clb: Resolved using constant.
Warning: Driver-driver conflict for \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_1_.TGATE_1_.in between cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_5_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3.Y and constant 1'1 in grid_clb: Resolved using constant.
Warning: Driver-driver conflict for \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_1_.TGATE_2_.in between cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_6_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3.Y and constant 1'1 in grid_clb: Resolved using constant.
Warning: Driver-driver conflict for \logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_1_.TGATE_3_.in between cell $flatten\logical_tile_clb_mode_clb__0.\mux_fle_0_in_0.\INVTX1_7_.$ternary$/openLANE_flow/designs/grid_clb/src/inv_buf_passgate.v:59$3.Y and constant 1'1 in grid_clb: Resolved using constant.
Removed 266 unused cells and 1435 unused wires.
<suppressed ~1099 debug messages>

11.18.5. Finished fast OPT passes.

11.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

11.20. Executing OPT pass (performing simple optimizations).

11.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module grid_clb.
<suppressed ~1 debug messages>

11.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\grid_clb'.
Removed a total of 0 cells.

11.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \grid_clb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \grid_clb.
Performed a total of 0 changes.

11.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\grid_clb'.
Removed a total of 0 cells.

11.20.6. Executing OPT_SHARE pass.

11.20.7. Executing OPT_RMDFF pass (remove dff with constant values).

11.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

11.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module grid_clb.

11.20.10. Rerunning OPT passes. (Maybe there is more to do..)

11.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \grid_clb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \grid_clb.
Performed a total of 0 changes.

11.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\grid_clb'.
Removed a total of 0 cells.

11.20.14. Executing OPT_SHARE pass.

11.20.15. Executing OPT_RMDFF pass (remove dff with constant values).

11.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..

11.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module grid_clb.

11.20.18. Finished OPT passes. (There is nothing left to do.)

11.21. Executing TECHMAP pass (map to technology primitives).

11.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.21.2. Continuing TECHMAP pass.
No more expansions possible.

11.22. Executing OPT pass (performing simple optimizations).

11.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module grid_clb.

11.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\grid_clb'.
Removed a total of 0 cells.

11.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

11.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..

11.22.5. Finished fast OPT passes.

11.23. Executing ABC pass (technology mapping using ABC).

11.23.1. Extracting gate netlist of module `\grid_clb' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

11.24. Executing OPT pass (performing simple optimizations).

11.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module grid_clb.

11.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\grid_clb'.
Removed a total of 0 cells.

11.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

11.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..

11.24.5. Finished fast OPT passes.

11.25. Executing HIERARCHY pass (managing design hierarchy).

11.25.1. Analyzing design hierarchy..
Top module:  \grid_clb

11.25.2. Analyzing design hierarchy..
Top module:  \grid_clb
Removed 0 unused modules.

11.26. Printing statistics.

=== grid_clb ===

   Number of wires:               4423
   Number of wire bits:           6539
   Number of public wires:        4423
   Number of public wire bits:    6539
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                204
     sky130_fd_sc_hd__dfrbp_1      204

11.27. Executing CHECK pass (checking for obvious problems).
checking module grid_clb..
found and reported 0 problems.

12. Executing SHARE pass (SAT-based resource sharing).

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module grid_clb.

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\grid_clb'.
Removed a total of 0 cells.

13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \grid_clb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \grid_clb.
Performed a total of 0 changes.

13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\grid_clb'.
Removed a total of 0 cells.

13.6. Executing OPT_RMDFF pass (remove dff with constant values).

13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module grid_clb.

13.9. Finished OPT passes. (There is nothing left to do.)

14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..
Removed 0 unused cells and 3994 unused wires.
<suppressed ~3994 debug messages>

15. Printing statistics.

=== grid_clb ===

   Number of wires:                429
   Number of wire bits:            429
   Number of public wires:         429
   Number of public wire bits:     429
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                204
     sky130_fd_sc_hd__dfrbp_1      204

16. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_4 (noninv, pins=3, area=23.77) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_4 (noninv, pins=4, area=28.78) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_4 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_4 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_4 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_4 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

16.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\grid_clb':

17. Printing statistics.

=== grid_clb ===

   Number of wires:                429
   Number of wire bits:            429
   Number of public wires:         429
   Number of public wire bits:     429
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                204
     sky130_fd_sc_hd__dfrbp_1      204

18. Executing ABC pass (technology mapping using ABC).

18.1. Extracting gate netlist of module `\grid_clb' to `/tmp/yosys-abc-9LPZ1M/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19. Executing HILOMAP pass (mapping to constant drivers).

20. Executing SETUNDEF pass (replace undef values with defined constants).

21. Executing SPLITNETS pass (splitting up multi-bit signals).

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \grid_clb..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

23. Executing INSBUF pass (insert buffer cells for connected wires).

24. Executing CHECK pass (checking for obvious problems).
checking module grid_clb..
Warning: Wire grid_clb.\top_width_0_height_0__pin_12_ is used but has no driver.
Warning: Wire grid_clb.\right_width_0_height_0__pin_13_ is used but has no driver.
Warning: Wire grid_clb.\left_width_0_height_0__pin_11_ is used but has no driver.
Warning: Wire grid_clb.\bottom_width_0_height_0__pin_10_ is used but has no driver.
found and reported 4 problems.

25. Printing statistics.

=== grid_clb ===

   Number of wires:                429
   Number of wire bits:            429
   Number of public wires:         429
   Number of public wire bits:     429
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                208
     sky130_fd_sc_hd__conb_1         4
     sky130_fd_sc_hd__dfrbp_1      204

   Area for cell type \sky130_fd_sc_hd__dfrbp_1 is unknown!

   Chip area for module '\grid_clb': 15.014400

26. Executing Verilog backend.
Dumping module `\grid_clb'.

Warnings: 598 unique messages, 600 total
End of script. Logfile hash: cf46f64175, CPU: user 3.75s system 0.05s, MEM: 93.43 MB peak
Yosys 0.9+2406 (git sha1 347dd01, gcc 8.3.1 -fPIC -Os)
Time spent: 36% 18x opt_clean (1 sec), 29% 1x flatten (1 sec), ...
