{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559090661490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559090661490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 19:44:21 2019 " "Processing started: Tue May 28 19:44:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559090661490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559090661490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prueba1 -c prueba1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off prueba1 -c prueba1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559090661491 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559090662718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/divisor/divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/divisor/divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-behavior " "Found design unit 1: divisor-behavior" {  } { { "../Divisor/Divisor.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Divisor/Divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090663548 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "../Divisor/Divisor.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Divisor/Divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090663548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559090663548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/shiftleft/shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/shiftleft/shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft-ShiftLeft_arc " "Found design unit 1: ShiftLeft-ShiftLeft_arc" {  } { { "../ShiftLeft/ShiftLeft.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ShiftLeft/ShiftLeft.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090663552 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "../ShiftLeft/ShiftLeft.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ShiftLeft/ShiftLeft.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090663552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559090663552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-Alu_arc " "Found design unit 1: Alu-Alu_arc" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090663557 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090663557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559090663557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/alusrcb/muxalusrcb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/alusrcb/muxalusrcb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxAluSrcB-archMuxAluSrcB " "Found design unit 1: MuxAluSrcB-archMuxAluSrcB" {  } { { "../AluSrcB/MuxAluSrcB.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/AluSrcB/MuxAluSrcB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090663560 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxAluSrcB " "Found entity 1: MuxAluSrcB" {  } { { "../AluSrcB/MuxAluSrcB.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/AluSrcB/MuxAluSrcB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090663560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559090663560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxalusrca/muxsrca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxalusrca/muxsrca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxSrcA-archMuxScrA " "Found design unit 1: MuxSrcA-archMuxScrA" {  } { { "../MuxAluSrcA/MuxSrcA.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxAluSrcA/MuxSrcA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090663564 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxSrcA " "Found entity 1: MuxSrcA" {  } { { "../MuxAluSrcA/MuxSrcA.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxAluSrcA/MuxSrcA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090663564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559090663564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/registros/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/registros/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro-arch_Registro " "Found design unit 1: Registro-arch_Registro" {  } { { "../Registros/Registro.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Registros/Registro.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090663568 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro " "Found entity 1: Registro" {  } { { "../Registros/Registro.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Registros/Registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090663568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559090663568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prueba1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prueba1-arch_prueba " "Found design unit 1: prueba1-arch_prueba" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090663572 ""} { "Info" "ISGN_ENTITY_NAME" "1 prueba1 " "Found entity 1: prueba1" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090663572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559090663572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Decoder_arc " "Found design unit 1: Decoder-Decoder_arc" {  } { { "Decoder.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/Decoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090663576 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090663576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559090663576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prueba1 " "Elaborating entity \"prueba1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559090663827 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sBrAlu prueba1.vhd(89) " "Verilog HDL or VHDL warning at prueba1.vhd(89): object \"sBrAlu\" assigned a value but never read" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559090663829 "|prueba1"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "salida 16 32 prueba1.vhd(126) " "VHDL Incomplete Partial Association warning at prueba1.vhd(126): port or argument \"salida\" has 16/32 unassociated elements" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 126 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1559090663829 "|prueba1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:decoder " "Elaborating entity \"divisor\" for hierarchy \"divisor:decoder\"" {  } { { "prueba1.vhd" "decoder" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090663832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro Registro:regA " "Elaborating entity \"Registro\" for hierarchy \"Registro:regA\"" {  } { { "prueba1.vhd" "regA" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090663836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSrcA MuxSrcA:MuxAluSrcA " "Elaborating entity \"MuxSrcA\" for hierarchy \"MuxSrcA:MuxAluSrcA\"" {  } { { "prueba1.vhd" "MuxAluSrcA" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090663844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxAluSrcB MuxAluSrcB:aMuxAluSrcB " "Elaborating entity \"MuxAluSrcB\" for hierarchy \"MuxAluSrcB:aMuxAluSrcB\"" {  } { { "prueba1.vhd" "aMuxAluSrcB" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090663849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:aAlu " "Elaborating entity \"Alu\" for hierarchy \"Alu:aAlu\"" {  } { { "prueba1.vhd" "aAlu" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090663853 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res Alu.vhd(18) " "VHDL Process Statement warning at Alu.vhd(18): inferring latch(es) for signal or variable \"res\", which holds its previous value in one or more paths through the process" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559090663857 "|prueba1|Alu:aAlu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp Alu.vhd(18) " "VHDL Process Statement warning at Alu.vhd(18): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559090663857 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] Alu.vhd(18) " "Inferred latch for \"tmp\[0\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663857 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] Alu.vhd(18) " "Inferred latch for \"tmp\[1\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663857 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] Alu.vhd(18) " "Inferred latch for \"tmp\[2\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663858 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] Alu.vhd(18) " "Inferred latch for \"tmp\[3\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663858 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] Alu.vhd(18) " "Inferred latch for \"tmp\[4\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663858 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] Alu.vhd(18) " "Inferred latch for \"tmp\[5\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663858 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] Alu.vhd(18) " "Inferred latch for \"tmp\[6\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663858 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] Alu.vhd(18) " "Inferred latch for \"tmp\[7\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663858 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] Alu.vhd(18) " "Inferred latch for \"tmp\[8\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663858 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[9\] Alu.vhd(18) " "Inferred latch for \"tmp\[9\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663858 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[10\] Alu.vhd(18) " "Inferred latch for \"tmp\[10\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663858 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[11\] Alu.vhd(18) " "Inferred latch for \"tmp\[11\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663858 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[12\] Alu.vhd(18) " "Inferred latch for \"tmp\[12\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663858 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[13\] Alu.vhd(18) " "Inferred latch for \"tmp\[13\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663859 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[14\] Alu.vhd(18) " "Inferred latch for \"tmp\[14\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663859 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[15\] Alu.vhd(18) " "Inferred latch for \"tmp\[15\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663859 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[16\] Alu.vhd(18) " "Inferred latch for \"tmp\[16\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663859 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[17\] Alu.vhd(18) " "Inferred latch for \"tmp\[17\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663859 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[18\] Alu.vhd(18) " "Inferred latch for \"tmp\[18\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663859 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[19\] Alu.vhd(18) " "Inferred latch for \"tmp\[19\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663859 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[20\] Alu.vhd(18) " "Inferred latch for \"tmp\[20\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663859 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[21\] Alu.vhd(18) " "Inferred latch for \"tmp\[21\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663859 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[22\] Alu.vhd(18) " "Inferred latch for \"tmp\[22\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663859 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[23\] Alu.vhd(18) " "Inferred latch for \"tmp\[23\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663859 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[24\] Alu.vhd(18) " "Inferred latch for \"tmp\[24\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663859 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[25\] Alu.vhd(18) " "Inferred latch for \"tmp\[25\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663860 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[26\] Alu.vhd(18) " "Inferred latch for \"tmp\[26\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663860 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[27\] Alu.vhd(18) " "Inferred latch for \"tmp\[27\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663860 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[28\] Alu.vhd(18) " "Inferred latch for \"tmp\[28\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663860 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[29\] Alu.vhd(18) " "Inferred latch for \"tmp\[29\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663860 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[30\] Alu.vhd(18) " "Inferred latch for \"tmp\[30\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663860 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[31\] Alu.vhd(18) " "Inferred latch for \"tmp\[31\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663860 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] Alu.vhd(18) " "Inferred latch for \"res\[0\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663860 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] Alu.vhd(18) " "Inferred latch for \"res\[1\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663860 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] Alu.vhd(18) " "Inferred latch for \"res\[2\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663860 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] Alu.vhd(18) " "Inferred latch for \"res\[3\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663860 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] Alu.vhd(18) " "Inferred latch for \"res\[4\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663860 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] Alu.vhd(18) " "Inferred latch for \"res\[5\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663861 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] Alu.vhd(18) " "Inferred latch for \"res\[6\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663861 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] Alu.vhd(18) " "Inferred latch for \"res\[7\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663861 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] Alu.vhd(18) " "Inferred latch for \"res\[8\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663861 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] Alu.vhd(18) " "Inferred latch for \"res\[9\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663861 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] Alu.vhd(18) " "Inferred latch for \"res\[10\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663861 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] Alu.vhd(18) " "Inferred latch for \"res\[11\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663861 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] Alu.vhd(18) " "Inferred latch for \"res\[12\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663861 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] Alu.vhd(18) " "Inferred latch for \"res\[13\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663861 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] Alu.vhd(18) " "Inferred latch for \"res\[14\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663861 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] Alu.vhd(18) " "Inferred latch for \"res\[15\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663861 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] Alu.vhd(18) " "Inferred latch for \"res\[16\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663862 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] Alu.vhd(18) " "Inferred latch for \"res\[17\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663862 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] Alu.vhd(18) " "Inferred latch for \"res\[18\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663862 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] Alu.vhd(18) " "Inferred latch for \"res\[19\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663862 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] Alu.vhd(18) " "Inferred latch for \"res\[20\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663862 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] Alu.vhd(18) " "Inferred latch for \"res\[21\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663862 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] Alu.vhd(18) " "Inferred latch for \"res\[22\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663862 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] Alu.vhd(18) " "Inferred latch for \"res\[23\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663862 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] Alu.vhd(18) " "Inferred latch for \"res\[24\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663862 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] Alu.vhd(18) " "Inferred latch for \"res\[25\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663862 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] Alu.vhd(18) " "Inferred latch for \"res\[26\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663862 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] Alu.vhd(18) " "Inferred latch for \"res\[27\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663862 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] Alu.vhd(18) " "Inferred latch for \"res\[28\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663863 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] Alu.vhd(18) " "Inferred latch for \"res\[29\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663863 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] Alu.vhd(18) " "Inferred latch for \"res\[30\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663863 "|prueba1|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] Alu.vhd(18) " "Inferred latch for \"res\[31\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559090663863 "|prueba1|Alu:aAlu"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alu:aAlu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alu:aAlu\|Mod0\"" {  } { { "../Alu/Alu.vhd" "Mod0" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559090664124 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alu:aAlu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alu:aAlu\|Div0\"" {  } { { "../Alu/Alu.vhd" "Div0" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559090664124 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Alu:aAlu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Alu:aAlu\|Mult0\"" {  } { { "../Alu/Alu.vhd" "Mult0" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559090664124 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1559090664124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alu:aAlu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Alu:aAlu\|lpm_divide:Mod0\"" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559090664212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Alu:aAlu\|lpm_divide:Mod0 " "Instantiated megafunction \"Alu:aAlu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664212 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559090664212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_28m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_28m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_28m " "Found entity 1: lpm_divide_28m" {  } { { "db/lpm_divide_28m.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/db/lpm_divide_28m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090664326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559090664326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090664356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559090664356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090664500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559090664500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090664652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559090664652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090664765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559090664765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alu:aAlu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Alu:aAlu\|lpm_divide:Div0\"" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559090664785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Alu:aAlu\|lpm_divide:Div0 " "Instantiated megafunction \"Alu:aAlu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664785 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559090664785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vfm " "Found entity 1: lpm_divide_vfm" {  } { { "db/lpm_divide_vfm.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/db/lpm_divide_vfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090664896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559090664896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alu:aAlu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Alu:aAlu\|lpm_mult:Mult0\"" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559090664984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Alu:aAlu\|lpm_mult:Mult0 " "Instantiated megafunction \"Alu:aAlu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090664984 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559090664984 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Alu:aAlu\|lpm_mult:Mult0\|multcore:mult_core Alu:aAlu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Alu:aAlu\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Alu:aAlu\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090665065 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Alu:aAlu\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Alu:aAlu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Alu:aAlu\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Alu:aAlu\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090665109 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Alu:aAlu\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Alu:aAlu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Alu:aAlu\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Alu:aAlu\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090665172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_17h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_17h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_17h " "Found entity 1: add_sub_17h" {  } { { "db/add_sub_17h.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/db/add_sub_17h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090665286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559090665286 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Alu:aAlu\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Alu:aAlu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Alu:aAlu\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Alu:aAlu\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090665295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Alu:aAlu\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Alu:aAlu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Alu:aAlu\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Alu:aAlu\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090665305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_27h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_27h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_27h " "Found entity 1: add_sub_27h" {  } { { "db/add_sub_27h.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/db/add_sub_27h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559090665416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559090665416 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Alu:aAlu\|lpm_mult:Mult0\|altshift:external_latency_ffs Alu:aAlu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Alu:aAlu\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Alu:aAlu\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559090665457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[0\] " "Latch Alu:aAlu\|res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559090666490 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559090666490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[1\] " "Latch Alu:aAlu\|res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559090666490 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559090666490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[2\] " "Latch Alu:aAlu\|res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559090666490 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559090666490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[3\] " "Latch Alu:aAlu\|res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559090666491 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559090666491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[4\] " "Latch Alu:aAlu\|res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559090666491 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559090666491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[5\] " "Latch Alu:aAlu\|res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559090666491 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559090666491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[6\] " "Latch Alu:aAlu\|res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[1\]" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559090666491 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559090666491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[7\] " "Latch Alu:aAlu\|res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559090666492 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559090666492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[8\] " "Latch Alu:aAlu\|res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559090666492 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559090666492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[9\] " "Latch Alu:aAlu\|res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559090666492 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559090666492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[10\] " "Latch Alu:aAlu\|res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559090666492 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559090666492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[11\] " "Latch Alu:aAlu\|res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559090666492 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559090666492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[12\] " "Latch Alu:aAlu\|res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559090666493 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559090666493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[13\] " "Latch Alu:aAlu\|res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559090666493 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559090666493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[14\] " "Latch Alu:aAlu\|res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559090666493 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559090666493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[15\] " "Latch Alu:aAlu\|res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "prueba1.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Prueba1/prueba1.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559090666493 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559090666493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559090677585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559090677585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3047 " "Implemented 3047 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559090677899 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559090677899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3024 " "Implemented 3024 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559090677899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559090677899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559090677945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 19:44:37 2019 " "Processing ended: Tue May 28 19:44:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559090677945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559090677945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559090677945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559090677945 ""}
