// Seed: 1191051980
module module_0;
  wire id_2;
  assign id_1 = (1);
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  assign id_2 = id_2;
  assign id_1 = id_4 == 1;
  always force id_3 = 1;
  wire id_6, id_7;
  assign id_3[1+:1] = 1'b0;
  module_0 modCall_1 ();
  wire id_8;
endmodule
