/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = ~((celloutsig_0_4z | celloutsig_0_3z) & (celloutsig_0_15z | celloutsig_0_14z));
  assign celloutsig_0_39z = ~((celloutsig_0_12z | celloutsig_0_6z) & (celloutsig_0_27z | celloutsig_0_23z));
  assign celloutsig_1_0z = ~((in_data[109] | in_data[113]) & (in_data[120] | in_data[148]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_1z));
  assign celloutsig_1_5z = ~((celloutsig_1_1z | celloutsig_1_3z) & (celloutsig_1_0z | celloutsig_1_1z));
  assign celloutsig_1_6z = ~((celloutsig_1_4z | celloutsig_1_5z) & (celloutsig_1_0z | celloutsig_1_2z));
  assign celloutsig_1_7z = ~((in_data[125] | celloutsig_1_1z) & (celloutsig_1_0z | celloutsig_1_4z));
  assign celloutsig_1_8z = ~((celloutsig_1_0z | celloutsig_1_3z) & (celloutsig_1_6z | celloutsig_1_7z));
  assign celloutsig_1_9z = ~((celloutsig_1_6z | celloutsig_1_4z) & (celloutsig_1_0z | celloutsig_1_8z));
  assign celloutsig_1_10z = ~((celloutsig_1_8z | celloutsig_1_7z) & (celloutsig_1_1z | celloutsig_1_8z));
  assign celloutsig_0_6z = ~((celloutsig_0_0z | celloutsig_0_3z) & (in_data[11] | celloutsig_0_5z));
  assign celloutsig_1_11z = ~((celloutsig_1_10z | celloutsig_1_9z) & (celloutsig_1_6z | celloutsig_1_5z));
  assign celloutsig_1_13z = ~((celloutsig_1_4z | celloutsig_1_8z) & (celloutsig_1_10z | celloutsig_1_1z));
  assign celloutsig_1_19z = ~((celloutsig_1_11z | celloutsig_1_3z) & (celloutsig_1_10z | celloutsig_1_5z));
  assign celloutsig_0_7z = ~((celloutsig_0_5z | in_data[31]) & (celloutsig_0_0z | celloutsig_0_2z));
  assign celloutsig_0_9z = ~((celloutsig_0_5z | celloutsig_0_0z) & (celloutsig_0_2z | in_data[73]));
  assign celloutsig_0_12z = ~((celloutsig_0_9z | celloutsig_0_5z) & (celloutsig_0_3z | celloutsig_0_7z));
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 13'h0000;
    else _00_ <= in_data[38:26];
  assign celloutsig_0_0z = in_data[72] & ~(in_data[65]);
  assign celloutsig_0_27z = _00_[3] & ~(celloutsig_0_6z);
  assign celloutsig_0_3z = _00_[12] & ~(celloutsig_0_0z);
  assign celloutsig_0_4z = celloutsig_0_3z & ~(celloutsig_0_2z);
  assign celloutsig_1_1z = in_data[183] & ~(celloutsig_1_0z);
  assign celloutsig_1_3z = celloutsig_1_0z & ~(celloutsig_1_2z);
  assign celloutsig_1_4z = celloutsig_1_3z & ~(celloutsig_1_3z);
  assign celloutsig_0_5z = in_data[36] & ~(_00_[7]);
  assign celloutsig_1_15z = celloutsig_1_7z & ~(celloutsig_1_6z);
  assign celloutsig_1_18z = celloutsig_1_13z & ~(celloutsig_1_15z);
  assign celloutsig_0_10z = celloutsig_0_4z & ~(celloutsig_0_9z);
  assign celloutsig_0_13z = celloutsig_0_10z & ~(celloutsig_0_7z);
  assign celloutsig_0_14z = celloutsig_0_4z & ~(in_data[35]);
  assign celloutsig_0_15z = celloutsig_0_5z & ~(celloutsig_0_13z);
  assign celloutsig_0_16z = celloutsig_0_2z & ~(celloutsig_0_5z);
  assign celloutsig_0_2z = _00_[10] & ~(_00_[8]);
  assign celloutsig_0_23z = celloutsig_0_9z & ~(celloutsig_0_16z);
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
