{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-355,-249",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 8 -x 1980 -y 160 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 720 -y 240 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 70L
preplace inst source_100mhz -pg 1 -lvl 1 -x 190 -y 270 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir clk_100mhz right -pinY clk_100mhz 0R -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst axi_uart_bridge -pg 1 -lvl 2 -x 480 -y 160 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 22 21} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 80R -pinDir UART right -pinY UART 0R -pinDir aresetn left -pinY aresetn 80L -pinDir aclk left -pinY aclk 60L
preplace inst sdp_ram_0 -pg 1 -lvl 7 -x 1830 -y 220 -swap {1 0 2 4 3 5} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir wea left -pinY wea 0L -pinBusDir addra left -pinBusY addra 40L -pinBusDir addrb left -pinBusY addrb 80L -pinBusDir dia left -pinBusY dia 60L -pinBusDir dob right -pinBusY dob 0R
preplace inst example_slave -pg 1 -lvl 4 -x 970 -y 240 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir start right -pinY start 20R
preplace inst system_ila_0 -pg 1 -lvl 6 -x 1490 -y 60 -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir probe0 right -pinBusY probe0 0R -pinBusDir probe1 right -pinBusY probe1 20R -pinBusDir probe2 right -pinBusY probe2 40R
preplace inst sdp_ram_if_0 -pg 1 -lvl 6 -x 1490 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 39 38 37} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir ram_wdata right -pinBusY ram_wdata 40R -pinBusDir ram_waddr right -pinBusY ram_waddr 20R -pinDir ram_we right -pinY ram_we 0R
preplace inst fill_ram_0 -pg 1 -lvl 5 -x 1190 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 37 36} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 40L -pinDir start left -pinY start 20L
preplace netloc CLK100MHZ_1 1 0 1 NJ 270
preplace netloc CPU_RESETN_1 1 0 1 NJ 290
preplace netloc source_100mhz_interconnect_aresetn 1 1 2 NJ 310 N
preplace netloc source_100mhz_peripheral_aresetn 1 1 5 360 370 NJ 370 860 340 1080 340 1320J
preplace netloc system_clock_clk_100mhz 1 1 6 380 290 580 180 860 180 1080 180 1340 180 1660
preplace netloc sdp_ram_if_0_ram_we 1 6 1 1640 60n
preplace netloc sdp_ram_if_0_ram_wdata 1 6 1 1680 100n
preplace netloc sdp_ram_if_0_ram_waddr 1 6 1 1700 80n
preplace netloc example_slave_start 1 4 1 N 260
preplace netloc hier_0_M_AXI 1 2 1 N 240
preplace netloc hier_0_UART 1 2 6 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ
preplace netloc system_interconnect_M00_AXI 1 3 1 N 240
preplace netloc fill_ram_0_M_AXI 1 5 1 1300 60n
levelinfo -pg 1 0 190 480 720 970 1190 1490 1830 1980
pagesize -pg 1 -db -bbox -sgen -150 0 2070 380
",
   "No Loops_ScaleFactor":"0.589593",
   "No Loops_TopLeft":"-141,-256",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 100 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 200 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 750 -y 90 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 100
preplace netloc system_clock_clk_100mhz 1 1 2 240 100 NJ
preplace netloc ext_reset_in_0_1 1 0 2 NJ 180 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 1 610 120n
levelinfo -pg 1 0 130 430 750 900
pagesize -pg 1 -db -bbox -sgen -150 0 900 300
"
}
{
   "da_axi4_cnt":"1"
}
