
---------- Begin Simulation Statistics ----------
final_tick                               159257449375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    616                       # Simulator instruction rate (inst/s)
host_mem_usage                               36049056                       # Number of bytes of host memory used
host_op_rate                                      632                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                218889.26                       # Real time elapsed on the host
host_tick_rate                                 246686                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   134922747                       # Number of instructions simulated
sim_ops                                     138384389                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.053997                       # Number of seconds simulated
sim_ticks                                 53996940000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.101473                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  462632                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               570436                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4519                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             35960                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            565771                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              64943                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           74450                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9507                       # Number of indirect misses.
system.cpu.branchPred.lookups                  988444                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  165098                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7013                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6195971                       # Number of instructions committed
system.cpu.committedOps                       6667514                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.664473                       # CPI: cycles per instruction
system.cpu.discardedOps                        100449                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4270482                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1043421                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           474715                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8925596                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.375309                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4402                       # number of quiesce instructions executed
system.cpu.numCycles                         16508997                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4402                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4791829     71.87%     71.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                  16319      0.24%     72.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::MemRead                1139209     17.09%     89.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite                720157     10.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6667514                       # Class of committed instruction
system.cpu.quiesceCycles                     69886128                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7583401                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1457                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53570                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1806657                       # Transaction distribution
system.membus.trans_dist::ReadResp            1831225                       # Transaction distribution
system.membus.trans_dist::WriteReq             688645                       # Transaction distribution
system.membus.trans_dist::WriteResp            688645                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5112                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21578                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2286                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2286                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          19576                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4999                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        58557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        58557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        74046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       113719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4898733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4898733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5071009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1252864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1252864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       787584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98157                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       927201                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    156758212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    156758212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               158938277                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2524926                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000591                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024293                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2523435     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1491      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2524926                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5749469120                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            93581875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            56657420                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17778125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           92114343                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10714891371                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           98925500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1452544                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1452544                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3799616                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3799616                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        38340                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        33642                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        74046                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9842688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10027008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3666                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3666                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10504320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        42174                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        52866                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98157                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    157483008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    160432128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        58572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        58572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    166981617                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17978985750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             33.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         11314766                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          715                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14847252379                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8159552000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3641095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18205476                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2730821                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3641095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     28218488                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3641095                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2730821                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6371917                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3641095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18205476                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6371917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6371917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     34590405                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        58572                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       206028                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1833                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149289                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2730821                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6371917                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9102738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2730821                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1084728                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3815550                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2730821                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9102738                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1084728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12918288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1802202                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1802194                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       647168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       647168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4829184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1844                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4898732                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    154533888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        58572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    156758148                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2874729                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2874729    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2874729                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6130824995                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9658099000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1786572350                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36410952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36410952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1859394255                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36410952                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36466511                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     72877463                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1822983302                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     72877463                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36410952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1932271718                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    221380608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     39256064                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    262406144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    125632512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    118226944                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    243859456                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     55345152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1226752                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     56627200                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     31408128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3694592                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     35102720                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     32769857                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4099873215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    727005345                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4859648417                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2326659844                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2189511924                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4516171768                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     32769857                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6426533059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2916517269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9375820185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1252864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1258688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1252864                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1252864                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        19576                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           91                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        19667                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23202500                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       107858                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       23310358                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23202500                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23202500                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23202500                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       107858                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      23310358                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    115277824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        58828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         460416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115800068                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       327168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     39256064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41745920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1801216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1809392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       613376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             652280                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        55559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2134895496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1089469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8526705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2144567229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6059010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36410952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    727005345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3641095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            773116403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6059010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36466511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2861900841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3641095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1089469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8526705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2917683632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2413043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000372150000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2220                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2220                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3253369                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             691425                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1809396                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     652280                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1809396                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   652280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1555                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            112992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            112985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            112995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            112989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            112991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            112958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            112946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            112927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           112983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           113018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           112940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40756                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58867120385                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9039205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106322946635                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32562.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58812.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2744                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1685499                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  604761                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1809393                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               652280                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1583354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   63425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 106353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8143                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       169857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.931996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   836.009405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.263585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5505      3.24%      3.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4868      2.87%      6.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2772      1.63%      7.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3009      1.77%      9.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3405      2.00%     11.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2180      1.28%     12.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2351      1.38%     14.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2703      1.59%     15.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       143064     84.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       169857                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     814.323423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1601.976149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1637     73.74%     73.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.14%     73.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.05%     73.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     73.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.05%     74.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.18%     74.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          136      6.13%     80.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.09%     80.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.14%     80.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.05%     80.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.09%     80.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.09%     80.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     80.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.05%     80.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           30      1.35%     82.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.05%     82.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.05%     82.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.05%     82.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.09%     82.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           18      0.81%     83.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          206      9.28%     92.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.05%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           12      0.54%     93.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           11      0.50%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            1      0.05%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           44      1.98%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           48      2.16%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5759            1      0.05%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           48      2.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2220                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     293.819820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     58.027106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    444.365659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1513     68.15%     68.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            47      2.12%     70.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            19      0.86%     71.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      0.32%     71.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.05%     71.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.23%     71.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.36%     72.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            9      0.41%     72.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      0.36%     72.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.09%     72.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.09%     73.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.05%     73.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.05%     73.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.09%     73.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.05%     73.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.05%     73.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.05%     73.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            3      0.14%     73.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.05%     73.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.05%     73.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.05%     73.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            4      0.18%     73.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           23      1.04%     74.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          558     25.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2220                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115701824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   99520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41745920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115800324                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41745920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2142.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       773.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2144.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    773.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   53996932625                       # Total gap between requests
system.mem_ctrls.avgGap                      21935.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    115178688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        59084                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       460032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       328576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     39254656                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 55558.703882108872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2133059540.040602207184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1094210.153390173567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8519593.888098103926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6085085.562255934812                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36410952.176178872585                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 726979269.566016197205                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3641095.217617887072                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1801216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          926                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5112                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       613376                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4184465                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 105809478365                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    224914970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    284368835                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 167355628790                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  42542714795                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 910139521655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4982462260                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     69741.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58743.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    242888.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39528.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32737799.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1384854.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1483819.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1621895.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         83813663.924996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         58498750.799995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3288007181.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          906506130                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     516909903.299885                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     901594434.749936                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     391361726.100041                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6146691790.125197                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        113.834076                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20119991905                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2921100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30955865095                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8804                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4402                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9922887.210359                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2279847.320640                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows            1      0.02%      0.02% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4401     99.98%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12408750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4402                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    115576899875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  43680549500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2000572                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2000572                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2000572                       # number of overall hits
system.cpu.icache.overall_hits::total         2000572                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        19576                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          19576                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        19576                       # number of overall misses
system.cpu.icache.overall_misses::total         19576                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    849340000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    849340000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    849340000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    849340000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2020148                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2020148                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2020148                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2020148                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009690                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009690                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009690                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009690                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43386.800163                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43386.800163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43386.800163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43386.800163                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        19576                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19576                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        19576                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19576                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    818992500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    818992500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    818992500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    818992500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009690                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009690                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009690                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009690                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41836.560074                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41836.560074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41836.560074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41836.560074                       # average overall mshr miss latency
system.cpu.icache.replacements                  19405                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2000572                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2000572                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        19576                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         19576                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    849340000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    849340000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2020148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2020148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009690                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009690                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43386.800163                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43386.800163                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        19576                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19576                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    818992500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    818992500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009690                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009690                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41836.560074                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41836.560074                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           443.927777                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9544144                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19405                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            491.839423                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   443.927777                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.867046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.867046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4059872                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4059872                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1812108                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1812108                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1812108                       # number of overall hits
system.cpu.dcache.overall_hits::total         1812108                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9510                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9510                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9510                       # number of overall misses
system.cpu.dcache.overall_misses::total          9510                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    698834375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    698834375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    698834375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    698834375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1821618                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1821618                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1821618                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1821618                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005221                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005221                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005221                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005221                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73484.161409                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73484.161409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73484.161409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73484.161409                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5112                       # number of writebacks
system.cpu.dcache.writebacks::total              5112                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2225                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45932                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45932                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    524153750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    524153750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    524153750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    524153750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     96932125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     96932125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003999                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003999                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003999                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003999                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71949.725463                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71949.725463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71949.725463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71949.725463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2110.339741                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2110.339741                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7285                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1140849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1140849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5428                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5428                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    400773500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    400773500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1146277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1146277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004735                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004735                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73834.469418                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73834.469418                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          429                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          429                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4999                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4999                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4455                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4455                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    362594500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    362594500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     96932125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96932125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004361                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004361                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72533.406681                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72533.406681                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21758.052750                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21758.052750                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       671259                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         671259                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4082                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4082                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    298060875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    298060875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       675341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       675341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73018.342724                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73018.342724                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1796                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1796                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2286                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2286                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        41477                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        41477                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    161559250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    161559250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70673.337708                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70673.337708                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              258937                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7285                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.543857                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7293757                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7293757                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159257449375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               159259493125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    616                       # Simulator instruction rate (inst/s)
host_mem_usage                               36049056                       # Number of bytes of host memory used
host_op_rate                                      632                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                218890.20                       # Real time elapsed on the host
host_tick_rate                                 246694                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   134924710                       # Number of instructions simulated
sim_ops                                     138386813                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.053999                       # Number of seconds simulated
sim_ticks                                 53998983750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.093789                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  462739                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               570622                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4519                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             35979                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            565820                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              64943                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           74450                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9507                       # Number of indirect misses.
system.cpu.branchPred.lookups                  988737                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  165192                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7013                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6197934                       # Number of instructions committed
system.cpu.committedOps                       6669938                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.664157                       # CPI: cycles per instruction
system.cpu.discardedOps                        100496                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4271682                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1043922                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           474910                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8926531                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.375353                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4402                       # number of quiesce instructions executed
system.cpu.numCycles                         16512267                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4402                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4793230     71.86%     71.86% # Class of committed instruction
system.cpu.op_class_0::IntMult                  16319      0.24%     72.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::MemRead                1139770     17.09%     89.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite                720618     10.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6669938                       # Class of committed instruction
system.cpu.quiesceCycles                     69886128                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7585736                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1457                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26729                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53580                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1806791                       # Transaction distribution
system.membus.trans_dist::ReadResp            1831371                       # Transaction distribution
system.membus.trans_dist::WriteReq             688645                       # Transaction distribution
system.membus.trans_dist::WriteResp            688645                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5115                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21580                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2286                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2286                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          19576                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5004                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        58557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        58557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        74046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       113734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4899008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4899008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5071299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1252864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1252864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       788096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98157                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       927713                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    156767176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    156767176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               158947753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2525065                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000590                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024293                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2523574     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1491      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2525065                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5749629995                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            93581875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            56657420                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17778125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           92141218                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10715647951                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           98925500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1452544                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1452544                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3799899                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3799899                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        38340                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        33642                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        74046                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9842688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10027008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10504886                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        42174                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        52866                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98157                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    157483008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    160432128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    166990645                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17979975750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             33.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         11315332                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          715                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14848100379                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8159835000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3640957                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18204787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2730718                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3640957                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     28217420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3640957                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2730718                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6371675                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3640957                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18204787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6371675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6371675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     34589095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2730718                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6371675                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9102394                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2730718                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1251875                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3982593                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2730718                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9102394                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1251875                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13084987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1802336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1802336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       647168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       647168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4829184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4899008                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    154533888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    156767176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2874863                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2874863    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2874863                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6130958995                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9658806000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1786504732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36409574                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36409574                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1859323880                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36409574                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36465131                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     72874705                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1822914306                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     72874705                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36409574                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1932198585                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    221380608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     39256064                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    262406144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    125632512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    118226944                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    243859456                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     55345152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1226752                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     56627200                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     31408128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3694592                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     35102720                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     32768617                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4099718043                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    726977829                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4859464489                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2326571785                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2189429056                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4516000840                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     32768617                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6426289828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2916406885                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9375465330                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1252864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1258688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1252864                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1252864                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        19576                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           91                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        19667                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23201622                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       107854                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       23309476                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23201622                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23201622                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23201622                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       107854                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      23309476                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    115277824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         460736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115809160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       327360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     39256064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41746112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1801216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1809535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5115                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       613376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             652283                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        55557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2134814695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1251875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8532309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2144654435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6062336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36409574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    726977829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3640957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            773090697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6062336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36465131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2861792524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3640957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1251875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8532309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2917745133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2413043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000372150000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2220                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2220                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3253621                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             691425                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1809535                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     652283                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1809535                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   652283                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1555                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            112992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            112985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            112995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            112989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            112997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            112990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            112978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            112959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           113015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           113020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           112940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40756                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58871187665                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9039900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106330662665                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32561.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58811.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2744                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1685625                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  604761                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1809531                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               652283                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1583459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   63447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 106353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8143                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       169873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.907607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.959300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.297916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5507      3.24%      3.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4872      2.87%      6.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2772      1.63%      7.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3009      1.77%      9.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3405      2.00%     11.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2181      1.28%     12.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2351      1.38%     14.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2703      1.59%     15.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       143073     84.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       169873                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     814.323423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1601.976149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1637     73.74%     73.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.14%     73.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.05%     73.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     73.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.05%     74.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.18%     74.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          136      6.13%     80.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.09%     80.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.14%     80.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.05%     80.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.09%     80.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.09%     80.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     80.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.05%     80.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           30      1.35%     82.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.05%     82.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.05%     82.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.05%     82.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.09%     82.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           18      0.81%     83.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          206      9.28%     92.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.05%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           12      0.54%     93.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           11      0.50%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            1      0.05%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           44      1.98%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           48      2.16%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5759            1      0.05%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           48      2.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2220                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     293.819820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     58.027106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    444.365659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1513     68.15%     68.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            47      2.12%     70.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            19      0.86%     71.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      0.32%     71.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.05%     71.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.23%     71.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.36%     72.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            9      0.41%     72.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      0.36%     72.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.09%     72.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.09%     73.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.05%     73.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.05%     73.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.09%     73.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.05%     73.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.05%     73.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.05%     73.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            3      0.14%     73.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.05%     73.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.05%     73.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.05%     73.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            4      0.18%     73.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           23      1.04%     74.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          558     25.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2220                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115710720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   99520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41745920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115809160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41746112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2142.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       773.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2144.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    773.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   53998554375                       # Total gap between requests
system.mem_ctrls.avgGap                      21934.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    115178688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       460352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       328576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     39254656                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 55556.601099923479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2132978808.142847776413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1251875.411451609107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8525197.476517323405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6084855.254336152226                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36409574.096845850348                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 726951754.902239203453                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3640957.409684584942                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1801216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7199                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5115                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       613376                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4184465                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 105809478365                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    232172875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    284826960                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 167355628790                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  42542714795                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 910139521655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4982462260                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     69741.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58743.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    219031.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39564.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32718598.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1384854.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1483819.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1621895.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         83820078.449996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         58504261.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3288263625                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          906506130                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     516947066.999885                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     901648663.687436                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     391362437.100041                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6147052262.437697                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        113.836443                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20119991905                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2921310000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30957698845                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8804                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4402                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9922887.210359                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2279847.320640                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows            1      0.02%      0.02% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4401     99.98%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12408750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4402                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    115578943625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  43680549500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2001204                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2001204                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2001204                       # number of overall hits
system.cpu.icache.overall_hits::total         2001204                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        19576                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          19576                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        19576                       # number of overall misses
system.cpu.icache.overall_misses::total         19576                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    849340000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    849340000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    849340000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    849340000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2020780                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2020780                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2020780                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2020780                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009687                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43386.800163                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43386.800163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43386.800163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43386.800163                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        19576                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19576                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        19576                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19576                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    818992500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    818992500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    818992500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    818992500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009687                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009687                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009687                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009687                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41836.560074                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41836.560074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41836.560074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41836.560074                       # average overall mshr miss latency
system.cpu.icache.replacements                  19405                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2001204                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2001204                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        19576                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         19576                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    849340000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    849340000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2020780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2020780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43386.800163                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43386.800163                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        19576                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19576                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    818992500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    818992500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009687                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009687                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41836.560074                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41836.560074                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           443.927856                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35345934                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19851                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1780.561886                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   443.927856                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.867047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.867047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4061136                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4061136                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1813143                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1813143                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1813143                       # number of overall hits
system.cpu.dcache.overall_hits::total         1813143                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9515                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9515                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9515                       # number of overall misses
system.cpu.dcache.overall_misses::total          9515                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    699460000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    699460000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    699460000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    699460000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1822658                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1822658                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1822658                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1822658                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005220                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73511.297951                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73511.297951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73511.297951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73511.297951                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5115                       # number of writebacks
system.cpu.dcache.writebacks::total              5115                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2225                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7290                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7290                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7290                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7290                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45932                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45932                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    524772125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    524772125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    524772125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    524772125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     96932125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     96932125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71985.202332                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71985.202332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71985.202332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71985.202332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2110.339741                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2110.339741                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7290                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1141423                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1141423                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    401399125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    401399125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1146856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1146856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004737                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004737                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73881.672188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73881.672188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          429                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          429                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4455                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4455                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    363212875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    363212875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     96932125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96932125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72584.507394                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72584.507394                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21758.052750                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21758.052750                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       671720                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         671720                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4082                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4082                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    298060875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    298060875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       675802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       675802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006040                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006040                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73018.342724                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73018.342724                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1796                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1796                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2286                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2286                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        41477                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        41477                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    161559250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    161559250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003383                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003383                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70673.337708                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70673.337708                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1824225                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7802                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.815047                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          325                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7297922                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7297922                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159259493125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
