m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/simulation/modelsim
Emidibytereader
Z1 w1649701373
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader.vhd
Z6 FC:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader.vhd
l0
L14
V;R=6gDHIYhOK99QA7=l2o2
!s100 mO=IhBQdf=[1N72?CGZPk1
Z7 OV;C;10.5b;63
31
Z8 !s110 1651267593
!i10b 1
Z9 !s108 1651267593.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader.vhd|
Z11 !s107 C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Afrom_verilog
R2
R3
R4
Z14 DEx4 work 14 midibytereader 0 22 ;R=6gDHIYhOK99QA7=l2o2
l36
L29
VNQn;dk_aF5l^]Le<kZLNN1
!s100 93B?7n`0YklXK63zIKmNl0
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Emidibytereader_tb
Z15 w1650749032
R2
R3
R4
R0
Z16 8C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_tb.vhd
Z17 FC:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_tb.vhd
l0
L5
V;T[507`[o;aXR;Yml84G41
!s100 1hR>7P]V03P_[k_KiCkUL1
R7
31
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_tb.vhd|
Z19 !s107 C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_tb.vhd|
!i113 1
R12
R13
Atb
R14
R2
R3
R4
DEx4 work 17 midibytereader_tb 0 22 ;T[507`[o;aXR;Yml84G41
l15
L8
V0@Y0GLn1E_FCF<KUQJIDP1
!s100 :DUz]2E?81kN8Mn[S>Tl;1
R7
31
R8
!i10b 1
R9
R18
R19
!i113 1
R12
R13
