$date
	Tue Oct  7 13:11:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module moore_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var wire 1 ! y $end
$var parameter 3 % s0 $end
$var parameter 3 & s1 $end
$var parameter 3 ' s2 $end
$var parameter 3 ( s3 $end
$var parameter 3 ) s4 $end
$var reg 4 * next_state [3:0] $end
$var reg 4 + state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx +
bx *
x$
x#
0"
x!
$end
#5
0!
b10 *
b0 +
0$
1#
1"
#10
0#
0"
#15
b100 *
b10 +
1"
#20
b1 *
0"
1$
#25
b11 *
b1 +
1"
#30
0"
#35
1!
b11 +
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
b10 *
0!
0"
0$
#65
b100 *
b10 +
1"
#70
0"
#75
1!
b100 +
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
b1 *
0!
0"
1$
#105
b11 *
b1 +
1"
#110
0"
#115
1!
b11 +
1"
#120
b10 *
0!
0"
0$
#125
b100 *
b10 +
1"
#130
0"
#135
1!
b100 +
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
