#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x143704500 .scope module, "cpuTB" "cpuTB" 2 3;
 .timescale -9 -12;
v0x600003ed19e0_0 .var "clk", 0 0;
S_0x143704670 .scope module, "arm7tdmi" "cpu" 2 7, 3 111 0, S_0x143704500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
v0x600003ed1170_0 .net "addressbus", 31 0, L_0x600003dd0000;  1 drivers
o0x138030250 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600003ed1200_0 .net "alubus", 31 0, o0x138030250;  0 drivers
v0x600003ed1290_0 .var "c_addrin1", 0 0;
v0x600003ed1320_0 .var "c_addrin2", 0 0;
v0x600003ed13b0_0 .var "c_addrout1", 0 0;
v0x600003ed1440_0 .var "c_addrwrite", 0 0;
v0x600003ed14d0_0 .var "c_incrementEnable", 0 0;
v0x600003ed1560_0 .var "c_instrin", 0 0;
v0x600003ed15f0_0 .net "clk", 0 0, v0x600003ed19e0_0;  1 drivers
v0x600003ed1680_0 .var "cycles", 31 0;
v0x600003ed1710_0 .net "incrementerbus", 31 0, L_0x600003dd0140;  1 drivers
v0x600003ed17a0_0 .net "incrinbus", 31 0, L_0x6000027d0230;  1 drivers
v0x600003ed1830_0 .net "memdataout", 31 0, L_0x6000027d01c0;  1 drivers
o0x138030730 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003ed18c0_0 .net "memwrite", 0 0, o0x138030730;  0 drivers
v0x600003ed1950_0 .net "three", 31 0, L_0x6000027d02a0;  1 drivers
S_0x1437047e0 .scope module, "addressIncrementerModule" "addressIncrementer" 3 155, 3 64 0, S_0x143704670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "increment";
    .port_info 1 /INPUT 32 "datain";
    .port_info 2 /OUTPUT 32 "dataout";
L_0x138068010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600003ed0090_0 .net/2u *"_ivl_0", 31 0, L_0x138068010;  1 drivers
v0x600003ed0120_0 .net *"_ivl_2", 31 0, L_0x600003dd00a0;  1 drivers
o0x138030070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x600003ed01b0_0 name=_ivl_4
v0x600003ed0240_0 .net "datain", 31 0, L_0x6000027d0230;  alias, 1 drivers
v0x600003ed02d0_0 .net "dataout", 31 0, L_0x600003dd0140;  alias, 1 drivers
v0x600003ed0360_0 .net "increment", 0 0, v0x600003ed14d0_0;  1 drivers
L_0x600003dd00a0 .arith/sum 32, L_0x6000027d0230, L_0x138068010;
L_0x600003dd0140 .functor MUXZ 32, o0x138030070, L_0x600003dd00a0, v0x600003ed14d0_0, C4<>;
S_0x143704950 .scope module, "addressRegisterModule" "addressRegister" 3 143, 3 30 0, S_0x143704670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "in1on";
    .port_info 3 /INPUT 1 "in2on";
    .port_info 4 /INPUT 1 "out1on";
    .port_info 5 /INPUT 32 "in1";
    .port_info 6 /INPUT 32 "in2";
    .port_info 7 /OUTPUT 32 "out1";
    .port_info 8 /OUTPUT 32 "out2";
L_0x6000027d0230 .functor BUFZ 32, v0x600003ed0480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x1380301c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x600003ed03f0_0 name=_ivl_0
v0x600003ed0480_0 .var "areg", 31 0;
v0x600003ed0510_0 .net "clk", 0 0, v0x600003ed19e0_0;  alias, 1 drivers
v0x600003ed05a0_0 .net "in1", 31 0, o0x138030250;  alias, 0 drivers
v0x600003ed0630_0 .net "in1on", 0 0, v0x600003ed1290_0;  1 drivers
v0x600003ed06c0_0 .net "in2", 31 0, L_0x600003dd0140;  alias, 1 drivers
v0x600003ed0750_0 .net "in2on", 0 0, v0x600003ed1320_0;  1 drivers
v0x600003ed07e0_0 .net "out1", 31 0, L_0x600003dd0000;  alias, 1 drivers
v0x600003ed0870_0 .net "out1on", 0 0, v0x600003ed13b0_0;  1 drivers
v0x600003ed0900_0 .net "out2", 31 0, L_0x6000027d0230;  alias, 1 drivers
v0x600003ed0990_0 .net "write", 0 0, v0x600003ed1440_0;  1 drivers
E_0x6000002d0090 .event posedge, v0x600003ed0510_0;
L_0x600003dd0000 .functor MUXZ 32, o0x1380301c0, v0x600003ed0480_0, v0x600003ed13b0_0, C4<>;
S_0x143704ac0 .scope module, "instructionDecoderModule" "instructionDecoder" 3 161, 3 90 0, S_0x143704670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "getinstr";
    .port_info 2 /INPUT 32 "datain";
    .port_info 3 /OUTPUT 32 "instruction";
L_0x6000027d02a0 .functor BUFZ 32, v0x600003ed0c60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003ed0a20_0 .net "clk", 0 0, v0x600003ed19e0_0;  alias, 1 drivers
v0x600003ed0ab0_0 .net "datain", 31 0, L_0x6000027d01c0;  alias, 1 drivers
v0x600003ed0b40_0 .net "getinstr", 0 0, v0x600003ed1560_0;  1 drivers
v0x600003ed0bd0_0 .net "instruction", 31 0, L_0x6000027d02a0;  alias, 1 drivers
v0x600003ed0c60_0 .var "ireg", 31 0;
S_0x143704c30 .scope module, "memoryModule" "memory" 3 136, 3 3 0, S_0x143704670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "datain";
    .port_info 4 /OUTPUT 32 "dataout";
L_0x6000027d01c0 .functor BUFZ 32, v0x600003ed0d80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003ed0cf0_0 .net "address", 31 0, L_0x600003dd0000;  alias, 1 drivers
v0x600003ed0d80_0 .var "buffer", 31 0;
v0x600003ed0e10_0 .net "clk", 0 0, v0x600003ed19e0_0;  alias, 1 drivers
L_0x138068058 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x600003ed0ea0_0 .net "datain", 31 0, L_0x138068058;  1 drivers
v0x600003ed0f30_0 .net "dataout", 31 0, L_0x6000027d01c0;  alias, 1 drivers
v0x600003ed0fc0_0 .var/i "i", 31 0;
v0x600003ed1050 .array "mem", 63 0, 31 0;
v0x600003ed10e0_0 .net "write", 0 0, o0x138030730;  alias, 0 drivers
    .scope S_0x143704c30;
T_0 ;
    %vpi_call 3 17 "$display", "**** RAM ****" {0 0 0};
    %vpi_call 3 19 "$readmemh", "assout.txt", v0x600003ed1050 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003ed0fc0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x600003ed0fc0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 3 21 "$display", "M: %0h %h", v0x600003ed0fc0_0, &A<v0x600003ed1050, v0x600003ed0fc0_0 > {0 0 0};
    %load/vec4 v0x600003ed0fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003ed0fc0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x143704c30;
T_1 ;
    %wait E_0x6000002d0090;
    %load/vec4 v0x600003ed10e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x600003ed0ea0_0;
    %ix/getv 3, v0x600003ed0cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003ed1050, 0, 4;
T_1.0 ;
    %ix/getv 4, v0x600003ed0cf0_0;
    %load/vec4a v0x600003ed1050, 4;
    %assign/vec4 v0x600003ed0d80_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x143704950;
T_2 ;
    %wait E_0x6000002d0090;
    %load/vec4 v0x600003ed0630_0;
    %load/vec4 v0x600003ed0990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x600003ed05a0_0;
    %assign/vec4 v0x600003ed0480_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600003ed0750_0;
    %load/vec4 v0x600003ed0990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600003ed06c0_0;
    %assign/vec4 v0x600003ed0480_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x143704950;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003ed0480_0, 0;
    %end;
    .thread T_3;
    .scope S_0x143704ac0;
T_4 ;
    %wait E_0x6000002d0090;
    %load/vec4 v0x600003ed0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x600003ed0ab0_0;
    %assign/vec4 v0x600003ed0c60_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x143704670;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003ed1680_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x143704670;
T_6 ;
    %wait E_0x6000002d0090;
    %load/vec4 v0x600003ed1680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003ed13b0_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ed13b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003ed1560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003ed1440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003ed1320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003ed14d0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ed1560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ed1440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ed1320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ed14d0_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 3 211 "$display", "**** CYCLE: %0d ****\012", v0x600003ed1680_0 {0 0 0};
    %load/vec4 v0x600003ed1680_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600003ed1680_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x143704500;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003ed19e0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x143704500;
T_8 ;
    %delay 10000, 0;
    %load/vec4 v0x600003ed19e0_0;
    %inv;
    %assign/vec4 v0x600003ed19e0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x143704500;
T_9 ;
    %vpi_call 2 10 "$display", "**** TESTBENCH ****" {0 0 0};
    %vpi_call 2 11 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cpuTB.v";
    "cpu.v";
