// -----------------------------------------------------------------------------
// $Id: hwcore_irctg3_regif.cpp,v 1.3 2020/10/29 14:32:14 khoaanhnguyen Exp $
//
// Copyright(c) 2020 Renesas Electronics Corporation
// Copyright(c) 2020 Renesas Design Vietnam Co., Ltd.
// RENESAS ELECTRONICS CONFIDENTIAL AND PROPRIETARY.
// This program must be used solely for the purpose for which
// it was furnished by Renesas Electronics Corporation. No part of this
// program may be reproduced or disclosed to others, in any
// form, without the prior written permission of Renesas Electronics
// Corporation.
// -----------------------------------------------------------------------------
// This file is generated by Register I/F generator
//    gen_regif.py
//    gen_regif_class.py
//    regif_cpp.skl
//
// Input file : hwcore_irctg3_regif.txt
////////////////////////////////////////////////////////////////////////////////
// %MODULE HWCORE_IRCTG3
//     #              name     offset_size
//     %%REG_INSTANCE reg_def  11
// 
// %REG_CHANNEL reg_def
//     %%TITLE    name             reg_name       size     wsize     rsize     length    offset    factor_start   factor_end   factor_index   factor_step    access     init   support  callback
//     %%REG      IR3CCTR          IR3CCTR        8        8         8|16|32   8         0x500     -              -            -              -              R|W        0x0    TRUE     -
//     %%REG      IR3CMODE         IR3CMODE       8        8         8|16|32   8         0x501     -              -            -              -              R|W        0x0    TRUE     -
//     %%REG      IR3RDI           IR3RDI         8        8         8|16|32   8         0x502     -              -            -              -              R|W        0x0    TRUE     -
//     %%REG      IR3TRSMODE       IR3TRSMODE     8        8         8|16|32   8         0x503     -              -            -              -              R|W        0x0    TRUE     -
//     %%REG      IR3TRG           IR3TRG         8        8         8|16|32   8         0x504     -              -            -              -              R|W        0x0    TRUE     -
//     %%REG      IR3INTCLEAR      IR3INTCLEAR    8        8         8|16|32   8         0x505     -              -            -              -              R|W        0x0    TRUE     -
//     %%REG      IR3INTEN         IR3INTEN       8        8         8|16|32   8         0x506     -              -            -              -              R|W        0x0    TRUE     -
//     %%REG      IR3INTST         IR3INTST       8        -         8|16|32   8         0x508     -              -            -              -              R          0x0    TRUE     -
//     %%REG      IR3UINTMEM       IR3UINTMEM     8        -         8|16|32   8         0x509     -              -            -              -              R          0x0    TRUE     -
//     %%REG      IR3VINTMEM       IR3VINTMEM     8        -         8|16|32   8         0x50A     -              -            -              -              R          0x0    TRUE     -
//     %%REG      IR3WINTMEM       IR3WINTMEM     8        -         8|16|32   8         0x50B     -              -            -              -              R          0x0    TRUE     -
//     %%REG      IR3INT           IR3INT         32       8|16|32   8|16|32   32        0x50C     0              2            -              -              R|W        0x0    TRUE     -
//     %%REG      IR3ADCCLEAR      IR3ADCCLEAR    8        8         8|16|32   8         0x518     -              -            -              -              R|W        0x0    TRUE     -
//     %%REG      IR3ADCEN         IR3ADCEN       8        8         8|16|32   8         0x519     -              -            -              -              R|W        0x0    TRUE     -
//     %%REG      IR3ADCST         IR3ADCST       8        -         8|16|32   8         0x51C     -              -            -              -              R          0x0    TRUE     -
//     %%REG      IR3UADCMEM       IR3UADCMEM     8        -         8|16|32   8         0x51D     -              -            -              -              R          0x0    TRUE     -
//     %%REG      IR3VADCMEM       IR3VADCMEM     8        -         8|16|32   8         0x51E     -              -            -              -              R          0x0    TRUE     -
//     %%REG      IR3WADCMEM       IR3WADCMEM     8        -         8|16|32   8         0x51F     -              -            -              -              R          0x0    TRUE     -
//     %%REG      IR3ADC           IR3ADC         32       8|16|32   8|16|32   32        0x520     0              2            -              -              R|W        0x0    TRUE     -
//     %%REG      IR3COFSALL       IR3COFSALL     16       16        8|16|32   16        0x52C     -              -            -              -              R|W        0x0    TRUE     -
//     %%REG      IR3COFSU         IR3COFSU       16       16        8|16|32   16        0x530     -              -            -              -              R|W        0x0    TRUE     -
//     %%REG      IR3COFSV         IR3COFSV       16       16        8|16|32   16        0x532     -              -            -              -              R|W        0x0    TRUE     -
//     %%REG      IR3COFSW         IR3COFSW       16       16        8|16|32   16        0x534     -              -            -              -              R|W        0x0    TRUE     -
//     %%REG      IR3CMPWRMD       IR3CMPWRMD     8        8         8|16|32   8         0x538     -              -            -              -              R|W        0x3    TRUE     -
//     %%REG      IR3CMPRDMD       IR3CMPRDMD     8        8         8|16|32   8         0x539     -              -            -              -              R|W        0x0    TRUE     -
//     %%REG      IR3CMP           IR3CMP         16       16        8|16|32   16        0x53C     0              31           -              -              R|W        0x0    TRUE     -
//     %%REG      IR3VALN          IR3VALN        32       32        8|16|32   32        0x57C     -              -            -              -              R|W        0x0    TRUE     -
// 
// %REG_NAME IR3CCTR
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    EN         0       0       0x0     R|W      TRUE     W
// 
// %REG_NAME IR3CMODE
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    CMD        7       7       0x0     R|W      TRUE     -
//     %%BIT    PCT        4       4       0x0     R|W      TRUE     -
//     %%BIT    RVS        2       2       0x0     R|W      TRUE     -
//     %%BIT    MODE       1       0       0x0     R|W      TRUE     W
// 
// %REG_NAME IR3RDI
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    RDI        0       0       0x0     R|W      TRUE     -
// 
// %REG_NAME IR3TRSMODE
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    ADC        3       3       0x0     R|W      TRUE     -
//     %%BIT    INT        2       2       0x0     R|W      TRUE     -
//     %%BIT    OFS        1       1       0x0     R|W      TRUE     -
//     %%BIT    CMP        0       0       0x0     R|W      TRUE     W
// 
// %REG_NAME IR3TRG
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    TRG        0       0       0x0     R|W      TRUE     W
// 
// %REG_NAME IR3INTCLEAR
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    WCLR       2       2       0x0     R|W      TRUE     -
//     %%BIT    VCLR       1       1       0x0     R|W      TRUE     -
//     %%BIT    UCLR       0       0       0x0     R|W      TRUE     W
// 
// %REG_NAME IR3INTEN
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    HOE        5       5       0x0     R|W      TRUE     -
//     %%BIT    LOE        4       4       0x0     R|W      TRUE     -
//     %%BIT    EN         1       0       0x0     R|W      TRUE     W
// 
// %REG_NAME IR3INTST
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    WIC        2       2       0x0     R        TRUE     -
//     %%BIT    VIC        1       1       0x0     R        TRUE     -
//     %%BIT    UIC        0       0       0x0     R        TRUE     -
// 
// %REG_NAME IR3UINTMEM
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    IRN        6       0       0x0     R        TRUE     -
// 
// %REG_NAME IR3VINTMEM
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    IRN        6       0       0x0     R        TRUE     -
// 
// %REG_NAME IR3WINTMEM
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    IRN        6       0       0x0     R        TRUE     -
// 
// %REG_NAME IR3INT
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    INT        31      0       0x0     R|W      TRUE     W
// 
// %REG_NAME IR3ADCCLEAR
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    WCLR       2       2       0x0     R|W      TRUE     -
//     %%BIT    VCLR       1       1       0x0     R|W      TRUE     -
//     %%BIT    UCLR       0       0       0x0     R|W      TRUE     W
// 
// %REG_NAME IR3ADCEN
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    HOE        5       5       0x0     R|W      TRUE     -
//     %%BIT    LOE        4       4       0x0     R|W      TRUE     -
//     %%BIT    EN         1       0       0x0     R|W      TRUE     W
// 
// %REG_NAME IR3ADCST
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    WIC        2       2       0x0     R        TRUE     -
//     %%BIT    VIC        1       1       0x0     R        TRUE     -
//     %%BIT    UIC        0       0       0x0     R        TRUE     -
// 
// %REG_NAME IR3UADCMEM
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    IRN        6       0       0x0     R        TRUE     -
// 
// %REG_NAME IR3VADCMEM
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    IRN        6       0       0x0     R        TRUE     -
// 
// %REG_NAME IR3WADCMEM
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    IRN        6       0       0x0     R        TRUE     -
// 
// %REG_NAME IR3ADC
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    ADI        31      0       0x0     R|W      TRUE     W
// 
// %REG_NAME IR3COFSALL
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    DATA       11      0       0x0     R|W      TRUE     W
// 
// %REG_NAME IR3COFSU
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    DATA       11      0       0x0     R|W      TRUE     W
// 
// %REG_NAME IR3COFSV
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    DATA       11      0       0x0     R|W      TRUE     W
// 
// %REG_NAME IR3COFSW
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    DATA       11      0       0x0     R|W      TRUE     W
// 
// %REG_NAME IR3CMPWRMD
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    SEL        2       0       0x3     R|W      TRUE     -
// 
// %REG_NAME IR3CMPRDMD
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    RSEL       1       0       0x0     R|W      TRUE     -
// 
// %REG_NAME IR3CMP
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    PTN        15      15      0x0     R|W      TRUE     -
//     %%BIT    CMP        11      0       0x0     R|W      TRUE     R|W
// 
// %REG_NAME IR3VALN
//     %%TITLE  name       upper   lower   init    access   support  callback
//     %%BIT    WVL        21      16      0x0     R|W      TRUE     -
//     %%BIT    VVL        13      8       0x0     R|W      TRUE     -
//     %%BIT    UVL        6       0       0x0     R|W      TRUE     W
////////////////////////////////////////////////////////////////////////////////
/// @file hwcore_irctg3_regif.cpp
/// @brief Register IF class of model HWCORE_IRCTG3
/// $Id: hwcore_irctg3_regif.cpp,v 1.3 2020/10/29 14:32:14 khoaanhnguyen Exp $
/// $Date: 2020/10/29 14:32:14 $
/// $Revison$
/// $Author: khoaanhnguyen $
////////////////////////////////////////////////////////////////////////////////
#include "hwcore_irctg3_regif.h"
#ifndef re_printf
#define re_printf get_fileline(__FILE__, __LINE__); _re_printf
#endif//re_printf

/// Constructor of Register IF class: define registers and bits
/// @return none
Chwcore_irctg3_regif::Chwcore_irctg3_regif(std::string name, uint buswidth)
    :vpcl::reg_super()
    #ifdef USR_CWR_SYSTEMC
    , cwmem("register", 0x580)
    #endif
{
    CommandInit();
    IR3CCTR     = new vpcl::re_register(0x0500, this, "IR3CCTR"    , name.c_str());
    IR3CMODE    = new vpcl::re_register(0x0501, this, "IR3CMODE"   , name.c_str());
    IR3RDI      = new vpcl::re_register(0x0502, this, "IR3RDI"     , name.c_str());
    IR3TRSMODE  = new vpcl::re_register(0x0503, this, "IR3TRSMODE" , name.c_str());
    IR3TRG      = new vpcl::re_register(0x0504, this, "IR3TRG"     , name.c_str());
    IR3INTCLEAR = new vpcl::re_register(0x0505, this, "IR3INTCLEAR", name.c_str());
    IR3INTEN    = new vpcl::re_register(0x0506, this, "IR3INTEN"   , name.c_str());
    IR3INTST    = new vpcl::re_register(0x0508, this, "IR3INTST"   , name.c_str());
    IR3UINTMEM  = new vpcl::re_register(0x0509, this, "IR3UINTMEM" , name.c_str());
    IR3VINTMEM  = new vpcl::re_register(0x050A, this, "IR3VINTMEM" , name.c_str());
    IR3WINTMEM  = new vpcl::re_register(0x050B, this, "IR3WINTMEM" , name.c_str());
    IR3ADCCLEAR = new vpcl::re_register(0x0518, this, "IR3ADCCLEAR", name.c_str());
    IR3ADCEN    = new vpcl::re_register(0x0519, this, "IR3ADCEN"   , name.c_str());
    IR3ADCST    = new vpcl::re_register(0x051C, this, "IR3ADCST"   , name.c_str());
    IR3UADCMEM  = new vpcl::re_register(0x051D, this, "IR3UADCMEM" , name.c_str());
    IR3VADCMEM  = new vpcl::re_register(0x051E, this, "IR3VADCMEM" , name.c_str());
    IR3WADCMEM  = new vpcl::re_register(0x051F, this, "IR3WADCMEM" , name.c_str());
    IR3COFSALL  = new vpcl::re_register(0x052C, this, "IR3COFSALL" , name.c_str());
    IR3COFSU    = new vpcl::re_register(0x0530, this, "IR3COFSU"   , name.c_str());
    IR3COFSV    = new vpcl::re_register(0x0532, this, "IR3COFSV"   , name.c_str());
    IR3COFSW    = new vpcl::re_register(0x0534, this, "IR3COFSW"   , name.c_str());
    IR3CMPWRMD  = new vpcl::re_register(0x0538, this, "IR3CMPWRMD" , name.c_str());
    IR3CMPRDMD  = new vpcl::re_register(0x0539, this, "IR3CMPRDMD" , name.c_str());
    IR3VALN     = new vpcl::re_register(0x057C, this, "IR3VALN"    , name.c_str());
    std::ostringstream str_tmp;
    for(uint i = 0; i < emNUM_IR3INT; i++) {
        str_tmp.str("");
        str_tmp<<"IR3INT"<< i;
        IR3INT     [i] = new vpcl::re_register((0x050C) + 4*i, this, str_tmp.str(), name.c_str());
    }
    for(uint i = 0; i < emNUM_IR3ADC; i++) {
        str_tmp.str("");
        str_tmp<<"IR3ADC"<< i;
        IR3ADC     [i] = new vpcl::re_register((0x0520) + 4*i, this, str_tmp.str(), name.c_str());
    }
    for(uint i = 0; i < emNUM_IR3CMP; i++) {
        str_tmp.str("");
        str_tmp<<"IR3CMP"<< i;
        IR3CMP     [i] = new vpcl::re_register((0x053C) + 2*i, this, str_tmp.str(), name.c_str());
    }

    // Construct the register pointer list
    mCurReg = NULL;

    uint index = 0;
    mRegMap = new uint [1<<11];
    for (uint i = 0; i < (1<<11); i++) {
        mRegMap[i] = (1<<11);
    }

    mRegMap[0x0500]     = index++;
    mRegMap[0x0501]     = index++;
    mRegMap[0x0502]     = index++;
    mRegMap[0x0503]     = index++;
    mRegMap[0x0504]     = index++;
    mRegMap[0x0505]     = index++;
    mRegMap[0x0506]     = index++;
    mRegMap[0x0508]     = index++;
    mRegMap[0x0509]     = index++;
    mRegMap[0x050A]     = index++;
    mRegMap[0x050B]     = index++;
    for(uint i = 0; i < emNUM_IR3INT;     i++) {
        mRegMap[(0x050C)     + i*4 ] = index;
        mRegMap[(0x050C + 1) + i*4 ] = index;
        mRegMap[(0x050C + 2) + i*4 ] = index;
        mRegMap[(0x050C + 3) + i*4 ] = index++;
    }
    mRegMap[0x0518]     = index++;
    mRegMap[0x0519]     = index++;
    mRegMap[0x051C]     = index++;
    mRegMap[0x051D]     = index++;
    mRegMap[0x051E]     = index++;
    mRegMap[0x051F]     = index++;
    for(uint i = 0; i < emNUM_IR3ADC;     i++) {
        mRegMap[(0x0520)     + i*4 ] = index;
        mRegMap[(0x0520 + 1) + i*4 ] = index;
        mRegMap[(0x0520 + 2) + i*4 ] = index;
        mRegMap[(0x0520 + 3) + i*4 ] = index++;
    }
    mRegMap[0x052C]     = index;
    mRegMap[0x052C + 1] = index++;
    mRegMap[0x0530]     = index;
    mRegMap[0x0530 + 1] = index++;
    mRegMap[0x0532]     = index;
    mRegMap[0x0532 + 1] = index++;
    mRegMap[0x0534]     = index;
    mRegMap[0x0534 + 1] = index++;
    mRegMap[0x0538]     = index++;
    mRegMap[0x0539]     = index++;
    for(uint i = 0; i < emNUM_IR3CMP;     i++) {
        mRegMap[(0x053C)     + i*2 ] = index;
        mRegMap[(0x053C + 1) + i*2 ] = index++;
    }
    mRegMap[0x057C]     = index;
    mRegMap[0x057C + 1] = index;
    mRegMap[0x057C + 2] = index;
    mRegMap[0x057C + 3] = index++;
    mTotalRegNum = index;
    mRegArray = new SRegList* [mTotalRegNum];
    index = 0;
#ifdef USR_CWR_SYSTEMC
    mCurReg = mRegArray[index++] = new SRegList(IR3CCTR      , mCurReg, 0,  1,       "8", "8|16|32", false, &cwmem);
#else
    mCurReg = mRegArray[index++] = new SRegList(IR3CCTR      , mCurReg, 0,  1,       "8", "8|16|32");
#endif
    mCurReg = mRegArray[index++] = new SRegList(IR3CMODE     , mCurReg, 0,  1,       "8", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3RDI       , mCurReg, 0,  1,       "8", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3TRSMODE   , mCurReg, 0,  1,       "8", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3TRG       , mCurReg, 0,  1,       "8", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3INTCLEAR  , mCurReg, 0,  1,       "8", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3INTEN     , mCurReg, 0,  1,       "8", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3INTST     , mCurReg, 0,  1,       "8", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3UINTMEM   , mCurReg, 0,  1,       "8", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3VINTMEM   , mCurReg, 0,  1,       "8", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3WINTMEM   , mCurReg, 0,  1,       "8", "8|16|32");
    for(uint i = 0; i < emNUM_IR3INT     ; i++) mCurReg = mRegArray[index++] = new SRegList(IR3INT       [i], mCurReg, i,  4, "8|16|32", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3ADCCLEAR  , mCurReg, 0,  1,       "8", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3ADCEN     , mCurReg, 0,  1,       "8", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3ADCST     , mCurReg, 0,  1,       "8", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3UADCMEM   , mCurReg, 0,  1,       "8", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3VADCMEM   , mCurReg, 0,  1,       "8", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3WADCMEM   , mCurReg, 0,  1,       "8", "8|16|32");
    for(uint i = 0; i < emNUM_IR3ADC     ; i++) mCurReg = mRegArray[index++] = new SRegList(IR3ADC       [i], mCurReg, i,  4, "8|16|32", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3COFSALL   , mCurReg, 0,  2,      "16", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3COFSU     , mCurReg, 0,  2,      "16", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3COFSV     , mCurReg, 0,  2,      "16", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3COFSW     , mCurReg, 0,  2,      "16", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3CMPWRMD   , mCurReg, 0,  1,       "8", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3CMPRDMD   , mCurReg, 0,  1,       "8", "8|16|32");
    for(uint i = 0; i < emNUM_IR3CMP     ; i++) mCurReg = mRegArray[index++] = new SRegList(IR3CMP       [i], mCurReg, i,  2,      "16", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(IR3VALN      , mCurReg, 0,  4,      "32", "8|16|32");

    mRegList = mCurReg;

    (*IR3CCTR      ) ( 0,  0, "EN"      , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3CMODE     ) ( 7,  7, "CMD"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3CMODE     ) ( 4,  4, "PCT"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3CMODE     ) ( 2,  2, "RVS"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3CMODE     ) ( 1,  0, "MODE"    , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3RDI       ) ( 0,  0, "RDI"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3TRSMODE   ) ( 3,  3, "ADC"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3TRSMODE   ) ( 2,  2, "INT"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3TRSMODE   ) ( 1,  1, "OFS"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3TRSMODE   ) ( 0,  0, "CMP"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3TRG       ) ( 0,  0, "TRG"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3INTCLEAR  ) ( 2,  2, "WCLR"    , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3INTCLEAR  ) ( 1,  1, "VCLR"    , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3INTCLEAR  ) ( 0,  0, "UCLR"    , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3INTEN     ) ( 5,  5, "HOE"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3INTEN     ) ( 4,  4, "LOE"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3INTEN     ) ( 1,  0, "EN"      , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3INTST     ) ( 2,  2, "WIC"     , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*IR3INTST     ) ( 1,  1, "VIC"     , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*IR3INTST     ) ( 0,  0, "UIC"     , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*IR3UINTMEM   ) ( 6,  0, "IRN"     , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*IR3VINTMEM   ) ( 6,  0, "IRN"     , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*IR3WINTMEM   ) ( 6,  0, "IRN"     , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*IR3ADCCLEAR  ) ( 2,  2, "WCLR"    , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3ADCCLEAR  ) ( 1,  1, "VCLR"    , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3ADCCLEAR  ) ( 0,  0, "UCLR"    , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3ADCEN     ) ( 5,  5, "HOE"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3ADCEN     ) ( 4,  4, "LOE"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3ADCEN     ) ( 1,  0, "EN"      , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3ADCST     ) ( 2,  2, "WIC"     , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*IR3ADCST     ) ( 1,  1, "VIC"     , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*IR3ADCST     ) ( 0,  0, "UIC"     , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*IR3UADCMEM   ) ( 6,  0, "IRN"     , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*IR3VADCMEM   ) ( 6,  0, "IRN"     , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*IR3WADCMEM   ) ( 6,  0, "IRN"     , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*IR3COFSALL   ) (11,  0, "DATA"    , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3COFSU     ) (11,  0, "DATA"    , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3COFSV     ) (11,  0, "DATA"    , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3COFSW     ) (11,  0, "DATA"    , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3CMPWRMD   ) ( 2,  0, "SEL"     , 0x3       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3CMPRDMD   ) ( 1,  0, "RSEL"    , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3VALN      ) (21, 16, "WVL"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3VALN      ) (13,  8, "VVL"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*IR3VALN      ) ( 6,  0, "UVL"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    for(uint i = 0; i < emNUM_IR3INT; i++) {
        (*IR3INT       [i]) (31,  0, "INT"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    }
    for(uint i = 0; i < emNUM_IR3ADC; i++) {
        (*IR3ADC       [i]) (31,  0, "ADI"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    }
    for(uint i = 0; i < emNUM_IR3CMP; i++) {
        (*IR3CMP       [i]) (15, 15, "PTN"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
        (*IR3CMP       [i]) (11,  0, "CMP"     , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    }

    mFileName = "";
    mInstName = name;
    mLineNum = 0;
    mBusWidth = buswidth;
    mBusByteWidth = mBusWidth/8;   // using in BIG ENDIAN
    mIsReset = false;

    // Constructor the callback function of each register
    for (uint i = 0; i < mTotalRegNum; i++) {
        mWrCbAPI[mRegArray[i]->my_p->name()][mRegArray[i]->my_p->name()] = NULL;
        mRdCbAPI[mRegArray[i]->my_p->name()][mRegArray[i]->my_p->name()] = NULL;
    }

    // Constructor the mWrCbAPI, mRdCbAPI variable of each register
    mWrCbAPI["IR3CCTR"  ]["EN"       ] = &Chwcore_irctg3_regif::cb_IR3CCTR_EN;
    mWrCbAPI["IR3CMODE" ]["MODE"     ] = &Chwcore_irctg3_regif::cb_IR3CMODE_MODE;
    mWrCbAPI["IR3TRSMODE"]["CMP"      ] = &Chwcore_irctg3_regif::cb_IR3TRSMODE_CMP;
    mWrCbAPI["IR3TRG"   ]["TRG"      ] = &Chwcore_irctg3_regif::cb_IR3TRG_TRG;
    mWrCbAPI["IR3INTCLEAR"]["UCLR"     ] = &Chwcore_irctg3_regif::cb_IR3INTCLEAR_UCLR;
    mWrCbAPI["IR3INTEN" ]["EN"       ] = &Chwcore_irctg3_regif::cb_IR3INTEN_EN;
    mWrCbAPI["IR3ADCCLEAR"]["UCLR"     ] = &Chwcore_irctg3_regif::cb_IR3ADCCLEAR_UCLR;
    mWrCbAPI["IR3ADCEN" ]["EN"       ] = &Chwcore_irctg3_regif::cb_IR3ADCEN_EN;
    mWrCbAPI["IR3COFSALL"]["DATA"     ] = &Chwcore_irctg3_regif::cb_IR3COFSALL_DATA;
    mWrCbAPI["IR3COFSU" ]["DATA"     ] = &Chwcore_irctg3_regif::cb_IR3COFSU_DATA;
    mWrCbAPI["IR3COFSV" ]["DATA"     ] = &Chwcore_irctg3_regif::cb_IR3COFSV_DATA;
    mWrCbAPI["IR3COFSW" ]["DATA"     ] = &Chwcore_irctg3_regif::cb_IR3COFSW_DATA;
    mWrCbAPI["IR3VALN"  ]["UVL"      ] = &Chwcore_irctg3_regif::cb_IR3VALN_UVL;

    for(uint i = 0; i < emNUM_IR3INT; i++) {
        str_tmp.str("");
        str_tmp<<"IR3INT"<< i;
        mWrCbAPI[str_tmp.str()]["INT"] = &Chwcore_irctg3_regif::cb_IR3INT_INT;
    }
    for(uint i = 0; i < emNUM_IR3ADC; i++) {
        str_tmp.str("");
        str_tmp<<"IR3ADC"<< i;
        mWrCbAPI[str_tmp.str()]["ADI"] = &Chwcore_irctg3_regif::cb_IR3ADC_ADI;
    }
    for(uint i = 0; i < emNUM_IR3CMP; i++) {
        str_tmp.str("");
        str_tmp<<"IR3CMP"<< i;
        mWrCbAPI[str_tmp.str()]["CMP"] = &Chwcore_irctg3_regif::cb_IR3CMP_CMP;
        mRdCbAPI[str_tmp.str()]["CMP"] = &Chwcore_irctg3_regif::cb_IR3CMP_CMP;
    }

    #ifdef USE_WEB_SIM
    InitializeRegValueID();
    mNotifyRegValueIDAPI = &Chwcore_irctg3_regif::NotifyRegValueID;
    #endif
}

/// Destructor: delete pointers
/// @return none
Chwcore_irctg3_regif::~Chwcore_irctg3_regif()
{
    // Delete registers' pointer
    for (uint i = 0 ; i < mTotalRegNum ; i++) {
        delete mRegArray[i]->my_p;
        mRegArray[i]->prev = NULL;
        delete mRegArray[i];
    }
    delete [] mRegMap;
    delete [] mRegArray;
}

/// Mask unselected bit
/// @return selected value
Chwcore_irctg3_regif::uint Chwcore_irctg3_regif::bit_select(cuint val,    ///< [in] Writting address
                                                            cuint start,  ///< [in] start bit position
                                                            cuint end)    ///< [in] end bit position
{
    uint ret_val = val;
    if (end - start + 1 < 32) {
        ret_val = (val>>start) & (uint)((1<<(end-start+1))-1);
    }
    return ret_val;
}

/// Write the value to requested module register
/// @return true if writing transaction is finished normally
bool Chwcore_irctg3_regif::reg_wr(cuint addr,                    ///< [in] Writting address
                                  const unsigned char *p_data,   ///< [in] Writing data
                                  cuint size)                    ///< [in] Data size (byte)
{
    assert(size != 0);
    #ifdef IS_MODELED_ENDIAN_BIG
    if ((addr % mBusByteWidth) + size > mBusByteWidth) {
        re_printf("error", "Invalid access address 0x%08X with access size %d bytes\n", addr, size);
        return false;
    }
    #endif

    bool ret_val = false;
    assert(p_data != NULL);
    ret_val = reg_wr_process (addr, p_data, size, false);
    return ret_val;
}

/// Read the register value of requested module
/// @return true if reading transaction is finished normally
bool Chwcore_irctg3_regif::reg_rd(cuint addr,              ///< [in]  Reading address
                                  unsigned char *p_data,   ///< [out] Reading data
                                  cuint size)              ///< [in]  Data size (byte)
{
    assert(size != 0);
    #ifdef IS_MODELED_ENDIAN_BIG
    if ((addr % mBusByteWidth) + size > mBusByteWidth) {
        re_printf("error", "Invalid access address 0x%08X with access size %d bytes\n", addr, size);
        return false;
    }
    #endif

    bool ret_val = false;
    assert(p_data != NULL);
    ret_val = reg_rd_process (addr, p_data, size, false);
    return ret_val;
}

/// Write the value to requested module register
/// @return true if writing transaction is finished normally
bool Chwcore_irctg3_regif::reg_wr_dbg(cuint addr,                    ///< [in] Writting address
                                      const unsigned char *p_data,   ///< [in] Writing data
                                      cuint size)                    ///< [in] Data size (byte)
{
    assert(size != 0);
    #ifdef IS_MODELED_ENDIAN_BIG
    if ((addr % mBusByteWidth) + size > mBusByteWidth) {
        re_printf("error", "Invalid access address 0x%08X with access size %d bytes\n", addr, size);
        return false;
    }
    #endif

    bool ret_val = false;
    assert(p_data != NULL);
    ret_val = reg_wr_process (addr, p_data, size, true);
    return ret_val;
}

/// Read the register value of requested module
/// @return true if reading transaction is finished normally
bool Chwcore_irctg3_regif::reg_rd_dbg(cuint addr,              ///< [in]  Reading address
                                      unsigned char *p_data,   ///< [out] Reading data
                                      cuint size)              ///< [in]  Data size (byte)
{
    assert(size != 0);
    #ifdef IS_MODELED_ENDIAN_BIG
    if ((addr % mBusByteWidth) + size > mBusByteWidth) {
        re_printf("error", "Invalid access address 0x%08X with access size %d bytes\n", addr, size);
        return false;
    }
    #endif

    bool ret_val = false;
    assert(p_data != NULL);
    ret_val = reg_rd_process (addr, p_data, size, true);
    return ret_val;
}

/// Write the value to requested module register
/// @return true if writing transaction is finished normally
bool Chwcore_irctg3_regif::reg_wr_process(cuint addr,                   ///< [in] Writting address
                                          const unsigned char *p_data,  ///< [in] Writing data
                                          cuint size,                   ///< [in] Data size (byte)
                                          bool IsDbgFunc)               ///< [in] Flag indicate reg_rd or reg_rd_dbg
{
    if (mIsReset) {
        re_printf("warning", "Cannot write during reset period\n");
        return true;
    }
    uint tmp_addr = addr;
    #ifdef IS_MODELED_ENDIAN_BIG
    if (size < mBusByteWidth) {
        tmp_addr = addr ^ (mBusByteWidth - size);
    }
    #endif
    bool ret_val = false;
    bool valid_addr = false;
    assert(p_data != NULL);
    std::list<uint> list_index;
    uint masked_addr = bit_select(tmp_addr, 0, 11-1);
    uint access_addr = masked_addr;
    while (masked_addr + size > access_addr) {
        int reg_index = get_reg_index(access_addr);
        if (reg_index != -1) {
            vpcl::re_register *reg_p = mRegArray[reg_index]->my_p; 
            if (IsDbgFunc || valid_addr || ChkSize(mRegArray[reg_index]->wacc_size, size, tmp_addr, true)) {
                valid_addr = true;
                list_index.push_back(reg_index);
            } else {
                re_printf("error", "Writing access size to %s at address 0x%08X is wrong: %d byte(s).\n", reg_p->name().c_str(), tmp_addr, size);
                return false;
            }
            access_addr = reg_p->addr() + mRegArray[reg_index]->length;
        } else {
            if (IsDbgFunc || valid_addr) {
                access_addr += 1;
            } else {
                access_addr += size; // To break out while loop
            }
        }
    }
    if (valid_addr) {
        std::list<uint>::iterator it;
        for (it=list_index.begin() ; it!=list_index.end() ; it++) {
            access_addr = masked_addr;
            uint d_size = size;
            uint index = 0;
            if (masked_addr < mRegArray[(*it)]->my_p->addr()) { // adjust access address & index
                access_addr = mRegArray[(*it)]->my_p->addr();
                index = mRegArray[(*it)]->my_p->addr() - masked_addr;
            }
            if ((masked_addr + size) < (mRegArray[(*it)]->my_p->addr() + mRegArray[(*it)]->length)) { // adjust access size
                d_size = masked_addr + size - access_addr;
            } else { // adjust access size
                d_size = (mRegArray[(*it)]->my_p->addr() + mRegArray[(*it)]->length) - access_addr;
            }
            if (size > mRegArray[(*it)]->length) { // adjust index for big endianess
                #ifdef IS_MODELED_ENDIAN_BIG
                index = index ^ (size - mRegArray[(*it)]->length);
                #endif
            }
            ret_val = reg_wr_func(tmp_addr - masked_addr + access_addr, &(p_data[index]), d_size, (*it), IsDbgFunc);
        }
    } else {
        if (!IsDbgFunc) {
            re_printf("error", "Invalid access address 0x%08X\n", tmp_addr);
        } else {
            ret_val = true;
        }
    }
    return ret_val;
}

/// Read the register value of requested module
/// @return true if reading transaction is finished normally
bool Chwcore_irctg3_regif::reg_rd_process(cuint addr,              ///< [in]  Reading address
                                          unsigned char *p_data,   ///< [out] Reading data
                                          cuint size,              ///< [in]  Data size (byte)
                                          bool IsDbgFunc)          ///< [in]  Flag indicate reg_rd or reg_rd_dbg
{
    uint tmp_addr = addr;
    #ifdef IS_MODELED_ENDIAN_BIG
    if (size < mBusByteWidth) {
        tmp_addr = addr ^ (mBusByteWidth - size);
    }
    #endif
    bool ret_val = false;
    bool valid_addr = false;
    assert(p_data != NULL);
    std::list<uint> list_index;
    uint masked_addr = bit_select(tmp_addr, 0, 11-1);
    uint access_addr = masked_addr;
    while (masked_addr + size > access_addr) {
        int reg_index = get_reg_index(access_addr);
        if (reg_index != -1) {
            vpcl::re_register *reg_p = mRegArray[reg_index]->my_p; 
            if (IsDbgFunc || valid_addr || ChkSize(mRegArray[reg_index]->racc_size, size, tmp_addr, false)) {
                valid_addr = true;
                list_index.push_back(reg_index);
            } else {
                re_printf("error", "Reading access size to %s at address 0x%08X is wrong: %d byte(s).\n", reg_p->name().c_str(), tmp_addr, size);
                return false;
            }
            access_addr = reg_p->addr() + mRegArray[reg_index]->length;
        } else {
            if (mAPBAccessMode || IsDbgFunc || valid_addr) {
                access_addr += 1;
            } else {
                access_addr += size;  // To break out while loop
            }
        }
    }
    if (valid_addr) {
        std::list<uint>::iterator it;
        for (it=list_index.begin() ; it!=list_index.end() ; it++) {
            access_addr = masked_addr;
            uint d_size = size;
            uint index = 0;
            if (masked_addr < mRegArray[(*it)]->my_p->addr()) { // adjust access address & index
                access_addr = mRegArray[(*it)]->my_p->addr();
                index = mRegArray[(*it)]->my_p->addr() - masked_addr;
            }
            if ((masked_addr + size) < (mRegArray[(*it)]->my_p->addr() + mRegArray[(*it)]->length)) { // adjust access size
                d_size = masked_addr + size - access_addr;
            } else { // adjust access size
                d_size = (mRegArray[(*it)]->my_p->addr() + mRegArray[(*it)]->length) - access_addr;
            }
            if (size > mRegArray[(*it)]->length) { // adjust index for big endianess
                #ifdef IS_MODELED_ENDIAN_BIG
                index = index ^ (size - mRegArray[(*it)]->length);
                #endif
            }
            ret_val = reg_rd_func(tmp_addr - masked_addr + access_addr, &(p_data[index]), d_size, (*it), IsDbgFunc);
        }
    } else {
        if (!(IsDbgFunc || mAPBAccessMode)) {
            memset(p_data, 0, size);
            re_printf("error", "Invalid access address 0x%08X\n", tmp_addr);
        } else {
            memset(p_data, 0, size);
            ret_val = true;
        }
    }
    return ret_val;
}

/// Process reading function
/// @return true if reading successfully
bool Chwcore_irctg3_regif::reg_rd_func(cuint addr,                     ///< [in]  Reading address
                                       unsigned char *p_data,          ///< [out] Reading data
                                       cuint size,                     ///< [in]  Data size (byte)
                                       cuint reg_index,                ///< [in]  Register index
                                       bool IsDbgFunc)                 ///< [in]  Flag indicate reg_rd or reg_rd_dbg
{
    vpcl::re_register* Register = mRegArray[reg_index]->my_p;
    assert(Register != NULL);
    uint pre_data = 0;
    uint pst_data = 0;
    uint reg_length = mRegArray[reg_index]->length;
    uint start_pos = 0;
    uint mask_size = (1 << (reg_length/2)) - 1;
    if (size < reg_length) {
        #ifdef IS_MODELED_ENDIAN_BIG
        start_pos =  (reg_length - size)*8 - (addr & mask_size)*8; // Start bit position
        #else
        start_pos =  (addr & mask_size)*8;  // Start bit position
        #endif
    }

    if (mIsReset) {
        re_printf("warning", "Cannot launch call-back function during reset period\n");
    } else {
        if (size < reg_length) {
            re_printf("warning","Should read all bit in a register\n");
        }
        pre_data = (uint)(*Register);
        pst_data = Register->read();
        if (!IsDbgFunc) {
            for (vpcl::bit_info *it=Register->mBitInfo ; it!=NULL ; it=it->next) {
                if (((mRdCbAPI[Register->name()][it->name()]) != NULL)
                && (((start_pos < it->mStartAddr) && (it->mEndAddr < start_pos + size * 8))
                 || ((it->mStartAddr <= start_pos) && (start_pos <= it->mEndAddr))
                 || ((it->mStartAddr <= start_pos + size * 8) && (start_pos + size * 8 <= it->mEndAddr)) )) {
                    (this->*(mRdCbAPI[Register->name()][it->name()]))(RegCBstr(mRegArray[reg_index]->channel, false, size, pre_data, pst_data));
                }
            }
        } else {
            for (vpcl::bit_info *it=Register->mBitInfo ; it!=NULL ; it=it->next) {
                if (((mRdDbgCbAPI[Register->name()][it->name()]) != NULL)
                && (((start_pos < it->mStartAddr) && (it->mEndAddr < start_pos + size * 8))
                 || ((it->mStartAddr <= start_pos) && (start_pos <= it->mEndAddr))
                 || ((it->mStartAddr <= start_pos + size * 8) && (start_pos + size * 8 <= it->mEndAddr)) )) {
                    (this->*(mRdDbgCbAPI[Register->name()][it->name()]))(RegCBstr(mRegArray[reg_index]->channel, false, size, pre_data, pst_data));
                }
            }
        }
    }

    pst_data = (uint)(*Register);
    if (size < reg_length) {
        uint read_data = 0;
        if (((reg_length%2 == 0) && (reg_length%size == 0) && ((addr&mask_size)%size == 0)) 
         || (!IsDbgFunc)) {
            for (uint i = start_pos; i < (8*size + start_pos); i++) {
                read_data |= (pst_data & (1 << i)) >> start_pos;
            }
            pst_data = read_data;
        }
    }

    assert(p_data != NULL);
    memcpy(p_data, &pst_data, size);
    DumpRegMsg("R", Register->name(), "", size, addr, 0, 0, pst_data, mRegArray[reg_index]->length*8);
    for (vpcl::bit_info *it=Register->mBitInfo ; it!=NULL ; it=it->next) {
        uint val = (uint)(*Register);
        val = bit_select(val, it->mStartAddr, it->mEndAddr);
        if (mDumpBitInfo) {
            DumpRegMsg("R", Register->name(), it->name(), size, addr, 0, 0, val, it->mEndAddr - it->mStartAddr + 1);
        }
    }
    return true;
}

/// Process writing function
/// @return true if writing successfully
bool Chwcore_irctg3_regif::reg_wr_func(cuint addr,                       ///< [in] Writting address
                                       const unsigned char *p_data,      ///< [in] Writing data
                                       cuint size,                       ///< [in] Data size (byte)
                                       cuint reg_index,                  ///< [in] Register index
                                       bool IsDbgFunc)                   ///< [in] Flag indicate reg_wr or reg_wr_dbg
{
    vpcl::re_register* Register = mRegArray[reg_index]->my_p;
    uint pre_data = 0;
    uint data = 0;
    uint reg_length = mRegArray[reg_index]->length;
    uint start_pos = 0;
    assert ((p_data != NULL) && (Register != NULL));
    memcpy(&data, p_data, size);
    uint wr_data = data;
    if (size < reg_length) {
        uint mask_size = (1 << (reg_length/2)) - 1;
        if (((reg_length%2 == 0) && (reg_length%size == 0) && ((addr&mask_size)%size == 0)) 
         || (!IsDbgFunc)) {
            uint new_data = (uint)(*Register);  // For writing to register
            uint written_data = 0;         // For transferring to callback function
            #ifdef IS_MODELED_ENDIAN_BIG
            start_pos =  (reg_length - size)*8 - (addr & mask_size)*8; // Start bit position
            #else
            start_pos =  (addr & mask_size)*8;  // Start bit position
            #endif
            for (uint i = start_pos; i < (8*size + start_pos); i++) {
                new_data = (new_data & (~(1 << i))) | ((data << start_pos) & (1 << i));
                written_data = (written_data & (~(1 << i))) | ((data << start_pos) & (1 << i));
            }
            data = new_data;
        }
    }

    if (!mRegArray[reg_index]->block || IsDbgFunc) {
        pre_data = (uint)(*Register);
        if (IsDbgFunc) {
            bool backup_warning = Register->mMessageLevel["warning"];
            bool backup_error = Register->mMessageLevel["error"];
            Register->mMessageLevel["warning"] = false;
            Register->mMessageLevel["error"]   = false;

            Register->write(data);

            Register->mMessageLevel["warning"] = backup_warning;
            Register->mMessageLevel["error"]   = backup_error;
        } else {
            Register->write(data);
        }
        
        DumpRegMsg("W", Register->name(), "", size, addr, wr_data, pre_data, (uint)(*Register), mRegArray[reg_index]->length*8);
        for (vpcl::bit_info *it=Register->mBitInfo ; it!=NULL ; it=it->next) {
            uint val = (uint)(*Register);
            val = bit_select(val, it->mStartAddr, it->mEndAddr);
            uint pre_val = pre_data;
            pre_val = bit_select(pre_val, it->mStartAddr, it->mEndAddr);
            if (mDumpBitInfo) {
                DumpRegMsg("W", Register->name(), it->name(), size, addr, (unsigned int)*it, pre_val, val, it->mEndAddr - it->mStartAddr + 1);
            }
            if ((mWrCbAPI[Register->name()][it->name()]) != NULL) {
                (this->*(mWrCbAPI[Register->name()][it->name()]))(RegCBstr(mRegArray[reg_index]->channel, true, size, pre_data, data));
            }
        }
    } else {
        re_printf("warning","%s is blocked writing from Bus I/F.\n", Register->name().c_str());
    }
    return true;
}

/// Check access size
/// @@return true if detect_size equal expect_size
bool Chwcore_irctg3_regif::ChkSize(std::string expect_size, cuint detect_size, cuint addr, bool is_wr)
{
    std::vector<std::string> arg_vec = Str2Vec(expect_size, '|');
    std::vector<std::string>::iterator it;
    char *err_p = NULL;
    uint size = 0;
    if (detect_size > mBusByteWidth) {
        re_printf("error", "Invalid access size: %d bytes\n", detect_size);
        return false;
    }
    if (addr%detect_size != 0) {
        re_printf("error", "Invalid access address 0x%08X with access size %d bytes\n", addr, detect_size);
        return false;
    }
    if (is_wr || !(mAPBAccessMode)) {
        for (it = arg_vec.begin(); it != arg_vec.end(); it++) {
            errno = 0; size = (uint) strtoull((*it).c_str(), &err_p, 0);
            assert(err_p != NULL);
            if (errno != ERANGE && *err_p == '\0') {
                if ((size/8) == detect_size) {
                    return true;
                }
            }
        }
    } else {
        return true;
    }
    return false;
}

/// Initialize reg_handle_command variables
/// @return none
void Chwcore_irctg3_regif::CommandInit()
{
    mDumpRegisterRW = false;
    mAPBAccessMode  = false;
    mDumpBitInfo    = true;
    mMessageLevel["fatal"]   = true;
    mMessageLevel["error"]   = true;
    mMessageLevel["warning"] = false;
    mMessageLevel["info"]    = false;
}

/// Process reg_handle_command command
/// @return string
std::string Chwcore_irctg3_regif::reg_handle_command(const std::vector<std::string>& args)
{
    std::string ret = "";
    std::string err_msg = "Error ("   + mInstName + ") ";   // error message
    if (args[0] == "reg") {
        if (args[1] == "help") {
            ret += "    --- reg ---\n";
            ret += "    reg MessageLevel <fatal|error|warning|info> Select debug message level (Default: fatal|error)\n";
            ret += "    reg DumpRegisterRW <true/false>             Select dump register access information  (Default: false)\n";
            ret += "    reg APBAccessMode <true/false>              Select for APB access mode when reading (Default: false)\n";
            ret += "    reg DumpBitInfo <true/false>                Select for dump bit information (Default: true)\n";
            ret += "    reg <register_name> MessageLevel <fatal|error|warning|info> Select debug message level for register (Default: fatal|error)\n";
            ret += "    reg <register_name> force <value>           Force register with setting value\n";
            ret += "    reg <register_name> release                 Release register from force value\n";
            ret += "    reg <register_name> <value>                 Write a value into register\n";
            ret += "    reg <register_name>                         Read value of register\n";
            ret += "    reg help                                    Show a direction\n";
        } else if (args[1] == "DumpRegisterRW") {
            if (args.size() == 2) {
                if (mDumpRegisterRW) {
                    ret = "true";
                } else {
                    ret = "false";
                }
            } else if (args.size() == 3) {
                if (args[2] == "true") {
                    mDumpRegisterRW = true;
                } else if (args[2] == "false") {
                    mDumpRegisterRW = false;
                } else {
                    ret = err_msg + "DumpRegisterRW command needs an argument [true/false]\n";
                }
            } else {
                ret = err_msg + "DumpRegisterRW has too much arguments\n";
            }
        } else if (args[1] == "APBAccessMode") {
            if (args.size() == 2) {
                if (mAPBAccessMode) {
                    ret = "true";
                } else {
                    ret = "false";
                }
            } else if (args.size() == 3) {
                if (args[2] == "true") {
                    mAPBAccessMode = true;
                } else if (args[2] == "false") {
                    mAPBAccessMode = false;
                } else {
                    ret = err_msg + "APBAccessMode command needs an argument [true/false]\n";
                }
            } else {
                ret = err_msg + "APBAccessMode has too much arguments\n";
            }
        } else if (args[1] == "DumpBitInfo") {
            if (args.size() == 2) {
                if (mDumpBitInfo) {
                    ret = "true";
                } else {
                    ret = "false";
                }
            } else if (args.size() == 3) {
                if (args[2] == "true") {
                    mDumpBitInfo = true;
                } else if (args[2] == "false") {
                    mDumpBitInfo = false;
                } else {
                    ret = err_msg + "DumpBitInfo command needs an argument [true/false]\n";
                }
            } else {
                ret = err_msg + "DumpBitInfo has too much arguments\n";
            }
        } else if (args[1] == "MessageLevel") {
            // read mode
            if (args.size() == 2) {
                std::map<std::string, bool>::iterator it;
                for (it = mMessageLevel.begin(); it != mMessageLevel.end(); it++) {
                    if ( it->second ) {
                        ret += " " + it->first;
                    }
                }
            // write mode
            } else if (args.size() == 3) {
                std::vector<std::string> arg_vec = Str2Vec(args[2], '|');
                std::map<std::string, bool>::iterator msgit;
                for (msgit =mMessageLevel.begin(); msgit != mMessageLevel.end(); msgit++) {
                    msgit->second = false;
                }
                std::vector<std::string>::iterator it;
                for (it = arg_vec.begin(); it != arg_vec.end(); it++) {
                    mMessageLevel[*it] = true;
                }
            } else {
                ret = err_msg + "MessageLevel has too much arguments\n";
            }
        } else {
            bool matched = false;
            for (uint i = 0; i < mTotalRegNum; i++) {
                if (args[1] == mRegArray[i]->my_p->name()) {
                    ret = AccessRegCommand(args, mRegArray[i]->my_p, mRegArray[i]->block);
                    matched = true;
                    break;
                }
            }
            if (!matched) {
                ret = err_msg + "Register name " + (std::string)args[1] + " is invalid\n";
            }
        }
    }
    return ret;
}

/// process reg_handle_command of "reg" parameter
/// @return string
std::string Chwcore_irctg3_regif::AccessRegCommand(const std::vector<std::string>& args, vpcl::re_register *Register, bool &BlockReg)
{
    std::string ret = "";
    char *err_p = NULL;
    std::string err_msg = "Error ("   + mInstName + ") ";   // error message
    uint data = 0;
    std::ostringstream str_tmp;
    assert(Register != NULL);
    if (args.size() == 2) {
        data = (uint)(*Register);
        str_tmp<<std::setw(14)<<std::left<<(Register->name());
        str_tmp<<"0x"<<std::setw(8)<<std::hex<<std::uppercase<<std::left<<data<<"\n";
        ret = str_tmp.str();
    } else if ((args.size() == 3) && (args[2] == "release")) {
        BlockReg = false;
    } else if ((args.size() == 4) && (args[2] == "force")) {
        errno = 0; data = (uint) strtoull(args[3].c_str(), &err_p, 0);
        assert(err_p != NULL);
        if (errno != ERANGE && *err_p == '\0') {
            *Register = data;
            BlockReg = true;
            
        } else {
            ret = err_msg + "[" + Register->name() + "] Invalid force value\n";
        }
    } else if ((args.size() >= 3) && (args[2] == "MessageLevel")) {
        if (args.size() == 3) {
            ret = Register->name() + " ";
            ret += Register->GetMessageLevel();
        } else if (args.size() == 4) {
            std::map<std::string, bool> MessageLevel;
            std::vector<std::string> arg_vec = Str2Vec(args[3], '|');
            std::vector<std::string>::iterator it;
            for (it = arg_vec.begin(); it != arg_vec.end(); it++) {
                MessageLevel[*it] = true;
            }
            Register->SetMessageLevel(MessageLevel);
        } else {
            ret = err_msg + "[" + Register->name() + "] MessageLevel has too much arguments\n";
        }
    } else if ((args.size() == 3) && (args[2] != "release")) {
        errno = 0; data = (uint) strtoull(args[2].c_str(), &err_p, 0);
        if (errno != ERANGE && *err_p == '\0') {
            *Register = data;
            
        } else {
            ret = err_msg + "[" + Register->name() + "] Invalid write value\n";
        }
    } else {
        ret = err_msg + "Wrong command : ";
        for (uint index = 0; index < args.size(); index ++) {
            ret += args[index] + " ";
        }
    }
    return ret;
}

#ifdef USE_WEB_SIM
/// Build register value ID library
/// @return none
void Chwcore_irctg3_regif::InitializeRegValueID()
{//{{{
    vpcl::bit_info* bit_ref[emBitNum] = { };

    for (unsigned int bit = 0; bit < emBitNum; bit++) {
        // Construct bit_info array
        mBitInfoPtr[bit] = bit_ref[bit];
        // Initial value of target bits
        mTargetRegVal[bit] = *(mBitInfoPtr[bit]);
    }

    // Construct mRegValueIDLib
    int bit_val[emRegIDNum][emBitNum] = { };

}//}}}

/// Calculate register value
/// @return none
void Chwcore_irctg3_regif::CalcTargetRegVal(void)
{//{{{
    bool is_update = false;
    unsigned int value = 0;
    for (unsigned int bit = 0; bit < emBitNum; bit++) {
        value = *(mBitInfoPtr[bit]);
        if (mTargetRegVal[bit] != value) {
            mTargetRegVal[bit] = value;
            is_update = true;
        }
    }
    if (is_update) {
        IssueRegValueID();
    }
}//}}}

/// Send register value ID to IP core
/// @return none
void Chwcore_irctg3_regif::IssueRegValueID(void)
{//{{{
    for (unsigned int id = 0; id < emRegIDNum; id++) {
        unsigned int bit;
        for (bit = 0; bit < emBitNum; bit++) {
            if (mRegValueIDLib[bit].BitVal[bit] > -1) { // In case that BitVal = "-" (dont care)
                if (mTargetRegVal[bit] != (unsigned int)mRegValueIDLib[id].BitVal[bit]) {
                    bit = emBitNum + 1; // Break the loop
                }
            }
        }
        // when all fields of current ID are matched, issue RegValueID
        if (bit == emBitNum) {
            (this->*(mNotifyRegValueIDAPI))(mRegValueIDLib[id].RegValueID);
            id = emRegIDNum; // Break the loop
        }
    }
}//}}}
#endif








/// convert string to vector
/// @return vector
std::vector<std::string> Chwcore_irctg3_regif::Str2Vec(std::string str, const char sep)
{
    std::vector<std::string> buf;
    std::string::size_type index = 0;
    for (uint i=0 ; i<str.size() ; i++) {
        if (str[i] == sep) {
            buf.push_back(str.substr(index, i-index));
            index = i+1;
        }
    }
    buf.push_back(str.substr(index));
    return buf;
}

/// Align nuber to hexadecimal format
/// @return aligned number
std::string Chwcore_irctg3_regif::Num2HexStr(cuint num, cuint num_length, bool space_strip, bool is_wr_data, uint acc_size)
{
    std::ostringstream str_tmp;
    #ifdef MSG_WO_WR_DATA
    str_tmp<<"0x"<<std::hex<<std::uppercase<<std::right<<num;
    str_tmp<<std::setfill(' ')<<std::setw(10-str_tmp.str().length())<<"";
    #else
    uint total_length = 0;
    acc_size = acc_size*8;
    if ((acc_size < num_length) && is_wr_data) {
        total_length = (acc_size + 3)/4; // Calculate number of hexadecimal number
    } else {
        total_length = (num_length + 3)/4; // Calculate number of hexadecimal number
    }
    str_tmp<<"0x"<<std::setfill('0')<<std::setw(total_length)<<std::hex<<std::uppercase<<std::right<<num;
    if (!space_strip) {
        str_tmp<<std::setfill(' ')<<std::setw(10-str_tmp.str().length())<<"";   
    }
    #endif
    return str_tmp.str();
}

/// Dump register access information
/// @return none
void Chwcore_irctg3_regif::DumpRegMsg(const std::string operation, const std::string RegName, const std::string BitName, cuint size, cuint addr, cuint wr_data, cuint pre_data, cuint data, cuint reg_length)
{
    if (mDumpRegisterRW) {
        std::string reg_name = RegName;
        std::ostringstream str_tmp;
        if (BitName != "") {
            reg_name += ":" + BitName;
        }
        str_tmp<<"REG ["<<std::setw(16)<<std::left<<reg_name<<"] ";
        str_tmp<<operation;
        str_tmp<<" Size= "<<size;
        str_tmp<<" Addr= "<<Num2HexStr(addr,11, false, false, size);
        if (operation == "R") {
            str_tmp<<" Data= "<<Num2HexStr(data    , reg_length, true, true, size);
        } else {
            #ifdef MSG_WO_WR_DATA
            str_tmp<<" Data= "<<Num2HexStr(pre_data, reg_length, false, false, size);
            #else
            str_tmp<<" Data= "<<Num2HexStr(wr_data , reg_length, false, true, size);
            str_tmp<<" : "    <<Num2HexStr(pre_data, reg_length, false, false, size);
            #endif
            str_tmp<<" => "   <<Num2HexStr(data    , reg_length, true, false, size);
        }
        re_printf("DumpRegMsg", "%s\n", str_tmp.str().c_str());
    }
}

/// find register pointer based on accessed address
/// @return accessed register pointer
int Chwcore_irctg3_regif::get_reg_index(cuint access_addr)
{
    if (access_addr < (1<<11)) {
        if (mRegMap[access_addr] != (1<<11)) {
            return mRegMap[access_addr];
        }
    }
    return -1;
}

/// find first register pointer
/// @return first register pointer
vpcl::re_register *Chwcore_irctg3_regif::first_reg_object()
{
    mCurReg = mRegList;
    return mCurReg->my_p;
}

/// find next register pointer
/// @return next register pointer
vpcl::re_register *Chwcore_irctg3_regif::next_reg_object()
{
    assert(mCurReg != NULL);
    mCurReg = mCurReg->prev;
    if (mCurReg != NULL) {
        return mCurReg->my_p;
    }
    return NULL;
}

/// write callback function of CoWare
/// @return none
void Chwcore_irctg3_regif::wr_cb(cuint addr, uint data)
{
    #ifdef USR_CWR_SYSTEMC
    cwmem.put( (addr&0xFFFF), data);
    #else
    array[addr&0xFFFF] = data;
    #endif
}

/// read callback function of CoWare
/// @return read data
Chwcore_irctg3_regif::uint Chwcore_irctg3_regif::rd_cb(cuint addr)
{
    #ifdef USR_CWR_SYSTEMC
    uint data=0;
    data = cwmem.get((addr&0xFFFF));
    return data;
    #else
    return array[addr&0xFFFF];
    #endif
}

/// print message function
/// @return none
void Chwcore_irctg3_regif::_re_printf(std::string group, const char *message, ...)
{
    // message group check
    if (group == "DumpRegMsg") {
        group = "info";
    } else {
        #ifndef REGIF_SC_REPORT
        if (!mMessageLevel[group]) return;
        #endif//REGIF_SC_REPORT
    }

    if (message == NULL) return;

    // print header
    #ifndef REGIF_NOT_USE_SYSTEMC
    std::stringstream t_stream;
    std::string cur_time;

    double tu_value = 0;
    std::string tu_name = "";
    if (sc_get_time_resolution() < sc_time(1, SC_PS)) {
        tu_value = 1000000000000000LL;
        tu_name = " fs";
    } else if (sc_get_time_resolution() < sc_time(1, SC_NS)) {
        tu_value = 1000000000000LL;
        tu_name = " ps";
    } else if (sc_get_time_resolution() < sc_time(1, SC_US)) {
        tu_value = 1000000000;
        tu_name = " ns";
    } else if (sc_get_time_resolution() < sc_time(1, SC_MS)) {
        tu_value = 1000000;
        tu_name = " us";
    } else if (sc_get_time_resolution() < sc_time(1, SC_SEC)) {
        tu_value = 1000;
        tu_name = " ms";
    } else {
        tu_value = 1;
        tu_name = " s";
    }
    t_stream << sc_time_stamp().value() * (uint64) (sc_get_time_resolution().to_seconds() * tu_value) << tu_name;

    cur_time = t_stream.str();
    #else
    std::string cur_time = "";
    #endif

    #ifndef REGIF_SC_REPORT
    #ifdef MSG_COLOR
    // color setting
    //
    // severity color       color Linux       Windows
    // fatal    RED         RED   \033[0;31m  FOREGROUND_RED
    // error    RED         BLUE  \033[0;34m  FOREGROUND_BLUE
    // warning  RED
    // info     BLUE
    #ifdef _WIN32
    HANDLE hStdout;
    CONSOLE_SCREEN_BUFFER_INFO csbi;
    if (group == "error" || group == "warning") {
        SetConsoleTextAttribute(hStdout, FOREGROUND_RED);
    } else if (group == "info" ){
        SetConsoleTextAttribute(hStdout, FOREGROUND_BLUE);
    }
    #else
    if (group == "error" || group == "warning") {
        printf("\033[0;31m");
    } else if (group == "info" ){
        printf("\033[0;34m");
    }
    #endif
    #endif //MSG_COLOR
    printf("%8s [%20s] (%10s) ", group.c_str(), cur_time.c_str(), mInstName.c_str());
    #endif//REGIF_SC_REPORT

    // print body
    va_list argptr;
    va_start(argptr, message);
    if (argptr == NULL) return;
    #ifdef REGIF_SC_REPORT
    char str[1024];
    sprintf(str, "[%20s] ", cur_time.c_str());
    vsprintf(str+23, message, argptr);
    if (group == "error") {
        SC_REPORT_ERROR(mInstName.c_str(), str);
    } else if (group == "warning") {
        SC_REPORT_WARNING(mInstName.c_str(), str);
    } else if (group == "info") {
        SC_REPORT_INFO(mInstName.c_str(), str);
    }
    #else //REGIF_SC_REPORT
    vprintf(message, argptr);
    #endif//REGIF_SC_REPORT

    #ifndef REGIF_SC_REPORT
    #ifdef DumpFileNameLineNum
    // print footer
    if (group == "error") {
        printf(" [%s:%d]\n", mFileName.c_str(), mLineNum);
    }
    #endif//DumpFileNameLineNum
    #endif//REGIF_SC_REPORT
    va_end(argptr);

    #ifndef REGIF_SC_REPORT
    #ifdef MSG_COLOR
    #ifdef _WIN32
    SetConsoleTextAttribute(hStdout, csbi.wAttributes);
    #else
    printf("\033[m");
    #endif
    #endif //MSG_COLOR
    #endif//REGIF_SC_REPORT

    fflush(stdout);
    fflush(stderr);

}

/// Get file name and line number
/// @return none
void Chwcore_irctg3_regif::get_fileline(std::string filename, int line_number)
{
    mFileName = filename;
    mLineNum  = line_number;
}

/// API for instance registration
/// @return none
void Chwcore_irctg3_regif::set_instance_name(std::string InstName)
{
    mInstName = InstName;
}

/// Method to change value of mIsReset
/// @return none
void Chwcore_irctg3_regif::EnableReset(const bool is_active)
{
    // update register IF class's reset status
    mIsReset = is_active;

    // update re_register's reset status
    for (uint i = 0; i < mTotalRegNum; i++) {
        mRegArray[i]->my_p->EnableReset(is_active);
        if (is_active) {
            re_printf("info", "Initialize %s (%08x)\n", mRegArray[i]->my_p->name().c_str(), (uint)(*mRegArray[i]->my_p));
        }
    }

}

#ifdef USR_CWR_SYSTEMC
uint Chwcore_irctg3_regif::cw_rd_cb(tlm::tlm_generic_payload& trans, int tag)
{
    int reg_index = get_reg_index((uint)tag);
    assert(reg_index != (1<<16));
    uint length = mRegArray[reg_index]->length;
    uint tmp_addr = (uint)tag;
    #ifdef IS_MODELED_ENDIAN_BIG
    if (length < mBusByteWidth) {
        tmp_addr = (uint)tag ^ (mBusByteWidth - length);
    }
    #endif
    unsigned char* ptr = (unsigned char*)trans.get_data_ptr();
    memset(ptr,0,sizeof(REG_TYPE));
    reg_rd_dbg(tmp_addr, ptr, length);
    return sizeof(REG_TYPE);
}

uint Chwcore_irctg3_regif::cw_wr_cb(tlm::tlm_generic_payload& trans, int tag)
{
    int reg_index = get_reg_index((uint)tag);
    assert(reg_index != (1<<16));
    uint length = mRegArray[reg_index]->length;
    uint tmp_addr = (uint)tag;
    #ifdef IS_MODELED_ENDIAN_BIG
    if (length < mBusByteWidth) {
        tmp_addr = (uint)tag ^ (mBusByteWidth - length);
    }
    #endif
    unsigned char* ptr = (unsigned char*)trans.get_data_ptr();
    reg_wr_dbg(tmp_addr, ptr, length);
    return sizeof(REG_TYPE);
}

void Chwcore_irctg3_regif::cw_set_all_callback_reg(void)
{
    for(uint indx=0; indx<mTotalRegNum; indx++){
        cw_set_callback_reg( mRegArray[indx]->my_cw_p, (unsigned int)mRegArray[indx]->my_p->addr());
    }
}
#endif
