
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'Rocky Linux release 8.9 (Green Obsidian)' is not supported on
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all+dmptf -debug_region+cell+encrypt' instead.

Command: vcs -l vcs.log -sverilog -debug_all -full64 ./generator.sv ./driver.sv ./monitor.sv \
./scoreboard.sv ./environment.sv ./top.sv ./test.sv ./interface.sv ./accumulator.v \

*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
     Version R-2020.12-SP2-11_Full64 -- Tue May 21 17:47:46 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file './generator.sv'
Parsing design file './driver.sv'
Parsing design file './monitor.sv'
Parsing design file './scoreboard.sv'
Parsing design file './environment.sv'
Parsing design file './top.sv'
Parsing design file './test.sv'
Parsing design file './interface.sv'
Parsing design file './accumulator.v'
Top Level Modules:
       top
TimeScale is 1 ns / 1 ps
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...

4 modules and 0 UDP read.
recompiling module top
recompiling module test
recompiling module ac_if
recompiling module accumulator
All of 4 modules done
make[1]: Entering directory '/home/921088438/final/Final--AS/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/packages/synopsys/vcs/R-2020.12-SP2-11/linux64/lib -L/packages/synopsys/vcs/R-2020.12-SP2-11/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _1947408_archive_1.so \
SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /packages/synopsys/vcs/R-2020.12-SP2-11/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /packages/synopsys/vcs/R-2020.12-SP2-11/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/921088438/final/Final--AS/csrc'
CPU time: .314 seconds to compile + .299 seconds to elab + .254 seconds to link
