SION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN sirv_gnrl_pipe_stage ;
UNITS DISTANCE MICRONS 1000 ;
PROPERTYDEFINITIONS
COMPONENTPIN ACCESS_DIRECTION STRING ;
END PROPERTYDEFINITIONS
DIEAREA ( 0 0 ) ( 0 1920 ) ( 2208 1920 ) ( 2208 0 ) ;
ROW 96s6t_CoreSite_row_1 96s6t_CoreSite 0 0 FS DO 23 BY 1 STEP 96 0 ;
ROW 96s6t_CoreSite_row_2 96s6t_CoreSite 0 384 N DO 23 BY 1 STEP 96 0 ;
ROW 96s6t_CoreSite_row_3 96s6t_CoreSite 0 768 FS DO 23 BY 1 STEP 96 0 ;
ROW 96s6t_CoreSite_row_4 96s6t_CoreSite 0 1152 N DO 23 BY 1 STEP 96 0 ;
ROW 96s6t_CoreSite_row_5 96s6t_CoreSite 0 1536 FS DO 23 BY 1 STEP 96 0 ;
TRACKS Y 0 DO 21 STEP 96 LAYER M1 ;
TRACKS X 0 DO 24 STEP 96 LAYER M1 ;
TRACKS Y 0 DO 37 STEP 52 LAYER M2 ;
TRACKS X 0 DO 43 STEP 52 LAYER M2 ;
TRACKS Y 0 DO 35 STEP 56 LAYER M3 ;
TRACKS X 0 DO 40 STEP 56 LAYER M3 ;
TRACKS Y 0 DO 25 STEP 80 LAYER M4 ;
TRACKS X 0 DO 28 STEP 80 LAYER M4 ;
TRACKS Y 0 DO 25 STEP 80 LAYER M5 ;
TRACKS X 0 DO 28 STEP 80 LAYER M5 ;
TRACKS Y 0 DO 25 STEP 80 LAYER M6 ;
TRACKS X 0 DO 28 STEP 80 LAYER M6 ;
TRACKS Y 0 DO 3 STEP 720 LAYER TM2 ;
TRACKS X 0 DO 4 STEP 720 LAYER TM2 ;
TRACKS Y 0 DO 1 STEP 4050 LAYER ALPA ;
TRACKS X 0 DO 1 STEP 4050 LAYER ALPA ;
COMPONENTMASKSHIFT M3 M2 M1 ;
COMPONENTS 6 ;
 - C13 OR2V1_96S6T24UL + PLACED ( 1056 768 ) FS ;
 - C14 OR2V1_96S6T24UL + PLACED ( 480 768 ) FS ;
 - C11 AND2V1_96S6T24UL + PLACED ( 96 768 ) FS ;
 - U4 CLKINV1_96S6T24UL + PLACED ( 1056 384 ) N ;
 - U5 CLKNAND2V1_96S6T24UL + PLACED ( 672 0 ) FS ;
 - U6 NAND2BV1_96S6T24UL + PLACED ( 288 0 ) FS ;
END COMPONENTS
PINS 7 ;
 - i_vld + NET i_vld + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 560 24 )
   + PLACED ( 0 1276 ) N ;
 - i_rdy + NET i_rdy + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 24 520 )
   + PLACED ( 456 0 ) N ;
 - o_vld + NET o_vld + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 40 370 )
   + PLACED ( 780 0 ) N ;
 - o_rdy + NET o_rdy + DIRECTION INPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 24 520 )
   + PLACED ( 716 0 ) N ;
 - rst_n + NET rst_n + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 560 24 )
   + PLACED ( 0 660 ) N ;
 - VDD + NET VDD + SPECIAL + DIRECTION INPUT + USE POWER ;
 - VSS + NET VSS + SPECIAL + DIRECTION INPUT + USE GROUND ;
END PINS
PINPROPERTIES 5 ;
 - PIN i_vld
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN i_rdy
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN o_vld
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN o_rdy
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN rst_n
   + PROPERTY ACCESS_DIRECTION "0 left" ;
END PINPROPERTIES
SPECIALNETS 2 ;
 - VDD
   ( PIN VDD )
   ( * VDD )
   ( * VNW )
   + ROUTED M1 32 + SHAPE IOWIRE ( 0 0 ) ( 2208 * )
   NEW M1 32 + SHAPE IOWIRE ( 0 768 ) ( 2208 * )
   NEW M1 32 + SHAPE IOWIRE ( 0 1536 ) ( 2208 * )
   NEW M4 160 + SHAPE STRIPE ( 112 0 ) ( * 1920 )
   NEW M4 160 + SHAPE STRIPE ( 1612 0 ) ( * 1920 )
   NEW M4 160 + SHAPE STRIPE ( 2112 0 ) ( * 1920 )
   NEW M5 160 + SHAPE STRIPE ( 0 144 ) ( 2208 * )
   NEW M5 160 + SHAPE STRIPE ( 0 1644 ) ( 2208 * )
   NEW M4 40 + SHAPE STRIPE ( 112 144 ) V4_49_0_0_49 DO 2 BY 1 STEP 1500 0
   NEW M4 40 + SHAPE STRIPE ( 2112 144 ) V4_49_0_0_49
   NEW M4 40 + SHAPE STRIPE ( 112 1644 ) V4_49_0_0_49 DO 2 BY 1 STEP 1500 0
   NEW M4 40 + SHAPE STRIPE ( 2112 1644 ) V4_49_0_0_49
   NEW M2 24 + SHAPE STRIPE ( 112 768 ) V2_24_0_32_0
   NEW M2 68 + SHAPE STRIPE ( 76 768 ) ( 148 * )
   NEW M2 72 + SHAPE STRIPE ( 112 725 ) ( * 811 )
   NEW M3 72 + SHAPE STRIPE ( 61 768 ) ( 163 * )
   NEW M3 24 + SHAPE STRIPE ( 112 768 ) V3_0_24_34_8
   NEW M2 24 + SHAPE STRIPE ( 1612 768 ) V2_24_0_32_0
   NEW M2 68 + SHAPE STRIPE ( 1576 768 ) ( 1648 * )
   NEW M2 72 + SHAPE STRIPE ( 1612 725 ) ( * 811 )
   NEW M3 72 + SHAPE STRIPE ( 1561 768 ) ( 1663 * )
   NEW M3 24 + SHAPE STRIPE ( 1612 768 ) V3_0_24_34_8
   NEW M2 24 + SHAPE STRIPE ( 2112 768 ) V2_24_0_32_0
   NEW M2 68 + SHAPE STRIPE ( 2076 768 ) ( 2148 * )
   NEW M2 72 + SHAPE STRIPE ( 2112 725 ) ( * 811 )
   NEW M3 72 + SHAPE STRIPE ( 2061 768 ) ( 2163 * )
   NEW M3 24 + SHAPE STRIPE ( 2112 768 ) V3_0_24_34_8
   NEW M2 24 + SHAPE STRIPE ( 112 1536 ) V2_24_0_32_0
   NEW M2 68 + SHAPE STRIPE ( 76 1536 ) ( 148 * )
   NEW M2 72 + SHAPE STRIPE ( 112 1493 ) ( * 1579 )
   NEW M3 72 + SHAPE STRIPE ( 61 1536 ) ( 163 * )
   NEW M3 24 + SHAPE STRIPE ( 112 1536 ) V3_0_24_34_8
   NEW M2 24 + SHAPE STRIPE ( 1612 1536 ) V2_24_0_32_0
   NEW M2 68 + SHAPE STRIPE ( 1576 1536 ) ( 1648 * )
   NEW M2 72 + SHAPE STRIPE ( 1612 1493 ) ( * 1579 )
   NEW M3 72 + SHAPE STRIPE ( 1561 1536 ) ( 1663 * )
   NEW M3 24 + SHAPE STRIPE ( 1612 1536 ) V3_0_24_34_8
   NEW M2 68 + SHAPE STRIPE ( 2076 1536 ) ( 2148 * )
   NEW M2 72 + SHAPE STRIPE ( 2112 1493 ) ( * 1579 )
   NEW M3 72 + SHAPE STRIPE ( 2061 1536 ) ( 2163 * )
   NEW M3 24 + SHAPE STRIPE ( 2112 1536 ) V3_0_24_34_8
   + USE POWER ;
 - VSS
   ( PIN VSS )
   ( * VPW )
   ( * VSS )
   + ROUTED M1 32 + SHAPE IOWIRE ( 0 384 ) ( 2208 * )
   NEW M1 32 + SHAPE IOWIRE ( 0 1152 ) ( 2208 * )
   NEW M1 32 + SHAPE IOWIRE ( 0 1920 ) ( 2208 * )
   NEW M4 160 + SHAPE STRIPE ( 612 469 ) ( * 1920 )
   NEW M4 160 + SHAPE STRIPE ( 1112 0 ) ( * 1920 )
   NEW M5 160 + SHAPE STRIPE ( 0 644 ) ( 2208 * )
   NEW M5 160 + SHAPE STRIPE ( 0 1144 ) ( 2208 * )
   NEW M4 40 + SHAPE STRIPE ( 612 644 ) V4_49_0_0_49 DO 2 BY 1 STEP 500 0
   NEW M4 40 + SHAPE STRIPE ( 612 1144 ) V4_49_0_0_49 DO 2 BY 1 STEP 500 0
   NEW M2 24 + SHAPE STRIPE ( 1112 384 ) V2_24_0_32_0
   NEW M2 68 + SHAPE STRIPE ( 1076 384 ) ( 1148 * )
   NEW M2 72 + SHAPE STRIPE ( 1112 341 ) ( * 427 )
   NEW M3 72 + SHAPE STRIPE ( 1061 384 ) ( 1163 * )
   NEW M3 24 + SHAPE STRIPE ( 1112 384 ) V3_0_24_34_8
   NEW M2 24 + SHAPE STRIPE ( 612 1152 ) V2_24_0_32_0
   NEW M2 68 + SHAPE STRIPE ( 576 1152 ) ( 648 * )
   NEW M2 72 + SHAPE STRIPE ( 612 1109 ) ( * 1195 )
   NEW M3 72 + SHAPE STRIPE ( 561 1152 ) ( 663 * )
   NEW M3 24 + SHAPE STRIPE ( 612 1152 ) V3_0_24_34_8
   NEW M2 24 + SHAPE STRIPE ( 1112 1152 ) V2_24_0_32_0
   NEW M2 68 + SHAPE STRIPE ( 1076 1152 ) ( 1148 * )
   NEW M2 72 + SHAPE STRIPE ( 1112 1109 ) ( * 1195 )
   NEW M3 72 + SHAPE STRIPE ( 1061 1152 ) ( 1163 * )
   NEW M3 24 + SHAPE STRIPE ( 1112 1152 ) V3_0_24_34_8
   + USE GROUND ;
END SPECIALNETS
NETS 10 ;
 - i_vld
   ( PIN i_vld )
   ( C11 A1 )
   + USE SIGNAL ;
 - i_rdy
   ( PIN i_rdy )
   ( U6 ZN )
   ( C11 A2 )
   + USE SIGNAL ;
 - o_vld
   ( PIN o_vld )
   ( U6 B1 )
   ( U5 A1 )
 taHandler
 - o_rdy
   ( PIN o_rdy )
   ( U6 A1 )
   ( U5 A2 )
   + USE SIGNAL ;
 - rst_n
   ( PIN rst_n )
   + USE SIGNAL ;
 - n1
   ( U4 ZN )
   ( C13 A2 )
   + USE SIGNAL ;
 - n2
   ( U5 ZN )
   ( U4 I )
   ( C14 A2 )
   + USE SIGNAL ;
 - dp_gt_0.vld_set
   ( C11 Z )
   ( C14 A1 )
   ( C13 A1 )
   + USE SIGNAL ;
 - dp_gt_0.vld_ena
   ( C13 Z )
   + USE SIGNAL ;
 - dp_gt_0.vld_nxt
   ( C14 Z )
   + USE SIGNAL ;
END NETS
END DESIGN
