#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3698.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                         2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[6] (mac_block)                       1.523     3.773
li3698.in[1] (.names)                                                                                                                                                                                    0.871     4.644
li3698.out[0] (.names)                                                                                                                                                                                   0.235     4.879
lo3698.D[0] (.latch)                                                                                                                                                                                     0.000     4.879
data arrival time                                                                                                                                                                                                  4.879

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3698.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.879
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.902


#Path 2
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3703.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                          2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[11] (mac_block)                       1.523     3.773
li3703.in[1] (.names)                                                                                                                                                                                     0.868     4.641
li3703.out[0] (.names)                                                                                                                                                                                    0.235     4.876
lo3703.D[0] (.latch)                                                                                                                                                                                      0.000     4.876
data arrival time                                                                                                                                                                                                   4.876

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3703.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.876
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.900


#Path 3
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3693.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                         2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     3.773
li3693.in[1] (.names)                                                                                                                                                                                    0.867     4.640
li3693.out[0] (.names)                                                                                                                                                                                   0.235     4.875
lo3693.D[0] (.latch)                                                                                                                                                                                     0.000     4.875
data arrival time                                                                                                                                                                                                  4.875

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3693.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.875
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.899


#Path 4
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3695.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                         2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[3] (mac_block)                       1.523     3.773
li3695.in[1] (.names)                                                                                                                                                                                    0.864     4.637
li3695.out[0] (.names)                                                                                                                                                                                   0.235     4.872
lo3695.D[0] (.latch)                                                                                                                                                                                     0.000     4.872
data arrival time                                                                                                                                                                                                  4.872

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3695.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.872
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.895


#Path 5
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3755.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[27] (mac_block)                       1.523     4.069
li3755.in[1] (.names)                                                                                                                                                                                     0.463     4.532
li3755.out[0] (.names)                                                                                                                                                                                    0.235     4.767
lo3755.D[0] (.latch)                                                                                                                                                                                      0.000     4.767
data arrival time                                                                                                                                                                                                   4.767

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3755.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.767
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.791


#Path 6
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3745.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[17] (mac_block)                       1.523     4.069
li3745.in[1] (.names)                                                                                                                                                                                     0.462     4.531
li3745.out[0] (.names)                                                                                                                                                                                    0.235     4.766
lo3745.D[0] (.latch)                                                                                                                                                                                      0.000     4.766
data arrival time                                                                                                                                                                                                   4.766

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3745.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.766
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.790


#Path 7
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3747.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[19] (mac_block)                       1.523     4.069
li3747.in[1] (.names)                                                                                                                                                                                     0.461     4.530
li3747.out[0] (.names)                                                                                                                                                                                    0.235     4.765
lo3747.D[0] (.latch)                                                                                                                                                                                      0.000     4.765
data arrival time                                                                                                                                                                                                   4.765

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3747.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.765
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.789


#Path 8
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3759.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[31] (mac_block)                       1.523     4.069
li3759.in[1] (.names)                                                                                                                                                                                     0.458     4.528
li3759.out[0] (.names)                                                                                                                                                                                    0.235     4.763
lo3759.D[0] (.latch)                                                                                                                                                                                      0.000     4.763
data arrival time                                                                                                                                                                                                   4.763

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3759.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.763
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.786


#Path 9
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3739.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[11] (mac_block)                       1.523     4.069
li3739.in[1] (.names)                                                                                                                                                                                     0.458     4.528
li3739.out[0] (.names)                                                                                                                                                                                    0.235     4.763
lo3739.D[0] (.latch)                                                                                                                                                                                      0.000     4.763
data arrival time                                                                                                                                                                                                   4.763

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3739.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.763
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.786


#Path 10
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3753.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[25] (mac_block)                       1.523     4.069
li3753.in[1] (.names)                                                                                                                                                                                     0.458     4.528
li3753.out[0] (.names)                                                                                                                                                                                    0.235     4.763
lo3753.D[0] (.latch)                                                                                                                                                                                      0.000     4.763
data arrival time                                                                                                                                                                                                   4.763

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3753.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.763
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.786


#Path 11
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3729.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     4.069
li3729.in[1] (.names)                                                                                                                                                                                    0.457     4.527
li3729.out[0] (.names)                                                                                                                                                                                   0.235     4.762
lo3729.D[0] (.latch)                                                                                                                                                                                     0.000     4.762
data arrival time                                                                                                                                                                                                  4.762

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3729.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.762
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.785


#Path 12
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3751.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[23] (mac_block)                       1.523     4.069
li3751.in[1] (.names)                                                                                                                                                                                     0.457     4.527
li3751.out[0] (.names)                                                                                                                                                                                    0.235     4.762
lo3751.D[0] (.latch)                                                                                                                                                                                      0.000     4.762
data arrival time                                                                                                                                                                                                   4.762

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3751.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.762
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.785


#Path 13
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3743.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[15] (mac_block)                       1.523     4.069
li3743.in[1] (.names)                                                                                                                                                                                     0.456     4.526
li3743.out[0] (.names)                                                                                                                                                                                    0.235     4.761
lo3743.D[0] (.latch)                                                                                                                                                                                      0.000     4.761
data arrival time                                                                                                                                                                                                   4.761

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3743.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.761
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.784


#Path 14
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3735.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[7] (mac_block)                       1.523     4.069
li3735.in[1] (.names)                                                                                                                                                                                    0.456     4.526
li3735.out[0] (.names)                                                                                                                                                                                   0.235     4.761
lo3735.D[0] (.latch)                                                                                                                                                                                     0.000     4.761
data arrival time                                                                                                                                                                                                  4.761

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3735.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.761
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.784


#Path 15
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1998.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                                                                                  0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                                                                                1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                         0.703     1.980
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     3.503
li1998.in[1] (.names)                                                                                                                                                                                    1.023     4.525
li1998.out[0] (.names)                                                                                                                                                                                   0.235     4.760
lo1998.D[0] (.latch)                                                                                                                                                                                     0.000     4.760
data arrival time                                                                                                                                                                                                  4.760

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo1998.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.760
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.784


#Path 16
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3737.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[9] (mac_block)                       1.523     4.069
li3737.in[1] (.names)                                                                                                                                                                                    0.455     4.525
li3737.out[0] (.names)                                                                                                                                                                                   0.235     4.760
lo3737.D[0] (.latch)                                                                                                                                                                                     0.000     4.760
data arrival time                                                                                                                                                                                                  4.760

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3737.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.760
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.783


#Path 17
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3731.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[3] (mac_block)                       1.523     4.069
li3731.in[1] (.names)                                                                                                                                                                                    0.454     4.523
li3731.out[0] (.names)                                                                                                                                                                                   0.235     4.758
lo3731.D[0] (.latch)                                                                                                                                                                                     0.000     4.758
data arrival time                                                                                                                                                                                                  4.758

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3731.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.758
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.782


#Path 18
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3734.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[6] (mac_block)                       1.523     4.069
li3734.in[1] (.names)                                                                                                                                                                                    0.454     4.523
li3734.out[0] (.names)                                                                                                                                                                                   0.235     4.758
lo3734.D[0] (.latch)                                                                                                                                                                                     0.000     4.758
data arrival time                                                                                                                                                                                                  4.758

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3734.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.758
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.782


#Path 19
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3742.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[14] (mac_block)                       1.523     4.069
li3742.in[1] (.names)                                                                                                                                                                                     0.453     4.522
li3742.out[0] (.names)                                                                                                                                                                                    0.235     4.757
lo3742.D[0] (.latch)                                                                                                                                                                                      0.000     4.757
data arrival time                                                                                                                                                                                                   4.757

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3742.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.757
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.781


#Path 20
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3738.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[10] (mac_block)                       1.523     4.069
li3738.in[1] (.names)                                                                                                                                                                                     0.453     4.522
li3738.out[0] (.names)                                                                                                                                                                                    0.235     4.757
lo3738.D[0] (.latch)                                                                                                                                                                                      0.000     4.757
data arrival time                                                                                                                                                                                                   4.757

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3738.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.757
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.781


#Path 21
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3730.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     4.069
li3730.in[1] (.names)                                                                                                                                                                                    0.451     4.520
li3730.out[0] (.names)                                                                                                                                                                                   0.235     4.755
lo3730.D[0] (.latch)                                                                                                                                                                                     0.000     4.755
data arrival time                                                                                                                                                                                                  4.755

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3730.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.755
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.779


#Path 22
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo2034.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                                                                                  0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                                                                                1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                         0.703     1.980
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[3] (mac_block)                       1.523     3.503
li2034.in[1] (.names)                                                                                                                                                                                    1.016     4.519
li2034.out[0] (.names)                                                                                                                                                                                   0.235     4.754
lo2034.D[0] (.latch)                                                                                                                                                                                     0.000     4.754
data arrival time                                                                                                                                                                                                  4.754

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo2034.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.754
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.777


#Path 23
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1382.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                                                                                                 0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]                                                                               1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[13] (mac_block)                        0.686     1.962
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     3.485
li1382.in[1] (.names)                                                                                                                                                                                    1.030     4.515
li1382.out[0] (.names)                                                                                                                                                                                   0.235     4.750
lo1382.D[0] (.latch)                                                                                                                                                                                     0.000     4.750
data arrival time                                                                                                                                                                                                  4.750

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo1382.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.750
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.774


#Path 24
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3705.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                          2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[13] (mac_block)                       1.523     3.773
li3705.in[1] (.names)                                                                                                                                                                                     0.741     4.514
li3705.out[0] (.names)                                                                                                                                                                                    0.235     4.749
lo3705.D[0] (.latch)                                                                                                                                                                                      0.000     4.749
data arrival time                                                                                                                                                                                                   4.749

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3705.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.749
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.772


#Path 25
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3704.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                          2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[12] (mac_block)                       1.523     3.773
li3704.in[1] (.names)                                                                                                                                                                                     0.738     4.511
li3704.out[0] (.names)                                                                                                                                                                                    0.235     4.746
lo3704.D[0] (.latch)                                                                                                                                                                                      0.000     4.746
data arrival time                                                                                                                                                                                                   4.746

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3704.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.746
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.770


#Path 26
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3702.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                          2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[10] (mac_block)                       1.523     3.773
li3702.in[1] (.names)                                                                                                                                                                                     0.734     4.507
li3702.out[0] (.names)                                                                                                                                                                                    0.235     4.742
lo3702.D[0] (.latch)                                                                                                                                                                                      0.000     4.742
data arrival time                                                                                                                                                                                                   4.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3702.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.742
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.765


#Path 27
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3700.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                         2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[8] (mac_block)                       1.523     3.773
li3700.in[1] (.names)                                                                                                                                                                                    0.734     4.507
li3700.out[0] (.names)                                                                                                                                                                                   0.235     4.742
lo3700.D[0] (.latch)                                                                                                                                                                                     0.000     4.742
data arrival time                                                                                                                                                                                                  4.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3700.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.742
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.765


#Path 28
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3699.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                         2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[7] (mac_block)                       1.523     3.773
li3699.in[1] (.names)                                                                                                                                                                                    0.733     4.506
li3699.out[0] (.names)                                                                                                                                                                                   0.235     4.741
lo3699.D[0] (.latch)                                                                                                                                                                                     0.000     4.741
data arrival time                                                                                                                                                                                                  4.741

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3699.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.741
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.764


#Path 29
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3697.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                         2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[5] (mac_block)                       1.523     3.773
li3697.in[1] (.names)                                                                                                                                                                                    0.730     4.502
li3697.out[0] (.names)                                                                                                                                                                                   0.235     4.737
lo3697.D[0] (.latch)                                                                                                                                                                                     0.000     4.737
data arrival time                                                                                                                                                                                                  4.737

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3697.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.737
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.761


#Path 30
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3696.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                         2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[4] (mac_block)                       1.523     3.773
li3696.in[1] (.names)                                                                                                                                                                                    0.728     4.501
li3696.out[0] (.names)                                                                                                                                                                                   0.235     4.736
lo3696.D[0] (.latch)                                                                                                                                                                                     0.000     4.736
data arrival time                                                                                                                                                                                                  4.736

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3696.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.736
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.760


#Path 31
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo2070.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                                                                                  0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                                                                                1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                         0.703     1.980
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[5] (mac_block)                       1.523     3.503
li2070.in[1] (.names)                                                                                                                                                                                    0.890     4.393
li2070.out[0] (.names)                                                                                                                                                                                   0.235     4.628
lo2070.D[0] (.latch)                                                                                                                                                                                     0.000     4.628
data arrival time                                                                                                                                                                                                  4.628

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo2070.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.628
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.652


#Path 32
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo5004.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        1.675     1.841
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2.processing_element+pe00.mac_block+u_mac^out~0.out[7] (mac_block)                       1.523     3.364
li5004.in[1] (.names)                                                                                                                                                                                    1.023     4.387
li5004.out[0] (.names)                                                                                                                                                                                   0.235     4.622
lo5004.D[0] (.latch)                                                                                                                                                                                     0.000     4.622
data arrival time                                                                                                                                                                                                  4.622

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo5004.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.622
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.645


#Path 33
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3758.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[30] (mac_block)                       1.523     4.069
li3758.in[1] (.names)                                                                                                                                                                                     0.315     4.385
li3758.out[0] (.names)                                                                                                                                                                                    0.235     4.620
lo3758.D[0] (.latch)                                                                                                                                                                                      0.000     4.620
data arrival time                                                                                                                                                                                                   4.620

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3758.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.620
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.643


#Path 34
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3749.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[21] (mac_block)                       1.523     4.069
li3749.in[1] (.names)                                                                                                                                                                                     0.315     4.385
li3749.out[0] (.names)                                                                                                                                                                                    0.235     4.620
lo3749.D[0] (.latch)                                                                                                                                                                                      0.000     4.620
data arrival time                                                                                                                                                                                                   4.620

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3749.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.620
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.643


#Path 35
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3733.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[5] (mac_block)                       1.523     4.069
li3733.in[1] (.names)                                                                                                                                                                                    0.314     4.384
li3733.out[0] (.names)                                                                                                                                                                                   0.235     4.619
lo3733.D[0] (.latch)                                                                                                                                                                                     0.000     4.619
data arrival time                                                                                                                                                                                                  4.619

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3733.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.619
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.642


#Path 36
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3741.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[13] (mac_block)                       1.523     4.069
li3741.in[1] (.names)                                                                                                                                                                                     0.314     4.384
li3741.out[0] (.names)                                                                                                                                                                                    0.235     4.619
lo3741.D[0] (.latch)                                                                                                                                                                                      0.000     4.619
data arrival time                                                                                                                                                                                                   4.619

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3741.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.619
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.642


#Path 37
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3748.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[20] (mac_block)                       1.523     4.069
li3748.in[1] (.names)                                                                                                                                                                                     0.313     4.382
li3748.out[0] (.names)                                                                                                                                                                                    0.235     4.617
lo3748.D[0] (.latch)                                                                                                                                                                                      0.000     4.617
data arrival time                                                                                                                                                                                                   4.617

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3748.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.617
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.641


#Path 38
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3757.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[29] (mac_block)                       1.523     4.069
li3757.in[1] (.names)                                                                                                                                                                                     0.313     4.382
li3757.out[0] (.names)                                                                                                                                                                                    0.235     4.617
lo3757.D[0] (.latch)                                                                                                                                                                                      0.000     4.617
data arrival time                                                                                                                                                                                                   4.617

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3757.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.617
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.641


#Path 39
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3754.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[26] (mac_block)                       1.523     4.069
li3754.in[1] (.names)                                                                                                                                                                                     0.312     4.381
li3754.out[0] (.names)                                                                                                                                                                                    0.235     4.616
lo3754.D[0] (.latch)                                                                                                                                                                                      0.000     4.616
data arrival time                                                                                                                                                                                                   4.616

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3754.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.616
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.640


#Path 40
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3732.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[4] (mac_block)                       1.523     4.069
li3732.in[1] (.names)                                                                                                                                                                                    0.312     4.381
li3732.out[0] (.names)                                                                                                                                                                                   0.235     4.616
lo3732.D[0] (.latch)                                                                                                                                                                                     0.000     4.616
data arrival time                                                                                                                                                                                                  4.616

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3732.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.616
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.640


#Path 41
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3746.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[18] (mac_block)                       1.523     4.069
li3746.in[1] (.names)                                                                                                                                                                                     0.312     4.381
li3746.out[0] (.names)                                                                                                                                                                                    0.235     4.616
lo3746.D[0] (.latch)                                                                                                                                                                                      0.000     4.616
data arrival time                                                                                                                                                                                                   4.616

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3746.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.616
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.640


#Path 42
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3756.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[28] (mac_block)                       1.523     4.069
li3756.in[1] (.names)                                                                                                                                                                                     0.312     4.381
li3756.out[0] (.names)                                                                                                                                                                                    0.235     4.616
lo3756.D[0] (.latch)                                                                                                                                                                                      0.000     4.616
data arrival time                                                                                                                                                                                                   4.616

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3756.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.616
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.640


#Path 43
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3728.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[0] (mac_block)                       1.523     4.069
li3728.in[1] (.names)                                                                                                                                                                                    0.312     4.381
li3728.out[0] (.names)                                                                                                                                                                                   0.235     4.616
lo3728.D[0] (.latch)                                                                                                                                                                                     0.000     4.616
data arrival time                                                                                                                                                                                                  4.616

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3728.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.616
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.640


#Path 44
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3750.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[22] (mac_block)                       1.523     4.069
li3750.in[1] (.names)                                                                                                                                                                                     0.311     4.380
li3750.out[0] (.names)                                                                                                                                                                                    0.235     4.615
lo3750.D[0] (.latch)                                                                                                                                                                                      0.000     4.615
data arrival time                                                                                                                                                                                                   4.615

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3750.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.615
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.639


#Path 45
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3740.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[12] (mac_block)                       1.523     4.069
li3740.in[1] (.names)                                                                                                                                                                                     0.311     4.380
li3740.out[0] (.names)                                                                                                                                                                                    0.235     4.615
lo3740.D[0] (.latch)                                                                                                                                                                                      0.000     4.615
data arrival time                                                                                                                                                                                                   4.615

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3740.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.615
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.639


#Path 46
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3752.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[24] (mac_block)                       1.523     4.069
li3752.in[1] (.names)                                                                                                                                                                                     0.310     4.379
li3752.out[0] (.names)                                                                                                                                                                                    0.235     4.614
lo3752.D[0] (.latch)                                                                                                                                                                                      0.000     4.614
data arrival time                                                                                                                                                                                                   4.614

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3752.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.614
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.638


#Path 47
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3744.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[16] (mac_block)                       1.523     4.069
li3744.in[1] (.names)                                                                                                                                                                                     0.310     4.379
li3744.out[0] (.names)                                                                                                                                                                                    0.235     4.614
lo3744.D[0] (.latch)                                                                                                                                                                                      0.000     4.614
data arrival time                                                                                                                                                                                                   4.614

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3744.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.614
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.638


#Path 48
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3736.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.380     2.546
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe00.mac_block+u_mac^out~0.out[8] (mac_block)                       1.523     4.069
li3736.in[1] (.names)                                                                                                                                                                                    0.310     4.379
li3736.out[0] (.names)                                                                                                                                                                                   0.235     4.614
lo3736.D[0] (.latch)                                                                                                                                                                                     0.000     4.614
data arrival time                                                                                                                                                                                                  4.614

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3736.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.614
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.638


#Path 49
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1634.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                                                                                                  0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]                                                                                1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[13] (mac_block)                         0.686     1.962
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[15] (mac_block)                       1.523     3.485
li1634.in[1] (.names)                                                                                                                                                                                     0.890     4.376
li1634.out[0] (.names)                                                                                                                                                                                    0.235     4.611
lo1634.D[0] (.latch)                                                                                                                                                                                      0.000     4.611
data arrival time                                                                                                                                                                                                   4.611

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo1634.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.611
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.634


#Path 50
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo2016.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                                                                                  0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                                                                                1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                         0.703     1.980
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     3.503
li2016.in[1] (.names)                                                                                                                                                                                    0.873     4.376
li2016.out[0] (.names)                                                                                                                                                                                   0.235     4.611
lo2016.D[0] (.latch)                                                                                                                                                                                     0.000     4.611
data arrival time                                                                                                                                                                                                  4.611

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo2016.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.611
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.634


#Path 51
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3707.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                          2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[15] (mac_block)                       1.523     3.773
li3707.in[1] (.names)                                                                                                                                                                                     0.592     4.365
li3707.out[0] (.names)                                                                                                                                                                                    0.235     4.600
lo3707.D[0] (.latch)                                                                                                                                                                                      0.000     4.600
data arrival time                                                                                                                                                                                                   4.600

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3707.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.600
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.623


#Path 52
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3701.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                         2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[9] (mac_block)                       1.523     3.773
li3701.in[1] (.names)                                                                                                                                                                                    0.590     4.362
li3701.out[0] (.names)                                                                                                                                                                                   0.235     4.597
lo3701.D[0] (.latch)                                                                                                                                                                                     0.000     4.597
data arrival time                                                                                                                                                                                                  4.597

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3701.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.597
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.621


#Path 53
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3694.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                         2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     3.773
li3694.in[1] (.names)                                                                                                                                                                                    0.588     4.361
li3694.out[0] (.names)                                                                                                                                                                                   0.235     4.596
lo3694.D[0] (.latch)                                                                                                                                                                                     0.000     4.596
data arrival time                                                                                                                                                                                                  4.596

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo3694.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.596
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.620


#Path 54
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3706.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                          2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[14] (mac_block)                       1.523     3.773
li3706.in[1] (.names)                                                                                                                                                                                     0.585     4.358
li3706.out[0] (.names)                                                                                                                                                                                    0.235     4.593
lo3706.D[0] (.latch)                                                                                                                                                                                      0.000     4.593
data arrival time                                                                                                                                                                                                   4.593

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3706.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.593
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.617


#Path 55
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1508.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                                                                                                 0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]                                                                               1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[13] (mac_block)                        0.686     1.962
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[8] (mac_block)                       1.523     3.485
li1508.in[1] (.names)                                                                                                                                                                                    0.865     4.350
li1508.out[0] (.names)                                                                                                                                                                                   0.235     4.585
lo1508.D[0] (.latch)                                                                                                                                                                                     0.000     4.585
data arrival time                                                                                                                                                                                                  4.585

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo1508.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.585
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.609


#Path 56
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                     0.000     0.000
n38558.in[0] (.names)                                                                                                                                                               1.177     1.177
n38558.out[0] (.names)                                                                                                                                                              0.235     1.412
n38587.in[4] (.names)                                                                                                                                                               0.100     1.512
n38587.out[0] (.names)                                                                                                                                                              0.235     1.747
n41483.in[0] (.names)                                                                                                                                                               2.591     4.338
n41483.out[0] (.names)                                                                                                                                                              0.235     4.573
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~6_FF_NODE.D[0] (.latch)                         0.000     4.573
data arrival time                                                                                                                                                                             4.573

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -4.573
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -4.596


#Path 57
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                     0.000     0.000
n38558.in[0] (.names)                                                                                                                                                               1.177     1.177
n38558.out[0] (.names)                                                                                                                                                              0.235     1.412
n38587.in[4] (.names)                                                                                                                                                               0.100     1.512
n38587.out[0] (.names)                                                                                                                                                              0.235     1.747
n41478.in[0] (.names)                                                                                                                                                               2.591     4.338
n41478.out[0] (.names)                                                                                                                                                              0.235     4.573
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~6_FF_NODE.D[0] (.latch)                         0.000     4.573
data arrival time                                                                                                                                                                             4.573

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -4.573
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -4.596


#Path 58
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                     0.000     0.000
n38558.in[0] (.names)                                                                                                                                                               1.177     1.177
n38558.out[0] (.names)                                                                                                                                                              0.235     1.412
n38587.in[4] (.names)                                                                                                                                                               0.100     1.512
n38587.out[0] (.names)                                                                                                                                                              0.235     1.747
n41473.in[0] (.names)                                                                                                                                                               2.591     4.338
n41473.out[0] (.names)                                                                                                                                                              0.235     4.573
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~6_FF_NODE.D[0] (.latch)                         0.000     4.573
data arrival time                                                                                                                                                                             4.573

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -4.573
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -4.596


#Path 59
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo5000.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        1.675     1.841
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2.processing_element+pe00.mac_block+u_mac^out~0.out[3] (mac_block)                       1.523     3.364
li5000.in[1] (.names)                                                                                                                                                                                    0.889     4.254
li5000.out[0] (.names)                                                                                                                                                                                   0.235     4.489
lo5000.D[0] (.latch)                                                                                                                                                                                     0.000     4.489
data arrival time                                                                                                                                                                                                  4.489

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo5000.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.489
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.512


#Path 60
Startpoint: matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1005.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                                 0.042     0.042
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                               1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                        0.847     2.123
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3.processing_element+pe00.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     3.646
li1005.in[1] (.names)                                                                                                                                                                                    0.606     4.252
li1005.out[0] (.names)                                                                                                                                                                                   0.235     4.487
lo1005.D[0] (.latch)                                                                                                                                                                                     0.000     4.487
data arrival time                                                                                                                                                                                                  4.487

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo1005.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.487
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.511


#Path 61
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo2178.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                                                                                   0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                                                                                 1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.703     1.980
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[11] (mac_block)                       1.523     3.503
li2178.in[1] (.names)                                                                                                                                                                                     0.746     4.249
li2178.out[0] (.names)                                                                                                                                                                                    0.235     4.484
lo2178.D[0] (.latch)                                                                                                                                                                                      0.000     4.484
data arrival time                                                                                                                                                                                                   4.484

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo2178.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.484
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.507


#Path 62
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo2214.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                                                                                   0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                                                                                 1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.703     1.980
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[13] (mac_block)                       1.523     3.503
li2214.in[1] (.names)                                                                                                                                                                                     0.745     4.248
li2214.out[0] (.names)                                                                                                                                                                                    0.235     4.483
lo2214.D[0] (.latch)                                                                                                                                                                                      0.000     4.483
data arrival time                                                                                                                                                                                                   4.483

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo2214.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.483
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.506


#Path 63
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo2232.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                                                                                   0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                                                                                 1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.703     1.980
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[14] (mac_block)                       1.523     3.503
li2232.in[1] (.names)                                                                                                                                                                                     0.744     4.247
li2232.out[0] (.names)                                                                                                                                                                                    0.235     4.482
lo2232.D[0] (.latch)                                                                                                                                                                                      0.000     4.482
data arrival time                                                                                                                                                                                                   4.482

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo2232.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.482
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.505


#Path 64
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo2106.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                                                                                  0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                                                                                1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                         0.703     1.980
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[7] (mac_block)                       1.523     3.503
li2106.in[1] (.names)                                                                                                                                                                                    0.744     4.247
li2106.out[0] (.names)                                                                                                                                                                                   0.235     4.482
lo2106.D[0] (.latch)                                                                                                                                                                                     0.000     4.482
data arrival time                                                                                                                                                                                                  4.482

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo2106.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.482
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.505


#Path 65
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo5002.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        1.675     1.841
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2.processing_element+pe00.mac_block+u_mac^out~0.out[5] (mac_block)                       1.523     3.364
li5002.in[1] (.names)                                                                                                                                                                                    0.877     4.241
li5002.out[0] (.names)                                                                                                                                                                                   0.235     4.476
lo5002.D[0] (.latch)                                                                                                                                                                                     0.000     4.476
data arrival time                                                                                                                                                                                                  4.476

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo5002.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.476
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.500


#Path 66
Startpoint: matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1017.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                                  0.042     0.042
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                                1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.847     2.123
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3.processing_element+pe00.mac_block+u_mac^out~0.out[13] (mac_block)                       1.523     3.646
li1017.in[1] (.names)                                                                                                                                                                                     0.595     4.241
li1017.out[0] (.names)                                                                                                                                                                                    0.235     4.476
lo1017.D[0] (.latch)                                                                                                                                                                                      0.000     4.476
data arrival time                                                                                                                                                                                                   4.476

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo1017.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.476
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.500


#Path 67
Startpoint: matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1009.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                                 0.042     0.042
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                               1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                        0.847     2.123
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3.processing_element+pe00.mac_block+u_mac^out~0.out[5] (mac_block)                       1.523     3.646
li1009.in[1] (.names)                                                                                                                                                                                    0.595     4.241
li1009.out[0] (.names)                                                                                                                                                                                   0.235     4.476
lo1009.D[0] (.latch)                                                                                                                                                                                     0.000     4.476
data arrival time                                                                                                                                                                                                  4.476

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo1009.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.476
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.500


#Path 68
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0749.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                                  0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                                1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                         0.556     1.832
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[9] (mac_block)                       1.523     3.355
li0749.in[1] (.names)                                                                                                                                                                                    0.886     4.241
li0749.out[0] (.names)                                                                                                                                                                                   0.235     4.476
lo0749.D[0] (.latch)                                                                                                                                                                                     0.000     4.476
data arrival time                                                                                                                                                                                                  4.476

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo0749.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.476
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.500


#Path 69
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1834.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                                                                                                 0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]                                                                               1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe00.mac_block+u_mac^out~0.a[14] (mac_block)                        0.833     2.110
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe00.mac_block+u_mac^out~0.out[9] (mac_block)                       1.523     3.633
li1834.in[1] (.names)                                                                                                                                                                                    0.606     4.239
li1834.out[0] (.names)                                                                                                                                                                                   0.235     4.474
lo1834.D[0] (.latch)                                                                                                                                                                                     0.000     4.474
data arrival time                                                                                                                                                                                                  4.474

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo1834.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.474
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.497


#Path 70
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo2052.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                                                                                  0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                                                                                1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                         0.703     1.980
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[4] (mac_block)                       1.523     3.503
li2052.in[1] (.names)                                                                                                                                                                                    0.733     4.236
li2052.out[0] (.names)                                                                                                                                                                                   0.235     4.471
lo2052.D[0] (.latch)                                                                                                                                                                                     0.000     4.471
data arrival time                                                                                                                                                                                                  4.471

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo2052.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.471
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.494


#Path 71
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1762.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                                                                                                 0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]                                                                               1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe00.mac_block+u_mac^out~0.a[14] (mac_block)                        0.833     2.110
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe00.mac_block+u_mac^out~0.out[5] (mac_block)                       1.523     3.633
li1762.in[1] (.names)                                                                                                                                                                                    0.602     4.234
li1762.out[0] (.names)                                                                                                                                                                                   0.235     4.469
lo1762.D[0] (.latch)                                                                                                                                                                                     0.000     4.469
data arrival time                                                                                                                                                                                                  4.469

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo1762.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.469
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.493


#Path 72
Startpoint: matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1006.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                                 0.042     0.042
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                               1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                        0.847     2.123
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3.processing_element+pe00.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     3.646
li1006.in[1] (.names)                                                                                                                                                                                    0.586     4.232
li1006.out[0] (.names)                                                                                                                                                                                   0.235     4.467
lo1006.D[0] (.latch)                                                                                                                                                                                     0.000     4.467
data arrival time                                                                                                                                                                                                  4.467

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo1006.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.467
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.491


#Path 73
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1942.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                                                                                                  0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]                                                                                1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe00.mac_block+u_mac^out~0.a[14] (mac_block)                         0.833     2.110
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe00.mac_block+u_mac^out~0.out[15] (mac_block)                       1.523     3.633
li1942.in[1] (.names)                                                                                                                                                                                     0.598     4.231
li1942.out[0] (.names)                                                                                                                                                                                    0.235     4.466
lo1942.D[0] (.latch)                                                                                                                                                                                      0.000     4.466
data arrival time                                                                                                                                                                                                   4.466

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo1942.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.466
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.490


#Path 74
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0743.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                                  0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                                1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                         0.556     1.832
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[3] (mac_block)                       1.523     3.355
li0743.in[1] (.names)                                                                                                                                                                                    0.875     4.230
li0743.out[0] (.names)                                                                                                                                                                                   0.235     4.465
lo0743.D[0] (.latch)                                                                                                                                                                                     0.000     4.465
data arrival time                                                                                                                                                                                                  4.465

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo0743.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.465
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.489


#Path 75
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo2160.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                                                                                   0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                                                                                 1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.703     1.980
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[10] (mac_block)                       1.523     3.503
li2160.in[1] (.names)                                                                                                                                                                                     0.727     4.230
li2160.out[0] (.names)                                                                                                                                                                                    0.235     4.465
lo2160.D[0] (.latch)                                                                                                                                                                                      0.000     4.465
data arrival time                                                                                                                                                                                                   4.465

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo2160.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.465
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.489


#Path 76
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1798.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                                                                                                 0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]                                                                               1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe00.mac_block+u_mac^out~0.a[14] (mac_block)                        0.833     2.110
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe00.mac_block+u_mac^out~0.out[7] (mac_block)                       1.523     3.633
li1798.in[1] (.names)                                                                                                                                                                                    0.597     4.230
li1798.out[0] (.names)                                                                                                                                                                                   0.235     4.465
lo1798.D[0] (.latch)                                                                                                                                                                                     0.000     4.465
data arrival time                                                                                                                                                                                                  4.465

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo1798.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.465
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.489


#Path 77
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3719.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                          2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[27] (mac_block)                       1.523     3.773
li3719.in[1] (.names)                                                                                                                                                                                     0.455     4.228
li3719.out[0] (.names)                                                                                                                                                                                    0.235     4.463
lo3719.D[0] (.latch)                                                                                                                                                                                      0.000     4.463
data arrival time                                                                                                                                                                                                   4.463

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3719.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.463
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.487


#Path 78
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3711.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                          2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[19] (mac_block)                       1.523     3.773
li3711.in[1] (.names)                                                                                                                                                                                     0.455     4.228
li3711.out[0] (.names)                                                                                                                                                                                    0.235     4.463
lo3711.D[0] (.latch)                                                                                                                                                                                      0.000     4.463
data arrival time                                                                                                                                                                                                   4.463

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3711.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.463
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.487


#Path 79
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3715.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                          2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[23] (mac_block)                       1.523     3.773
li3715.in[1] (.names)                                                                                                                                                                                     0.454     4.227
li3715.out[0] (.names)                                                                                                                                                                                    0.235     4.462
lo3715.D[0] (.latch)                                                                                                                                                                                      0.000     4.462
data arrival time                                                                                                                                                                                                   4.462

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3715.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.462
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.486


#Path 80
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1888.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                                                                                                  0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]                                                                                1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe00.mac_block+u_mac^out~0.a[14] (mac_block)                         0.833     2.110
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe00.mac_block+u_mac^out~0.out[12] (mac_block)                       1.523     3.633
li1888.in[1] (.names)                                                                                                                                                                                     0.594     4.227
li1888.out[0] (.names)                                                                                                                                                                                    0.235     4.462
lo1888.D[0] (.latch)                                                                                                                                                                                      0.000     4.462
data arrival time                                                                                                                                                                                                   4.462

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo1888.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.462
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.485


#Path 81
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3723.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                          2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[31] (mac_block)                       1.523     3.773
li3723.in[1] (.names)                                                                                                                                                                                     0.452     4.225
li3723.out[0] (.names)                                                                                                                                                                                    0.235     4.460
lo3723.D[0] (.latch)                                                                                                                                                                                      0.000     4.460
data arrival time                                                                                                                                                                                                   4.460

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3723.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.460
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.483


#Path 82
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3713.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                          2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[21] (mac_block)                       1.523     3.773
li3713.in[1] (.names)                                                                                                                                                                                     0.452     4.225
li3713.out[0] (.names)                                                                                                                                                                                    0.235     4.460
lo3713.D[0] (.latch)                                                                                                                                                                                      0.000     4.460
data arrival time                                                                                                                                                                                                   4.460

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3713.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.460
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.483


#Path 83
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1580.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                                                                                                  0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]                                                                                1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[13] (mac_block)                         0.686     1.962
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[12] (mac_block)                       1.523     3.485
li1580.in[1] (.names)                                                                                                                                                                                     0.739     4.224
li1580.out[0] (.names)                                                                                                                                                                                    0.235     4.459
lo1580.D[0] (.latch)                                                                                                                                                                                      0.000     4.459
data arrival time                                                                                                                                                                                                   4.459

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo1580.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.459
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.483


#Path 84
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1924.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                                                                                                  0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]                                                                                1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe00.mac_block+u_mac^out~0.a[14] (mac_block)                         0.833     2.110
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe00.mac_block+u_mac^out~0.out[14] (mac_block)                       1.523     3.633
li1924.in[1] (.names)                                                                                                                                                                                     0.590     4.222
li1924.out[0] (.names)                                                                                                                                                                                    0.235     4.457
lo1924.D[0] (.latch)                                                                                                                                                                                      0.000     4.457
data arrival time                                                                                                                                                                                                   4.457

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo1924.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.457
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.481


#Path 85
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1436.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                                                                                                 0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]                                                                               1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[13] (mac_block)                        0.686     1.962
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[4] (mac_block)                       1.523     3.485
li1436.in[1] (.names)                                                                                                                                                                                    0.735     4.220
li1436.out[0] (.names)                                                                                                                                                                                   0.235     4.455
lo1436.D[0] (.latch)                                                                                                                                                                                     0.000     4.455
data arrival time                                                                                                                                                                                                  4.455

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo1436.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.455
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.479


#Path 86
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo3709.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1.processing_element+pe30^out_b~6_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.b[6] (mac_block)                          2.084     2.250
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe00.mac_block+u_mac^out~0.out[17] (mac_block)                       1.523     3.773
li3709.in[1] (.names)                                                                                                                                                                                     0.446     4.219
li3709.out[0] (.names)                                                                                                                                                                                    0.235     4.454
lo3709.D[0] (.latch)                                                                                                                                                                                      0.000     4.454
data arrival time                                                                                                                                                                                                   4.454

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo3709.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.454
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.478


#Path 87
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1472.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                                                                                                 0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]                                                                               1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[13] (mac_block)                        0.686     1.962
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[6] (mac_block)                       1.523     3.485
li1472.in[1] (.names)                                                                                                                                                                                    0.726     4.211
li1472.out[0] (.names)                                                                                                                                                                                   0.235     4.446
lo1472.D[0] (.latch)                                                                                                                                                                                     0.000     4.446
data arrival time                                                                                                                                                                                                  4.446

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo1472.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.446
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.470


#Path 88
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo1544.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                                                                                                  0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]                                                                                1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[13] (mac_block)                         0.686     1.962
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[10] (mac_block)                       1.523     3.485
li1544.in[1] (.names)                                                                                                                                                                                     0.724     4.209
li1544.out[0] (.names)                                                                                                                                                                                    0.235     4.444
lo1544.D[0] (.latch)                                                                                                                                                                                      0.000     4.444
data arrival time                                                                                                                                                                                                   4.444

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo1544.clk[0] (.latch)                                                                                                                                                                                    0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -4.444
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -4.468


#Path 89
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                     0.000     0.000
n38558.in[0] (.names)                                                                                                                                                               1.177     1.177
n38558.out[0] (.names)                                                                                                                                                              0.235     1.412
n38587.in[4] (.names)                                                                                                                                                               0.100     1.512
n38587.out[0] (.names)                                                                                                                                                              0.235     1.747
n41528.in[0] (.names)                                                                                                                                                               2.454     4.201
n41528.out[0] (.names)                                                                                                                                                              0.235     4.436
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~9_FF_NODE.D[0] (.latch)                         0.000     4.436
data arrival time                                                                                                                                                                             4.436

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -4.436
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -4.460


#Path 90
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                     0.000     0.000
n38558.in[0] (.names)                                                                                                                                                               1.177     1.177
n38558.out[0] (.names)                                                                                                                                                              0.235     1.412
n38587.in[4] (.names)                                                                                                                                                               0.100     1.512
n38587.out[0] (.names)                                                                                                                                                              0.235     1.747
n41518.in[0] (.names)                                                                                                                                                               2.454     4.201
n41518.out[0] (.names)                                                                                                                                                              0.235     4.436
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~9_FF_NODE.D[0] (.latch)                         0.000     4.436
data arrival time                                                                                                                                                                             4.436

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -4.436
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -4.460


#Path 91
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                     0.000     0.000
n38558.in[0] (.names)                                                                                                                                                               1.177     1.177
n38558.out[0] (.names)                                                                                                                                                              0.235     1.412
n38587.in[4] (.names)                                                                                                                                                               0.100     1.512
n38587.out[0] (.names)                                                                                                                                                              0.235     1.747
n41523.in[0] (.names)                                                                                                                                                               2.454     4.201
n41523.out[0] (.names)                                                                                                                                                              0.235     4.436
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~9_FF_NODE.D[0] (.latch)                         0.000     4.436
data arrival time                                                                                                                                                                             4.436

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -4.436
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -4.460


#Path 92
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                     0.000     0.000
n38558.in[0] (.names)                                                                                                                                                               1.177     1.177
n38558.out[0] (.names)                                                                                                                                                              0.235     1.412
n38587.in[4] (.names)                                                                                                                                                               0.100     1.512
n38587.out[0] (.names)                                                                                                                                                              0.235     1.747
n41453.in[0] (.names)                                                                                                                                                               2.454     4.201
n41453.out[0] (.names)                                                                                                                                                              0.235     4.436
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~4_FF_NODE.D[0] (.latch)                         0.000     4.436
data arrival time                                                                                                                                                                             4.436

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -4.436
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -4.460


#Path 93
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                     0.000     0.000
n38558.in[0] (.names)                                                                                                                                                               1.177     1.177
n38558.out[0] (.names)                                                                                                                                                              0.235     1.412
n38587.in[4] (.names)                                                                                                                                                               0.100     1.512
n38587.out[0] (.names)                                                                                                                                                              0.235     1.747
n41448.in[0] (.names)                                                                                                                                                               2.454     4.201
n41448.out[0] (.names)                                                                                                                                                              0.235     4.436
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~4_FF_NODE.D[0] (.latch)                         0.000     4.436
data arrival time                                                                                                                                                                             4.436

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -4.436
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -4.460


#Path 94
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                     0.000     0.000
n38558.in[0] (.names)                                                                                                                                                               1.177     1.177
n38558.out[0] (.names)                                                                                                                                                              0.235     1.412
n38587.in[4] (.names)                                                                                                                                                               0.100     1.512
n38587.out[0] (.names)                                                                                                                                                              0.235     1.747
n41443.in[0] (.names)                                                                                                                                                               2.454     4.201
n41443.out[0] (.names)                                                                                                                                                              0.235     4.436
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~4_FF_NODE.D[0] (.latch)                         0.000     4.436
data arrival time                                                                                                                                                                             4.436

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -4.436
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -4.460


#Path 95
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                      0.000     0.000
n38558.in[0] (.names)                                                                                                                                                                1.177     1.177
n38558.out[0] (.names)                                                                                                                                                               0.235     1.412
n38587.in[4] (.names)                                                                                                                                                                0.100     1.512
n38587.out[0] (.names)                                                                                                                                                               0.235     1.747
n41538.in[0] (.names)                                                                                                                                                                2.450     4.197
n41538.out[0] (.names)                                                                                                                                                               0.235     4.432
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~10_FF_NODE.D[0] (.latch)                         0.000     4.432
data arrival time                                                                                                                                                                              4.432

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -4.432
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -4.455


#Path 96
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                      0.000     0.000
n38558.in[0] (.names)                                                                                                                                                                1.177     1.177
n38558.out[0] (.names)                                                                                                                                                               0.235     1.412
n38587.in[4] (.names)                                                                                                                                                                0.100     1.512
n38587.out[0] (.names)                                                                                                                                                               0.235     1.747
n41543.in[0] (.names)                                                                                                                                                                2.450     4.197
n41543.out[0] (.names)                                                                                                                                                               0.235     4.432
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~10_FF_NODE.D[0] (.latch)                         0.000     4.432
data arrival time                                                                                                                                                                              4.432

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -4.432
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -4.455


#Path 97
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                      0.000     0.000
n38558.in[0] (.names)                                                                                                                                                                1.177     1.177
n38558.out[0] (.names)                                                                                                                                                               0.235     1.412
n38587.in[4] (.names)                                                                                                                                                                0.100     1.512
n38587.out[0] (.names)                                                                                                                                                               0.235     1.747
n41533.in[0] (.names)                                                                                                                                                                2.450     4.197
n41533.out[0] (.names)                                                                                                                                                               0.235     4.432
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~10_FF_NODE.D[0] (.latch)                         0.000     4.432
data arrival time                                                                                                                                                                              4.432

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -4.432
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -4.455


#Path 98
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b2_data_delayed_1~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                     0.000     0.000
n38558.in[0] (.names)                                                                                                                                                               1.177     1.177
n38558.out[0] (.names)                                                                                                                                                              0.235     1.412
n38587.in[4] (.names)                                                                                                                                                               0.100     1.512
n38587.out[0] (.names)                                                                                                                                                              0.235     1.747
n41253.in[0] (.names)                                                                                                                                                               2.450     4.197
n41253.out[0] (.names)                                                                                                                                                              0.235     4.432
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b2_data_delayed_1~3_FF_NODE.D[0] (.latch)                         0.000     4.432
data arrival time                                                                                                                                                                             4.432

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b2_data_delayed_1~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -4.432
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -4.455


#Path 99
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b2_data_delayed_2~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                     0.000     0.000
n38558.in[0] (.names)                                                                                                                                                               1.177     1.177
n38558.out[0] (.names)                                                                                                                                                              0.235     1.412
n38587.in[4] (.names)                                                                                                                                                               0.100     1.512
n38587.out[0] (.names)                                                                                                                                                              0.235     1.747
n41258.in[0] (.names)                                                                                                                                                               2.450     4.197
n41258.out[0] (.names)                                                                                                                                                              0.235     4.432
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b2_data_delayed_2~3_FF_NODE.D[0] (.latch)                         0.000     4.432
data arrival time                                                                                                                                                                             4.432

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b2_data_delayed_2~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -4.432
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -4.455


#Path 100
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0876.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                                                                                                  0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]                                                                                1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2.processing_element+pe00.mac_block+u_mac^out~0.b[9] (mac_block)                         0.803     2.079
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2.processing_element+pe00.mac_block+u_mac^out~0.out[4] (mac_block)                       1.523     3.602
li0876.in[1] (.names)                                                                                                                                                                                    0.594     4.196
li0876.out[0] (.names)                                                                                                                                                                                   0.235     4.431
lo0876.D[0] (.latch)                                                                                                                                                                                     0.000     4.431
data arrival time                                                                                                                                                                                                  4.431

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo0876.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -4.431
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -4.455


#End of timing report
