// Seed: 4103870883
module module_0 (
    input wire id_0,
    output wire id_1,
    output supply0 id_2,
    input tri id_3,
    output wor id_4,
    input supply0 id_5,
    input wand id_6,
    input tri id_7,
    output supply0 id_8,
    input tri1 id_9,
    input wor id_10,
    input wand id_11,
    input supply0 id_12,
    input uwire id_13,
    output wire id_14,
    input tri0 id_15,
    input wor id_16,
    input wire id_17,
    input supply1 id_18,
    input uwire id_19,
    input wor id_20,
    input wor id_21
);
  wand id_23 = -1;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input wire id_2,
    output uwire id_3,
    input supply0 id_4
);
  initial begin : LABEL_0
    id_0 <= id_2;
  end
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_1,
      id_2,
      id_4,
      id_3,
      id_4,
      id_2,
      id_1,
      id_4,
      id_2,
      id_3,
      id_4,
      id_1,
      id_2,
      id_2,
      id_4,
      id_4,
      id_1
  );
  assign modCall_1.id_20 = 0;
  assign id_0 = -1;
endmodule
