{"vcs1":{"timestamp_begin":1694989818.392113698, "rt":0.61, "ut":0.31, "st":0.21}}
{"vcselab":{"timestamp_begin":1694989819.060316363, "rt":0.78, "ut":0.57, "st":0.17}}
{"link":{"timestamp_begin":1694989819.878146890, "rt":0.39, "ut":0.17, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694989817.718687476}
{"VCS_COMP_START_TIME": 1694989817.718687476}
{"VCS_COMP_END_TIME": 1694989821.215906258}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -debug -R hw2prob1.sv"}
{"vcs1": {"peak_mem": 337636}}
{"stitch_vcselab": {"peak_mem": 222576}}
