#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x559b242f56f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v0x559b24351c10_0 .var/i "__vunit_check_count", 31 0;
v0x559b24329f60_0 .var/str "__vunit_current_test";
v0x559b2432a660_0 .var/i "__vunit_fail_count", 31 0;
v0x559b2432b230_0 .var/i "__vunit_test_done", 31 0;
S_0x559b242f5f80 .scope autotask, "__vunit_print_summary" "__vunit_print_summary" 3 48, 3 48 0, S_0x559b242f56f0;
 .timescale 0 0;
TD_$unit.__vunit_print_summary ;
    %vpi_call/w 3 49 "$display", "\000" {0 0 0};
    %vpi_call/w 3 50 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 51 "$display", "                     TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 52 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 53 "$display", "  Total Checks : %0d", v0x559b24351c10_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "  Failures     : %0d", v0x559b2432a660_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 57 "$display", "  RESULT: *** PASSED ***" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 59 "$display", "  RESULT: *** FAILED ***" {0 0 0};
T_0.1 ;
    %vpi_call/w 3 61 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 62 "$display", "\000" {0 0 0};
    %end;
S_0x559b242980b0 .scope autotask, "__vunit_write_result" "__vunit_write_result" 3 35, 3 35 0, S_0x559b242f56f0;
 .timescale 0 0;
v0x559b242fb6d0_0 .var/i "failed", 31 0;
v0x559b2434fe90_0 .var/i "fd", 31 0;
TD_$unit.__vunit_write_result ;
    %vpi_func 3 37 "$fopen" 32, "vunit_exit_code.txt", "w" {0 0 0};
    %store/vec4 v0x559b2434fe90_0, 0, 32;
    %load/vec4 v0x559b2434fe90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x559b242fb6d0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %vpi_call/w 3 39 "$fdisplay", v0x559b2434fe90_0, "%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 40 "$fclose", v0x559b2434fe90_0 {0 0 0};
T_1.2 ;
    %end;
S_0x559b242f4f10 .scope module, "async_fifo_reset_sync_tb" "async_fifo_reset_sync_tb" 4 16;
 .timescale -12 -12;
P_0x559b242ffae0 .param/l "ADDR_WIDTH" 1 4 20, +C4<00000000000000000000000000000100>;
P_0x559b242ffb20 .param/l "DATA_WIDTH" 1 4 19, +C4<00000000000000000000000000001000>;
P_0x559b242ffb60 .param/l "DEPTH" 1 4 21, +C4<00000000000000000000000000010000>;
v0x559b2438b940_0 .net "empty", 0 0, L_0x559b2438c800;  1 drivers
v0x559b2438ba30_0 .var/i "errors", 31 0;
v0x559b2438baf0_0 .net "full", 0 0, L_0x559b2439df00;  1 drivers
v0x559b2438bbf0_0 .net "has_data", 0 0, L_0x559b2438cb10;  1 drivers
v0x559b2438bcc0_0 .var "rd_clk", 0 0;
v0x559b2438be00_0 .net "rd_data", 7 0, v0x559b24388ea0_0;  1 drivers
v0x559b2438bea0_0 .var "rd_en", 0 0;
v0x559b2438bf40_0 .var "rst", 0 0;
v0x559b2438bfe0_0 .var "wr_clk", 0 0;
v0x559b2438c110_0 .var "wr_data", 7 0;
v0x559b2438c1b0_0 .var "wr_en", 0 0;
S_0x559b243731d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 117, 4 117 0, S_0x559b242f4f10;
 .timescale -12 -12;
v0x559b24334c30_0 .var/2s "i", 31 0;
S_0x559b24373430 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 204, 4 204 0, S_0x559b242f4f10;
 .timescale -12 -12;
v0x559b24373630_0 .var/2s "i", 31 0;
S_0x559b24373710 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 293, 4 293 0, S_0x559b242f4f10;
 .timescale -12 -12;
v0x559b24373c10_0 .var/2s "pulse", 31 0;
E_0x559b2427eaa0 .event posedge, v0x559b24375fc0_0;
S_0x559b24373910 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 297, 4 297 0, S_0x559b24373710;
 .timescale -12 -12;
v0x559b24373b10_0 .var/2s "i", 31 0;
S_0x559b24373d10 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 4 333, 4 333 0, S_0x559b242f4f10;
 .timescale -12 -12;
v0x559b24373ef0_0 .var/2s "i", 31 0;
S_0x559b24373ff0 .scope begin, "$unm_blk_72" "$unm_blk_72" 4 236, 4 236 0, S_0x559b242f4f10;
 .timescale -12 -12;
v0x559b24374260_0 .var/i "rd_rst_cycles", 31 0;
v0x559b24374360_0 .var/i "wr_rst_cycles", 31 0;
E_0x559b24280570 .event posedge, v0x559b24375620_0;
S_0x559b24374440 .scope begin, "$unm_blk_99" "$unm_blk_99" 4 385, 4 385 0, S_0x559b242f4f10;
 .timescale -12 -12;
v0x559b24374c00_0 .var "read_val", 7 0;
S_0x559b24374620 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 4 399, 4 399 0, S_0x559b24374440;
 .timescale -12 -12;
v0x559b24374820_0 .var/2s "i", 31 0;
S_0x559b24374920 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 4 407, 4 407 0, S_0x559b24374440;
 .timescale -12 -12;
v0x559b24374b20_0 .var/2s "i", 31 0;
S_0x559b24374d00 .scope module, "DUT" "async_fifo" 4 45, 5 11 0, S_0x559b242f4f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 8 "rd_data";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "has_data";
P_0x559b24300d50 .param/l "ADDR_WIDTH" 0 5 13, +C4<00000000000000000000000000000100>;
P_0x559b24300d90 .param/l "DATA_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
P_0x559b24300dd0 .param/l "DEPTH" 1 5 43, +C4<00000000000000000000000000010000>;
P_0x559b24300e10 .param/str "RAM_TYPE" 1 5 45, "DISTRIBUTED";
P_0x559b24300e50 .param/l "RESERVE" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x559b24351a70 .functor NOT 1, v0x559b24389700_0, C4<0>, C4<0>, C4<0>;
L_0x559b2439d260 .functor XOR 1, L_0x559b2439d7a0, L_0x559b2439d8d0, C4<0>, C4<0>;
L_0x559b24329dc0 .functor AND 1, L_0x559b2439d5d0, L_0x559b2439d260, C4<1>, C4<1>;
L_0x559b2432a500 .functor OR 1, v0x559b24378940_0, v0x559b2438a4b0_0, C4<0>, C4<0>;
L_0x559b2432ab80 .functor NOT 1, L_0x559b2439db00, C4<0>, C4<0>, C4<0>;
L_0x559b24334a90 .functor AND 1, v0x559b2438c1b0_0, L_0x559b2432ab80, C4<1>, C4<1>;
L_0x559b2439e370 .functor AND 1, v0x559b2438bea0_0, L_0x559b2439e2d0, C4<1>, C4<1>;
L_0x7ffb97e93018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x559b24376ee0_0 .net/2u *"_ivl_10", 0 0, L_0x7ffb97e93018;  1 drivers
v0x559b24376fe0_0 .net *"_ivl_14", 0 0, L_0x559b2438c9d0;  1 drivers
L_0x7ffb97e93060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559b243770a0_0 .net/2u *"_ivl_16", 0 0, L_0x7ffb97e93060;  1 drivers
v0x559b24377190_0 .net *"_ivl_18", 0 0, L_0x559b24351a70;  1 drivers
L_0x7ffb97e930a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x559b24377270_0 .net/2u *"_ivl_24", 31 0, L_0x7ffb97e930a8;  1 drivers
L_0x7ffb97e930f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559b243773a0_0 .net/2u *"_ivl_26", 0 0, L_0x7ffb97e930f0;  1 drivers
v0x559b24377480_0 .net *"_ivl_28", 5 0, L_0x559b2439ce40;  1 drivers
v0x559b24377560_0 .net *"_ivl_30", 31 0, L_0x559b2439cfe0;  1 drivers
L_0x7ffb97e93138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559b24377640_0 .net *"_ivl_33", 25 0, L_0x7ffb97e93138;  1 drivers
v0x559b24377720_0 .net *"_ivl_34", 31 0, L_0x559b2439d120;  1 drivers
v0x559b24377800_0 .net *"_ivl_39", 3 0, L_0x559b2439d3c0;  1 drivers
v0x559b243778e0_0 .net *"_ivl_41", 3 0, L_0x559b2439d4e0;  1 drivers
v0x559b243779c0_0 .net *"_ivl_42", 0 0, L_0x559b2439d5d0;  1 drivers
v0x559b24377a80_0 .net *"_ivl_45", 0 0, L_0x559b2439d7a0;  1 drivers
v0x559b24377b60_0 .net *"_ivl_47", 0 0, L_0x559b2439d8d0;  1 drivers
v0x559b24377c40_0 .net *"_ivl_48", 0 0, L_0x559b2439d260;  1 drivers
v0x559b24377d00_0 .net *"_ivl_51", 0 0, L_0x559b24329dc0;  1 drivers
L_0x7ffb97e93180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x559b24377dc0_0 .net/2u *"_ivl_52", 0 0, L_0x7ffb97e93180;  1 drivers
L_0x7ffb97e931c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559b24377ea0_0 .net/2u *"_ivl_54", 0 0, L_0x7ffb97e931c8;  1 drivers
v0x559b24377f80_0 .net *"_ivl_58", 31 0, L_0x559b2439dc90;  1 drivers
L_0x7ffb97e93210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559b24378060_0 .net *"_ivl_61", 25 0, L_0x7ffb97e93210;  1 drivers
L_0x7ffb97e93258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559b24378140_0 .net/2u *"_ivl_62", 31 0, L_0x7ffb97e93258;  1 drivers
v0x559b24378220_0 .net *"_ivl_64", 0 0, L_0x559b2439d970;  1 drivers
L_0x7ffb97e932a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x559b243782e0_0 .net/2u *"_ivl_66", 0 0, L_0x7ffb97e932a0;  1 drivers
v0x559b243783c0_0 .net *"_ivl_68", 0 0, L_0x559b2432a500;  1 drivers
v0x559b243784a0_0 .net *"_ivl_72", 0 0, L_0x559b2432ab80;  1 drivers
v0x559b24378580_0 .net *"_ivl_77", 0 0, L_0x559b2439e2d0;  1 drivers
v0x559b24378640_0 .net *"_ivl_8", 0 0, L_0x559b2438c6b0;  1 drivers
v0x559b24378700_0 .net "empty", 0 0, L_0x559b2438c800;  alias, 1 drivers
v0x559b243787c0_0 .net "full", 0 0, L_0x559b2439df00;  alias, 1 drivers
v0x559b24378880_0 .net "full_i", 0 0, L_0x559b2439db00;  1 drivers
v0x559b24378940_0 .var "full_reg", 0 0;
v0x559b24378a00_0 .net "has_data", 0 0, L_0x559b2438cb10;  alias, 1 drivers
v0x559b24378ac0_0 .net "occup", 4 0, L_0x559b2438cd40;  1 drivers
v0x559b24378ba0 .array "ram", 0 15, 7 0;
v0x559b24388e00_0 .net "rd_clk", 0 0, v0x559b2438bcc0_0;  1 drivers
v0x559b24388ea0_0 .var "rd_data", 7 0;
v0x559b24388f60_0 .net "rd_en", 0 0, v0x559b2438bea0_0;  1 drivers
v0x559b24389020_0 .net "rd_en_i", 0 0, L_0x559b2439e370;  1 drivers
v0x559b243890e0_0 .var "rd_ptr", 4 0;
v0x559b243891c0_0 .net "rd_ptr_dec", 4 0, L_0x559b2438c580;  1 drivers
v0x559b243892a0_0 .net "rd_ptr_gray", 4 0, L_0x559b2438c380;  1 drivers
v0x559b24389380_0 .var "rd_ptr_gray_r", 4 0;
v0x559b24389460_0 .var "rd_ptr_s1", 4 0;
v0x559b24389540_0 .var "rd_ptr_s2", 4 0;
v0x559b24389620_0 .var "rd_ptr_sync", 4 0;
v0x559b24389700_0 .var "rd_rst", 0 0;
v0x559b243897c0_0 .var "rd_rst_cnt", 2 0;
v0x559b243898a0_0 .net "rst", 0 0, v0x559b2438bf40_0;  1 drivers
v0x559b24389940_0 .net "rst_sr", 0 0, v0x559b243757e0_0;  1 drivers
v0x559b24389a10_0 .net "rst_sw", 0 0, v0x559b243761b0_0;  1 drivers
v0x559b24389ae0_0 .net "space", 5 0, L_0x559b2439d2d0;  1 drivers
v0x559b24389b80_0 .net "wr_clk", 0 0, v0x559b2438bfe0_0;  1 drivers
v0x559b24389c50_0 .net "wr_data", 7 0, v0x559b2438c110_0;  1 drivers
v0x559b24389d10_0 .net "wr_en", 0 0, v0x559b2438c1b0_0;  1 drivers
v0x559b24389dd0_0 .net "wr_en_i", 0 0, L_0x559b24334a90;  1 drivers
v0x559b24389e90_0 .var "wr_ptr", 4 0;
v0x559b24389f70_0 .net "wr_ptr_dec", 4 0, L_0x559b2438c480;  1 drivers
v0x559b2438a050_0 .net "wr_ptr_gray", 4 0, L_0x559b2438c280;  1 drivers
v0x559b2438a130_0 .var "wr_ptr_gray_r", 4 0;
v0x559b2438a210_0 .var "wr_ptr_s1", 4 0;
v0x559b2438a2f0_0 .var "wr_ptr_s2", 4 0;
v0x559b2438a3d0_0 .var "wr_ptr_sync", 4 0;
v0x559b2438a4b0_0 .var "wr_rst", 0 0;
v0x559b2438a570_0 .var "wr_rst_cnt", 2 0;
L_0x559b2438c280 .ufunc/vec4 TD_async_fifo_reset_sync_tb.DUT.binary2gray, 5, v0x559b24389e90_0 (v0x559b24376940_0) S_0x559b243765a0;
L_0x559b2438c380 .ufunc/vec4 TD_async_fifo_reset_sync_tb.DUT.binary2gray, 5, v0x559b243890e0_0 (v0x559b24376940_0) S_0x559b243765a0;
L_0x559b2438c480 .ufunc/vec4 TD_async_fifo_reset_sync_tb.DUT.gray2binary, 5, v0x559b2438a2f0_0 (v0x559b24376df0_0) S_0x559b24376a30;
L_0x559b2438c580 .ufunc/vec4 TD_async_fifo_reset_sync_tb.DUT.gray2binary, 5, v0x559b24389540_0 (v0x559b24376df0_0) S_0x559b24376a30;
L_0x559b2438c6b0 .cmp/eq 5, v0x559b243890e0_0, v0x559b2438a3d0_0;
L_0x559b2438c800 .functor MUXZ 1, v0x559b24389700_0, L_0x7ffb97e93018, L_0x559b2438c6b0, C4<>;
L_0x559b2438c9d0 .cmp/eq 5, v0x559b243890e0_0, v0x559b2438a3d0_0;
L_0x559b2438cb10 .functor MUXZ 1, L_0x559b24351a70, L_0x7ffb97e93060, L_0x559b2438c9d0, C4<>;
L_0x559b2438cd40 .arith/sub 5, v0x559b24389e90_0, v0x559b24389620_0;
L_0x559b2439ce40 .concat [ 5 1 0 0], L_0x559b2438cd40, L_0x7ffb97e930f0;
L_0x559b2439cfe0 .concat [ 6 26 0 0], L_0x559b2439ce40, L_0x7ffb97e93138;
L_0x559b2439d120 .arith/sub 32, L_0x7ffb97e930a8, L_0x559b2439cfe0;
L_0x559b2439d2d0 .part L_0x559b2439d120, 0, 6;
L_0x559b2439d3c0 .part v0x559b24389e90_0, 0, 4;
L_0x559b2439d4e0 .part v0x559b24389620_0, 0, 4;
L_0x559b2439d5d0 .cmp/eq 4, L_0x559b2439d3c0, L_0x559b2439d4e0;
L_0x559b2439d7a0 .part v0x559b24389e90_0, 4, 1;
L_0x559b2439d8d0 .part v0x559b24389620_0, 4, 1;
L_0x559b2439db00 .functor MUXZ 1, L_0x7ffb97e931c8, L_0x7ffb97e93180, L_0x559b24329dc0, C4<>;
L_0x559b2439dc90 .concat [ 6 26 0 0], L_0x559b2439d2d0, L_0x7ffb97e93210;
L_0x559b2439d970 .cmp/ge 32, L_0x7ffb97e93258, L_0x559b2439dc90;
L_0x559b2439df00 .functor MUXZ 1, L_0x559b2432a500, L_0x7ffb97e932a0, L_0x559b2439d970, C4<>;
L_0x559b2439e2d0 .reduce/nor L_0x559b2438c800;
S_0x559b24375220 .scope module, "SYNC_RR" "sync_reg" 5 38, 6 7 0, S_0x559b24374d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x559b242f9a10 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x559b242f9a50 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x559b24375620_0 .net "clk", 0 0, v0x559b2438bcc0_0;  alias, 1 drivers
v0x559b24375700_0 .net "din", 0 0, v0x559b2438bf40_0;  alias, 1 drivers
v0x559b243757e0_0 .var "dout", 0 0;
v0x559b243758d0_0 .net "rst", 0 0, v0x559b2438bf40_0;  alias, 1 drivers
v0x559b243759a0_0 .var "sync_r1", 0 0;
v0x559b24375ab0_0 .var "sync_r2", 0 0;
E_0x559b2427ffe0 .event posedge, v0x559b24375700_0, v0x559b24375620_0;
S_0x559b24375c10 .scope module, "SYNC_WR" "sync_reg" 5 32, 6 7 0, S_0x559b24374d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x559b24375470 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x559b243754b0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x559b24375fc0_0 .net "clk", 0 0, v0x559b2438bfe0_0;  alias, 1 drivers
v0x559b243760a0_0 .net "din", 0 0, v0x559b2438bf40_0;  alias, 1 drivers
v0x559b243761b0_0 .var "dout", 0 0;
v0x559b24376270_0 .net "rst", 0 0, v0x559b2438bf40_0;  alias, 1 drivers
v0x559b24376310_0 .var "sync_r1", 0 0;
v0x559b24376440_0 .var "sync_r2", 0 0;
E_0x559b24280fd0 .event posedge, v0x559b24375700_0, v0x559b24375fc0_0;
S_0x559b243765a0 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 83, 5 83 0, S_0x559b24374d00;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x559b243765a0
v0x559b24376860_0 .var/i "i", 31 0;
v0x559b24376940_0 .var "input_value", 4 0;
TD_async_fifo_reset_sync_tb.DUT.binary2gray ;
    %load/vec4 v0x559b24376940_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559b24376860_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x559b24376860_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x559b24376940_0;
    %load/vec4 v0x559b24376860_0;
    %part/s 1;
    %load/vec4 v0x559b24376940_0;
    %load/vec4 v0x559b24376860_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x559b24376860_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x559b24376860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24376860_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x559b24376a30 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 93, 5 93 0, S_0x559b24374d00;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x559b24376a30
v0x559b24376d10_0 .var/i "i", 31 0;
v0x559b24376df0_0 .var "input_value", 4 0;
TD_async_fifo_reset_sync_tb.DUT.gray2binary ;
    %load/vec4 v0x559b24376df0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x559b24376d10_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x559b24376d10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x559b24376df0_0;
    %load/vec4 v0x559b24376d10_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x559b24376d10_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x559b24376d10_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x559b24376d10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x559b24376d10_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x559b2438ac00 .scope begin, "__vunit_watchdog_block" "__vunit_watchdog_block" 4 419, 4 419 0, S_0x559b242f4f10;
 .timescale -12 -12;
S_0x559b2438ad90 .scope begin, "completion_thread" "completion_thread" 4 434, 4 434 0, S_0x559b2438ac00;
 .timescale -12 -12;
E_0x559b24282ba0 .event anyedge, v0x559b2432b230_0;
S_0x559b2438af80 .scope begin, "timeout_thread" "timeout_thread" 4 421, 4 421 0, S_0x559b2438ac00;
 .timescale -12 -12;
S_0x559b2438b180 .scope autotask, "read_data" "read_data" 4 68, 4 68 0, S_0x559b242f4f10;
 .timescale -12 -12;
v0x559b2438b3f0_0 .var "data", 7 0;
TD_async_fifo_reset_sync_tb.read_data ;
    %wait E_0x559b24280570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438bea0_0, 0;
    %wait E_0x559b24280570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bea0_0, 0;
    %wait E_0x559b24280570;
    %load/vec4 v0x559b2438be00_0;
    %store/vec4 v0x559b2438b3f0_0, 0, 8;
    %end;
S_0x559b2438b4d0 .scope autotask, "wait_reset_complete" "wait_reset_complete" 4 84, 4 84 0, S_0x559b242f4f10;
 .timescale -12 -12;
TD_async_fifo_reset_sync_tb.wait_reset_complete ;
    %fork t_1, S_0x559b2438b4d0;
    %fork t_2, S_0x559b2438b4d0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
T_5.10 ;
    %load/vec4 v0x559b2438a4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_5.11, 8;
    %wait E_0x559b2427eaa0;
    %jmp T_5.10;
T_5.11 ;
    %end;
t_2 ;
T_5.12 ;
    %load/vec4 v0x559b24389700_0;
    %flag_set/vec4 8;
    %jmp/0xz T_5.13, 8;
    %wait E_0x559b24280570;
    %jmp T_5.12;
T_5.13 ;
    %end;
    .scope S_0x559b2438b4d0;
t_0 ;
    %pushi/vec4 5, 0, 32;
T_5.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.15, 5;
    %jmp/1 T_5.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_5.14;
T_5.15 ;
    %pop/vec4 1;
    %end;
S_0x559b2438b660 .scope autotask, "write_data" "write_data" 4 59, 4 59 0, S_0x559b242f4f10;
 .timescale -12 -12;
v0x559b2438b840_0 .var "data", 7 0;
TD_async_fifo_reset_sync_tb.write_data ;
    %wait E_0x559b2427eaa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438c1b0_0, 0;
    %load/vec4 v0x559b2438b840_0;
    %assign/vec4 v0x559b2438c110_0, 0;
    %wait E_0x559b2427eaa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438c1b0_0, 0;
    %end;
    .scope S_0x559b242f56f0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559b2432b230_0, 0, 32;
    %pushi/str "";
    %store/str v0x559b24329f60_0;
    %end;
    .thread T_7, $init;
    .scope S_0x559b24375c10;
T_8 ;
    %wait E_0x559b24280fd0;
    %load/vec4 v0x559b24376270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b24376310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b24376440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b243761b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x559b243760a0_0;
    %assign/vec4 v0x559b24376310_0, 0;
    %load/vec4 v0x559b24376310_0;
    %assign/vec4 v0x559b24376440_0, 0;
    %load/vec4 v0x559b24376440_0;
    %assign/vec4 v0x559b243761b0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x559b24375220;
T_9 ;
    %wait E_0x559b2427ffe0;
    %load/vec4 v0x559b243758d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b243759a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b24375ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b243757e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x559b24375700_0;
    %assign/vec4 v0x559b243759a0_0, 0;
    %load/vec4 v0x559b243759a0_0;
    %assign/vec4 v0x559b24375ab0_0, 0;
    %load/vec4 v0x559b24375ab0_0;
    %assign/vec4 v0x559b243757e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x559b24374d00;
T_10 ;
    %wait E_0x559b24280570;
    %load/vec4 v0x559b24389700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559b2438a210_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559b2438a2f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559b2438a3d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559b24389380_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x559b243892a0_0;
    %assign/vec4 v0x559b24389380_0, 0;
    %load/vec4 v0x559b2438a130_0;
    %assign/vec4 v0x559b2438a210_0, 0;
    %load/vec4 v0x559b2438a210_0;
    %assign/vec4 v0x559b2438a2f0_0, 0;
    %load/vec4 v0x559b24389f70_0;
    %assign/vec4 v0x559b2438a3d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x559b24374d00;
T_11 ;
    %wait E_0x559b2427eaa0;
    %load/vec4 v0x559b2438a4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559b24389460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559b24389540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559b24389620_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559b2438a130_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x559b2438a050_0;
    %assign/vec4 v0x559b2438a130_0, 0;
    %load/vec4 v0x559b24389380_0;
    %assign/vec4 v0x559b24389460_0, 0;
    %load/vec4 v0x559b24389460_0;
    %assign/vec4 v0x559b24389540_0, 0;
    %load/vec4 v0x559b243891c0_0;
    %assign/vec4 v0x559b24389620_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x559b24374d00;
T_12 ;
    %wait E_0x559b2427eaa0;
    %load/vec4 v0x559b2438a4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b24378940_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b24378940_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x559b24374d00;
T_13 ;
    %wait E_0x559b2427eaa0;
    %load/vec4 v0x559b24389a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x559b2438a570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438a4b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x559b2438a570_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x559b2438a570_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x559b2438a570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438a4b0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438a4b0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x559b24374d00;
T_14 ;
    %wait E_0x559b2427eaa0;
    %load/vec4 v0x559b2438a4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559b24389e90_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x559b24389d10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v0x559b24378880_0;
    %nor/r;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x559b24389e90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x559b24389e90_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x559b24374d00;
T_15 ;
    %wait E_0x559b2427eaa0;
    %load/vec4 v0x559b24389dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x559b24389c50_0;
    %load/vec4 v0x559b24389e90_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559b24378ba0, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x559b24374d00;
T_16 ;
    %wait E_0x559b24280570;
    %load/vec4 v0x559b24389940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x559b243897c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b24389700_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x559b243897c0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x559b243897c0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x559b243897c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b24389700_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b24389700_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x559b24374d00;
T_17 ;
    %wait E_0x559b24280570;
    %load/vec4 v0x559b24389700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559b243890e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x559b24388f60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.4, 9;
    %load/vec4 v0x559b24378700_0;
    %nor/r;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x559b243890e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x559b243890e0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x559b24374d00;
T_18 ;
    %wait E_0x559b24280570;
    %load/vec4 v0x559b24389020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x559b243890e0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x559b24378ba0, 4;
    %assign/vec4 v0x559b24388ea0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x559b242f4f10;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559b2438bfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559b2438bcc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559b2438ba30_0, 0, 32;
    %end;
    .thread T_19, $init;
    .scope S_0x559b242f4f10;
T_20 ;
    %delay 10000, 0;
    %load/vec4 v0x559b2438bfe0_0;
    %nor/r;
    %assign/vec4 v0x559b2438bfe0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x559b242f4f10;
T_21 ;
    %delay 10000, 0;
    %load/vec4 v0x559b2438bcc0_0;
    %nor/r;
    %assign/vec4 v0x559b2438bcc0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x559b242f4f10;
T_22 ;
    %vpi_call/w 4 79 "$dumpfile", "test_case_1.vcd" {0 0 0};
    %vpi_call/w 4 80 "$dumpvars" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x559b242f4f10;
T_23 ;
    %pushi/str "Reset-Clears-Data";
    %store/str v0x559b24329f60_0;
    %vpi_call/w 4 105 "$display", "\000" {0 0 0};
    %vpi_call/w 4 106 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 107 "$display", "  TEST CASE: %s", "Reset-Clears-Data" {0 0 0};
    %vpi_call/w 4 108 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 109 "$display", "\000" {0 0 0};
    %vpi_call/w 4 104 "$display", "Testing: Assert reset while FIFO contains data" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559b2438c110_0, 0;
    %pushi/vec4 20, 0, 32;
T_23.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.1, 5;
    %jmp/1 T_23.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.0;
T_23.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %alloc S_0x559b2438b4d0;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x559b2438b4d0;
    %join;
    %free S_0x559b2438b4d0;
    %fork t_4, S_0x559b243731d0;
    %jmp t_3;
    .scope S_0x559b243731d0;
t_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559b24334c30_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x559b24334c30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.3, 5;
    %alloc S_0x559b2438b660;
    %load/vec4 v0x559b24334c30_0;
    %pad/s 8;
    %store/vec4 v0x559b2438b840_0, 0, 8;
    %fork TD_async_fifo_reset_sync_tb.write_data, S_0x559b2438b660;
    %join;
    %free S_0x559b2438b660;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x559b24334c30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x559b24334c30_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %end;
    .scope S_0x559b242f4f10;
t_3 %join;
    %pushi/vec4 5, 0, 32;
T_23.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.5, 5;
    %jmp/1 T_23.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b24280570;
    %jmp T_23.4;
T_23.5 ;
    %pop/vec4 1;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b2438bbf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_23.6, 6;
    %vpi_call/w 4 127 "$display", "\000" {0 0 0};
    %vpi_call/w 4 128 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 129 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000001111011 {0 0 0};
    %vpi_call/w 4 130 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 131 "$display", "  Expected: %0d (0x%0h)", v0x559b2438bbf0_0, v0x559b2438bbf0_0 {0 0 0};
    %vpi_call/w 4 132 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 133 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.6 ;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b2438b940_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_23.8, 6;
    %vpi_call/w 4 128 "$display", "\000" {0 0 0};
    %vpi_call/w 4 129 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 130 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000001111100 {0 0 0};
    %vpi_call/w 4 131 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 132 "$display", "  Expected: %0d (0x%0h)", v0x559b2438b940_0, v0x559b2438b940_0 {0 0 0};
    %vpi_call/w 4 133 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 134 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.8 ;
    %vpi_call/w 4 127 "$display", "  Asserting reset with data in FIFO" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %pushi/vec4 10, 0, 32;
T_23.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.11, 5;
    %jmp/1 T_23.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.10;
T_23.11 ;
    %pop/vec4 1;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b2438baf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_23.12, 6;
    %vpi_call/w 4 136 "$display", "\000" {0 0 0};
    %vpi_call/w 4 137 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 138 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000010000100 {0 0 0};
    %vpi_call/w 4 139 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 140 "$display", "  Expected: %0d (0x%0h)", v0x559b2438baf0_0, v0x559b2438baf0_0 {0 0 0};
    %vpi_call/w 4 141 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 142 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %alloc S_0x559b2438b4d0;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x559b2438b4d0;
    %join;
    %free S_0x559b2438b4d0;
    %pushi/vec4 5, 0, 32;
T_23.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.15, 5;
    %jmp/1 T_23.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b24280570;
    %jmp T_23.14;
T_23.15 ;
    %pop/vec4 1;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b2438b940_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_23.16, 6;
    %vpi_call/w 4 144 "$display", "\000" {0 0 0};
    %vpi_call/w 4 145 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 146 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000010001100 {0 0 0};
    %vpi_call/w 4 147 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 148 "$display", "  Expected: %0d (0x%0h)", v0x559b2438b940_0, v0x559b2438b940_0 {0 0 0};
    %vpi_call/w 4 149 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 150 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.16 ;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b2438bbf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_23.18, 6;
    %vpi_call/w 4 145 "$display", "\000" {0 0 0};
    %vpi_call/w 4 146 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 147 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000010001101 {0 0 0};
    %vpi_call/w 4 148 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 149 "$display", "  Expected: %0d (0x%0h)", v0x559b2438bbf0_0, v0x559b2438bbf0_0 {0 0 0};
    %vpi_call/w 4 150 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 151 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.18 ;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b24389e90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.20, 6;
    %vpi_call/w 4 148 "$display", "\000" {0 0 0};
    %vpi_call/w 4 149 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 150 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000010010000 {0 0 0};
    %vpi_call/w 4 151 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 152 "$display", "  Expected: %0d (0x%0h)", v0x559b24389e90_0, v0x559b24389e90_0 {0 0 0};
    %vpi_call/w 4 153 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 154 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.20 ;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b243890e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.22, 6;
    %vpi_call/w 4 149 "$display", "\000" {0 0 0};
    %vpi_call/w 4 150 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 151 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000010010001 {0 0 0};
    %vpi_call/w 4 152 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 153 "$display", "  Expected: %0d (0x%0h)", v0x559b243890e0_0, v0x559b243890e0_0 {0 0 0};
    %vpi_call/w 4 154 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 155 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.22 ;
    %vpi_call/w 4 147 "$display", "  PASS: Reset cleared FIFO data" {0 0 0};
    %pushi/str "Reset-During-Write";
    %store/str v0x559b24329f60_0;
    %vpi_call/w 4 155 "$display", "\000" {0 0 0};
    %vpi_call/w 4 156 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 157 "$display", "  TEST CASE: %s", "Reset-During-Write" {0 0 0};
    %vpi_call/w 4 158 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 159 "$display", "\000" {0 0 0};
    %vpi_call/w 4 154 "$display", "Testing: Assert reset during active write" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bea0_0, 0;
    %pushi/vec4 20, 0, 32;
T_23.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.25, 5;
    %jmp/1 T_23.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.24;
T_23.25 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %alloc S_0x559b2438b4d0;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x559b2438b4d0;
    %join;
    %free S_0x559b2438b4d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438c1b0_0, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x559b2438c110_0, 0;
    %pushi/vec4 3, 0, 32;
T_23.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.27, 5;
    %jmp/1 T_23.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.26;
T_23.27 ;
    %pop/vec4 1;
    %vpi_call/w 4 171 "$display", "  Asserting reset during write" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %pushi/vec4 5, 0, 32;
T_23.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.29, 5;
    %jmp/1 T_23.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.28;
T_23.29 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438c1b0_0, 0;
    %pushi/vec4 10, 0, 32;
T_23.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.31, 5;
    %jmp/1 T_23.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.30;
T_23.31 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %alloc S_0x559b2438b4d0;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x559b2438b4d0;
    %join;
    %free S_0x559b2438b4d0;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b24389e90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.32, 6;
    %vpi_call/w 4 186 "$display", "\000" {0 0 0};
    %vpi_call/w 4 187 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 188 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000010110110 {0 0 0};
    %vpi_call/w 4 189 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 190 "$display", "  Expected: %0d (0x%0h)", v0x559b24389e90_0, v0x559b24389e90_0 {0 0 0};
    %vpi_call/w 4 191 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 192 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.32 ;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b243890e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.34, 6;
    %vpi_call/w 4 187 "$display", "\000" {0 0 0};
    %vpi_call/w 4 188 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 189 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000010110111 {0 0 0};
    %vpi_call/w 4 190 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 191 "$display", "  Expected: %0d (0x%0h)", v0x559b243890e0_0, v0x559b243890e0_0 {0 0 0};
    %vpi_call/w 4 192 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 193 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.34 ;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b2438b940_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_23.36, 6;
    %vpi_call/w 4 188 "$display", "\000" {0 0 0};
    %vpi_call/w 4 189 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 190 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000010111000 {0 0 0};
    %vpi_call/w 4 191 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 192 "$display", "  Expected: %0d (0x%0h)", v0x559b2438b940_0, v0x559b2438b940_0 {0 0 0};
    %vpi_call/w 4 193 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 194 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.36 ;
    %vpi_call/w 4 186 "$display", "  PASS: Reset during write handled correctly" {0 0 0};
    %pushi/str "Reset-During-Read";
    %store/str v0x559b24329f60_0;
    %vpi_call/w 4 194 "$display", "\000" {0 0 0};
    %vpi_call/w 4 195 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 196 "$display", "  TEST CASE: %s", "Reset-During-Read" {0 0 0};
    %vpi_call/w 4 197 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 198 "$display", "\000" {0 0 0};
    %vpi_call/w 4 193 "$display", "Testing: Assert reset during active read" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bea0_0, 0;
    %pushi/vec4 20, 0, 32;
T_23.38 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.39, 5;
    %jmp/1 T_23.39, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.38;
T_23.39 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %alloc S_0x559b2438b4d0;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x559b2438b4d0;
    %join;
    %free S_0x559b2438b4d0;
    %fork t_6, S_0x559b24373430;
    %jmp t_5;
    .scope S_0x559b24373430;
t_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559b24373630_0, 0, 32;
T_23.40 ;
    %load/vec4 v0x559b24373630_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.41, 5;
    %alloc S_0x559b2438b660;
    %load/vec4 v0x559b24373630_0;
    %pad/s 8;
    %store/vec4 v0x559b2438b840_0, 0, 8;
    %fork TD_async_fifo_reset_sync_tb.write_data, S_0x559b2438b660;
    %join;
    %free S_0x559b2438b660;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x559b24373630_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x559b24373630_0, 0, 32;
    %jmp T_23.40;
T_23.41 ;
    %end;
    .scope S_0x559b242f4f10;
t_5 %join;
    %pushi/vec4 5, 0, 32;
T_23.42 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.43, 5;
    %jmp/1 T_23.43, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b24280570;
    %jmp T_23.42;
T_23.43 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438bea0_0, 0;
    %pushi/vec4 3, 0, 32;
T_23.44 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.45, 5;
    %jmp/1 T_23.45, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b24280570;
    %jmp T_23.44;
T_23.45 ;
    %pop/vec4 1;
    %vpi_call/w 4 216 "$display", "  Asserting reset during read" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %pushi/vec4 5, 0, 32;
T_23.46 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.47, 5;
    %jmp/1 T_23.47, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b24280570;
    %jmp T_23.46;
T_23.47 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bea0_0, 0;
    %pushi/vec4 10, 0, 32;
T_23.48 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.49, 5;
    %jmp/1 T_23.49, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.48;
T_23.49 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %alloc S_0x559b2438b4d0;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x559b2438b4d0;
    %join;
    %free S_0x559b2438b4d0;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b24389e90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.50, 6;
    %vpi_call/w 4 231 "$display", "\000" {0 0 0};
    %vpi_call/w 4 232 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 233 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000011100011 {0 0 0};
    %vpi_call/w 4 234 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 235 "$display", "  Expected: %0d (0x%0h)", v0x559b24389e90_0, v0x559b24389e90_0 {0 0 0};
    %vpi_call/w 4 236 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 237 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.50 ;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b243890e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.52, 6;
    %vpi_call/w 4 232 "$display", "\000" {0 0 0};
    %vpi_call/w 4 233 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 234 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000011100100 {0 0 0};
    %vpi_call/w 4 235 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 236 "$display", "  Expected: %0d (0x%0h)", v0x559b243890e0_0, v0x559b243890e0_0 {0 0 0};
    %vpi_call/w 4 237 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 238 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.52 ;
    %vpi_call/w 4 230 "$display", "  PASS: Reset during read handled correctly" {0 0 0};
    %pushi/str "Reset-Release-Timing";
    %store/str v0x559b24329f60_0;
    %vpi_call/w 4 238 "$display", "\000" {0 0 0};
    %vpi_call/w 4 239 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 240 "$display", "  TEST CASE: %s", "Reset-Release-Timing" {0 0 0};
    %vpi_call/w 4 241 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 242 "$display", "\000" {0 0 0};
    %fork t_8, S_0x559b24373ff0;
    %jmp t_7;
    .scope S_0x559b24373ff0;
t_8 ;
    %vpi_call/w 4 239 "$display", "Testing: Reset release timing" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bea0_0, 0;
    %pushi/vec4 20, 0, 32;
T_23.54 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.55, 5;
    %jmp/1 T_23.55, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.54;
T_23.55 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559b24374360_0, 0, 32;
T_23.56 ;
    %load/vec4 v0x559b2438a4b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.58, 9;
    %load/vec4 v0x559b24374360_0;
    %cmpi/s 30, 0, 32;
    %flag_get/vec4 5;
    %and;
T_23.58;
    %flag_set/vec4 8;
    %jmp/0xz T_23.57, 8;
    %wait E_0x559b2427eaa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x559b24374360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x559b24374360_0, 0, 32;
    %jmp T_23.56;
T_23.57 ;
    %vpi_call/w 4 255 "$display", "  wr_rst deasserted after %0d cycles", v0x559b24374360_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %pushi/vec4 10, 0, 32;
T_23.59 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.60, 5;
    %jmp/1 T_23.60, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b24280570;
    %jmp T_23.59;
T_23.60 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559b24374260_0, 0, 32;
T_23.61 ;
    %load/vec4 v0x559b24389700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.63, 9;
    %load/vec4 v0x559b24374260_0;
    %cmpi/s 30, 0, 32;
    %flag_get/vec4 5;
    %and;
T_23.63;
    %flag_set/vec4 8;
    %jmp/0xz T_23.62, 8;
    %wait E_0x559b24280570;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x559b24374260_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x559b24374260_0, 0, 32;
    %jmp T_23.61;
T_23.62 ;
    %vpi_call/w 4 268 "$display", "  rd_rst deasserted after %0d cycles", v0x559b24374260_0 {0 0 0};
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b24374360_0;
    %cmpi/s 8, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_23.66, 5;
    %load/vec4 v0x559b24374360_0;
    %cmpi/s 15, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_23.66;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.64, 8;
    %vpi_call/w 4 276 "$display", "\000" {0 0 0};
    %vpi_call/w 4 277 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 278 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000100010000 {0 0 0};
    %vpi_call/w 4 279 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 280 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 281 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.64 ;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b24374260_0;
    %cmpi/s 8, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_23.69, 5;
    %load/vec4 v0x559b24374260_0;
    %cmpi/s 15, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_23.69;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.67, 8;
    %vpi_call/w 4 277 "$display", "\000" {0 0 0};
    %vpi_call/w 4 278 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 279 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000100010001 {0 0 0};
    %vpi_call/w 4 280 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 281 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 282 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.67 ;
    %vpi_call/w 4 275 "$display", "  PASS: Reset release timing correct" {0 0 0};
    %end;
    .scope S_0x559b242f4f10;
t_7 %join;
    %pushi/str "Multiple-Reset-Pulses";
    %store/str v0x559b24329f60_0;
    %vpi_call/w 4 283 "$display", "\000" {0 0 0};
    %vpi_call/w 4 284 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 285 "$display", "  TEST CASE: %s", "Multiple-Reset-Pulses" {0 0 0};
    %vpi_call/w 4 286 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 287 "$display", "\000" {0 0 0};
    %vpi_call/w 4 282 "$display", "Testing: Multiple reset pulses in succession" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bea0_0, 0;
    %pushi/vec4 20, 0, 32;
T_23.70 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.71, 5;
    %jmp/1 T_23.71, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.70;
T_23.71 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %alloc S_0x559b2438b4d0;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x559b2438b4d0;
    %join;
    %free S_0x559b2438b4d0;
    %fork t_10, S_0x559b24373710;
    %jmp t_9;
    .scope S_0x559b24373710;
t_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559b24373c10_0, 0, 32;
T_23.72 ;
    %load/vec4 v0x559b24373c10_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_23.73, 5;
    %load/vec4 v0x559b24373c10_0;
    %addi 1, 0, 32;
    %vpi_call/w 4 294 "$display", "  Reset pulse %0d", S<0,vec4,s32> {1 0 0};
    %fork t_12, S_0x559b24373910;
    %jmp t_11;
    .scope S_0x559b24373910;
t_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559b24373b10_0, 0, 32;
T_23.74 ;
    %load/vec4 v0x559b24373b10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.75, 5;
    %alloc S_0x559b2438b660;
    %load/vec4 v0x559b24373c10_0;
    %muli 16, 0, 32;
    %load/vec4 v0x559b24373b10_0;
    %add;
    %pad/s 8;
    %store/vec4 v0x559b2438b840_0, 0, 8;
    %fork TD_async_fifo_reset_sync_tb.write_data, S_0x559b2438b660;
    %join;
    %free S_0x559b2438b660;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x559b24373b10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x559b24373b10_0, 0, 32;
    %jmp T_23.74;
T_23.75 ;
    %end;
    .scope S_0x559b24373710;
t_11 %join;
    %pushi/vec4 3, 0, 32;
T_23.76 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.77, 5;
    %jmp/1 T_23.77, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.76;
T_23.77 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %pushi/vec4 5, 0, 32;
T_23.78 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.79, 5;
    %jmp/1 T_23.79, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.78;
T_23.79 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %alloc S_0x559b2438b4d0;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x559b2438b4d0;
    %join;
    %free S_0x559b2438b4d0;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b24389e90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.80, 6;
    %vpi_call/w 4 314 "$display", "\000" {0 0 0};
    %vpi_call/w 4 315 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 316 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000100110110 {0 0 0};
    %vpi_call/w 4 317 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 318 "$display", "  Expected: %0d (0x%0h)", v0x559b24389e90_0, v0x559b24389e90_0 {0 0 0};
    %vpi_call/w 4 319 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 320 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.80 ;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b243890e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.82, 6;
    %vpi_call/w 4 315 "$display", "\000" {0 0 0};
    %vpi_call/w 4 316 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 317 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000100110111 {0 0 0};
    %vpi_call/w 4 318 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 319 "$display", "  Expected: %0d (0x%0h)", v0x559b243890e0_0, v0x559b243890e0_0 {0 0 0};
    %vpi_call/w 4 320 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 321 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.82 ;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b2438b940_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_23.84, 6;
    %vpi_call/w 4 316 "$display", "\000" {0 0 0};
    %vpi_call/w 4 317 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 318 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000100111000 {0 0 0};
    %vpi_call/w 4 319 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 320 "$display", "  Expected: %0d (0x%0h)", v0x559b2438b940_0, v0x559b2438b940_0 {0 0 0};
    %vpi_call/w 4 321 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 322 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.84 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x559b24373c10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x559b24373c10_0, 0, 32;
    %jmp T_23.72;
T_23.73 ;
    %end;
    .scope S_0x559b242f4f10;
t_9 %join;
    %vpi_call/w 4 315 "$display", "  PASS: Multiple reset pulses handled correctly" {0 0 0};
    %pushi/str "Short-Reset-Pulse";
    %store/str v0x559b24329f60_0;
    %vpi_call/w 4 323 "$display", "\000" {0 0 0};
    %vpi_call/w 4 324 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 325 "$display", "  TEST CASE: %s", "Short-Reset-Pulse" {0 0 0};
    %vpi_call/w 4 326 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 327 "$display", "\000" {0 0 0};
    %vpi_call/w 4 322 "$display", "Testing: Short reset pulse behavior" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bea0_0, 0;
    %pushi/vec4 20, 0, 32;
T_23.86 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.87, 5;
    %jmp/1 T_23.87, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.86;
T_23.87 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %alloc S_0x559b2438b4d0;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x559b2438b4d0;
    %join;
    %free S_0x559b2438b4d0;
    %fork t_14, S_0x559b24373d10;
    %jmp t_13;
    .scope S_0x559b24373d10;
t_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559b24373ef0_0, 0, 32;
T_23.88 ;
    %load/vec4 v0x559b24373ef0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.89, 5;
    %alloc S_0x559b2438b660;
    %load/vec4 v0x559b24373ef0_0;
    %pad/s 8;
    %store/vec4 v0x559b2438b840_0, 0, 8;
    %fork TD_async_fifo_reset_sync_tb.write_data, S_0x559b2438b660;
    %join;
    %free S_0x559b2438b660;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x559b24373ef0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x559b24373ef0_0, 0, 32;
    %jmp T_23.88;
T_23.89 ;
    %end;
    .scope S_0x559b242f4f10;
t_13 %join;
    %pushi/vec4 3, 0, 32;
T_23.90 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.91, 5;
    %jmp/1 T_23.91, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.90;
T_23.91 ;
    %pop/vec4 1;
    %vpi_call/w 4 340 "$display", "  Applying 2-cycle reset pulse" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %pushi/vec4 2, 0, 32;
T_23.92 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.93, 5;
    %jmp/1 T_23.93, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.92;
T_23.93 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %alloc S_0x559b2438b4d0;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x559b2438b4d0;
    %join;
    %free S_0x559b2438b4d0;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b24389e90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.94, 6;
    %vpi_call/w 4 353 "$display", "\000" {0 0 0};
    %vpi_call/w 4 354 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 355 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000101011101 {0 0 0};
    %vpi_call/w 4 356 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 357 "$display", "  Expected: %0d (0x%0h)", v0x559b24389e90_0, v0x559b24389e90_0 {0 0 0};
    %vpi_call/w 4 358 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 359 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.94 ;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b243890e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.96, 6;
    %vpi_call/w 4 354 "$display", "\000" {0 0 0};
    %vpi_call/w 4 355 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 356 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000101011110 {0 0 0};
    %vpi_call/w 4 357 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 358 "$display", "  Expected: %0d (0x%0h)", v0x559b243890e0_0, v0x559b243890e0_0 {0 0 0};
    %vpi_call/w 4 359 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 360 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.96 ;
    %vpi_call/w 4 352 "$display", "  PASS: Short reset pulse handled correctly" {0 0 0};
    %pushi/str "Full-Flag-During-Reset";
    %store/str v0x559b24329f60_0;
    %vpi_call/w 4 360 "$display", "\000" {0 0 0};
    %vpi_call/w 4 361 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 362 "$display", "  TEST CASE: %s", "Full-Flag-During-Reset" {0 0 0};
    %vpi_call/w 4 363 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 364 "$display", "\000" {0 0 0};
    %vpi_call/w 4 359 "$display", "Testing: Full flag asserted during reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bea0_0, 0;
    %pushi/vec4 5, 0, 32;
T_23.98 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.99, 5;
    %jmp/1 T_23.99, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.98;
T_23.99 ;
    %pop/vec4 1;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b2438baf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_23.100, 6;
    %vpi_call/w 4 371 "$display", "\000" {0 0 0};
    %vpi_call/w 4 372 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 373 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000101101111 {0 0 0};
    %vpi_call/w 4 374 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 375 "$display", "  Expected: %0d (0x%0h)", v0x559b2438baf0_0, v0x559b2438baf0_0 {0 0 0};
    %vpi_call/w 4 376 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 377 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.100 ;
    %pushi/vec4 15, 0, 32;
T_23.102 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.103, 5;
    %jmp/1 T_23.103, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.102;
T_23.103 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
T_23.104 ;
    %load/vec4 v0x559b2438a4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_23.105, 8;
    %wait E_0x559b2427eaa0;
    %jmp T_23.104;
T_23.105 ;
    %pushi/vec4 3, 0, 32;
T_23.106 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.107, 5;
    %jmp/1 T_23.107, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.106;
T_23.107 ;
    %pop/vec4 1;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b2438baf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_23.108, 6;
    %vpi_call/w 4 381 "$display", "\000" {0 0 0};
    %vpi_call/w 4 382 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 383 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000101111001 {0 0 0};
    %vpi_call/w 4 384 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 385 "$display", "  Expected: %0d (0x%0h)", v0x559b2438baf0_0, v0x559b2438baf0_0 {0 0 0};
    %vpi_call/w 4 386 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 387 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.108 ;
    %vpi_call/w 4 379 "$display", "  PASS: Full flag behavior during reset correct" {0 0 0};
    %pushi/str "Operation-After-Reset";
    %store/str v0x559b24329f60_0;
    %vpi_call/w 4 387 "$display", "\000" {0 0 0};
    %vpi_call/w 4 388 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 389 "$display", "  TEST CASE: %s", "Operation-After-Reset" {0 0 0};
    %vpi_call/w 4 390 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 391 "$display", "\000" {0 0 0};
    %fork t_16, S_0x559b24374440;
    %jmp t_15;
    .scope S_0x559b24374440;
t_16 ;
    %vpi_call/w 4 388 "$display", "Testing: FIFO functional after reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bea0_0, 0;
    %pushi/vec4 20, 0, 32;
T_23.110 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.111, 5;
    %jmp/1 T_23.111, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b2427eaa0;
    %jmp T_23.110;
T_23.111 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559b2438bf40_0, 0;
    %alloc S_0x559b2438b4d0;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x559b2438b4d0;
    %join;
    %free S_0x559b2438b4d0;
    %fork t_18, S_0x559b24374620;
    %jmp t_17;
    .scope S_0x559b24374620;
t_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559b24374820_0, 0, 32;
T_23.112 ;
    %load/vec4 v0x559b24374820_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.113, 5;
    %alloc S_0x559b2438b660;
    %load/vec4 v0x559b24374820_0;
    %addi 100, 0, 32;
    %pad/s 8;
    %store/vec4 v0x559b2438b840_0, 0, 8;
    %fork TD_async_fifo_reset_sync_tb.write_data, S_0x559b2438b660;
    %join;
    %free S_0x559b2438b660;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x559b24374820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x559b24374820_0, 0, 32;
    %jmp T_23.112;
T_23.113 ;
    %end;
    .scope S_0x559b24374440;
t_17 %join;
    %pushi/vec4 10, 0, 32;
T_23.114 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.115, 5;
    %jmp/1 T_23.115, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559b24280570;
    %jmp T_23.114;
T_23.115 ;
    %pop/vec4 1;
    %fork t_20, S_0x559b24374920;
    %jmp t_19;
    .scope S_0x559b24374920;
t_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559b24374b20_0, 0, 32;
T_23.116 ;
    %load/vec4 v0x559b24374b20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.117, 5;
    %alloc S_0x559b2438b180;
    %fork TD_async_fifo_reset_sync_tb.read_data, S_0x559b2438b180;
    %join;
    %load/vec4 v0x559b2438b3f0_0;
    %store/vec4 v0x559b24374c00_0, 0, 8;
    %free S_0x559b2438b180;
    %load/vec4 v0x559b24351c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b24351c10_0, 0, 32;
    %load/vec4 v0x559b24374c00_0;
    %pad/u 32;
    %load/vec4 v0x559b24374b20_0;
    %addi 100, 0, 32;
    %cmp/ne;
    %jmp/0xz  T_23.118, 6;
    %vpi_call/w 4 413 "$display", "\000" {0 0 0};
    %vpi_call/w 4 414 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 415 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000110011001 {0 0 0};
    %vpi_call/w 4 416 "$display", "  Test: %s", v0x559b24329f60_0 {0 0 0};
    %vpi_call/w 4 417 "$display", "  Expected: %0d (0x%0h)", v0x559b24374c00_0, v0x559b24374c00_0 {0 0 0};
    %load/vec4 v0x559b24374b20_0;
    %addi 100, 0, 32;
    %load/vec4 v0x559b24374b20_0;
    %addi 100, 0, 32;
    %vpi_call/w 4 418 "$display", "  Actual:   %0d (0x%0h)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 4 419 "$display", "\000" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
T_23.118 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x559b24374b20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x559b24374b20_0, 0, 32;
    %jmp T_23.116;
T_23.117 ;
    %end;
    .scope S_0x559b24374440;
t_19 %join;
    %vpi_call/w 4 412 "$display", "  PASS: FIFO functional after reset" {0 0 0};
    %end;
    .scope S_0x559b242f4f10;
t_15 %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x559b2432b230_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x559b242f4f10;
T_24 ;
    %fork t_22, S_0x559b2438ac00;
    %jmp t_21;
    .scope S_0x559b2438ac00;
t_22 ;
    %fork t_24, S_0x559b2438ac00;
    %fork t_25, S_0x559b2438ac00;
    %join;
    %join;
    %jmp t_23;
t_24 ;
    %fork t_27, S_0x559b2438af80;
    %jmp t_26;
    .scope S_0x559b2438af80;
t_27 ;
    %delay 500000000, 0;
    %load/vec4 v0x559b2432b230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %vpi_call/w 4 424 "$display", "\000" {0 0 0};
    %vpi_call/w 4 425 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 4 426 "$display", "  WATCHDOG TIMEOUT after %0t", $time {0 0 0};
    %vpi_call/w 4 427 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %load/vec4 v0x559b2432a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b2432a660_0, 0, 32;
    %alloc S_0x559b242f5f80;
    %fork TD_$unit.__vunit_print_summary, S_0x559b242f5f80;
    %join;
    %free S_0x559b242f5f80;
    %alloc S_0x559b242980b0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x559b242fb6d0_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x559b242980b0;
    %join;
    %free S_0x559b242980b0;
    %vpi_call/w 4 431 "$finish" {0 0 0};
T_24.0 ;
    %end;
    .scope S_0x559b2438ac00;
t_26 %join;
    %end;
t_25 ;
    %fork t_29, S_0x559b2438ad90;
    %jmp t_28;
    .scope S_0x559b2438ad90;
t_29 ;
T_24.2 ;
    %load/vec4 v0x559b2432b230_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.3, 6;
    %wait E_0x559b24282ba0;
    %jmp T_24.2;
T_24.3 ;
    %disable S_0x559b2438af80;
    %alloc S_0x559b242f5f80;
    %fork TD_$unit.__vunit_print_summary, S_0x559b242f5f80;
    %join;
    %free S_0x559b242f5f80;
    %alloc S_0x559b242980b0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x559b2432a660_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x559b242fb6d0_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x559b242980b0;
    %join;
    %free S_0x559b242980b0;
    %vpi_call/w 4 439 "$finish" {0 0 0};
    %end;
    .scope S_0x559b2438ac00;
t_28 %join;
    %end;
    .scope S_0x559b2438ac00;
t_23 ;
    %end;
    .scope S_0x559b242f4f10;
t_21 %join;
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "/workspace/_cmake/vunit/vunit_defines.svh";
    "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv";
    "/workspace/src/cores/async_fifo/rtl/async_fifo.v";
    "/workspace/build/stubs/sync_reg.v";
