
/vagrant/src/xenia/cpu/frontend/test/bin//instr_divwu.o:     file format elf64-powerpc


Disassembly of section .text:

0000000000100000 <test_divwu_1>:
  100000:	7c 64 2b 96 	divwu   r3,r4,r5
  100004:	4e 80 00 20 	blr

0000000000100008 <test_divwu_3>:
  100008:	7c 64 2b 96 	divwu   r3,r4,r5
  10000c:	4e 80 00 20 	blr

0000000000100010 <test_divwu_4>:
  100010:	7c 64 2b 96 	divwu   r3,r4,r5
  100014:	4e 80 00 20 	blr

0000000000100018 <test_divwu_5>:
  100018:	7c 64 2b 96 	divwu   r3,r4,r5
  10001c:	4e 80 00 20 	blr

0000000000100020 <test_divwu_6>:
  100020:	7c 64 2b 96 	divwu   r3,r4,r5
  100024:	4e 80 00 20 	blr

0000000000100028 <test_divwu_7>:
  100028:	7c 64 2b 96 	divwu   r3,r4,r5
  10002c:	4e 80 00 20 	blr

0000000000100030 <test_divwu_8>:
  100030:	7c 64 2b 96 	divwu   r3,r4,r5
  100034:	4e 80 00 20 	blr

0000000000100038 <test_divwu_9>:
  100038:	7c 64 2b 96 	divwu   r3,r4,r5
  10003c:	4e 80 00 20 	blr

0000000000100040 <test_divwu_10>:
  100040:	7c 64 2b 96 	divwu   r3,r4,r5
  100044:	4e 80 00 20 	blr

0000000000100048 <test_divwu_11>:
  100048:	7c 64 2b 96 	divwu   r3,r4,r5
  10004c:	4e 80 00 20 	blr

0000000000100050 <test_divwu_12>:
  100050:	7c 64 2b 96 	divwu   r3,r4,r5
  100054:	4e 80 00 20 	blr
