// Seed: 4152504220
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3
);
  logic id_4;
  logic id_5;
  assign id_4 = id_0[1];
  logic id_6;
  assign id_4 = id_6;
endmodule
