vendor_name = ModelSim
source_file = 1, E:/prime_for_FPGA/Lite/demo/frequency_divider_test/frequency_divider.v
source_file = 1, E:/prime_for_FPGA/Lite/demo/frequency_divider_test/frequency_divider_top.vwf
source_file = 1, E:/prime_for_FPGA/Lite/demo/frequency_divider_test/db/frequency_divider.cbx.xml
design_name = frequency_divider_top
instance = comp, \clkout~output , clkout~output, frequency_divider_top, 1
instance = comp, \clk~input , clk~input, frequency_divider_top, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, frequency_divider_top, 1
instance = comp, \u1|Add0~0 , u1|Add0~0, frequency_divider_top, 1
instance = comp, \u1|cnt[0] , u1|cnt[0], frequency_divider_top, 1
instance = comp, \u1|Add0~2 , u1|Add0~2, frequency_divider_top, 1
instance = comp, \u1|cnt~0 , u1|cnt~0, frequency_divider_top, 1
instance = comp, \u1|cnt[1] , u1|cnt[1], frequency_divider_top, 1
instance = comp, \u1|Add0~4 , u1|Add0~4, frequency_divider_top, 1
instance = comp, \u1|cnt[2] , u1|cnt[2], frequency_divider_top, 1
instance = comp, \u1|Add0~6 , u1|Add0~6, frequency_divider_top, 1
instance = comp, \u1|cnt[3] , u1|cnt[3], frequency_divider_top, 1
instance = comp, \u1|Add0~8 , u1|Add0~8, frequency_divider_top, 1
instance = comp, \u1|cnt[4] , u1|cnt[4], frequency_divider_top, 1
instance = comp, \u1|Add0~10 , u1|Add0~10, frequency_divider_top, 1
instance = comp, \u1|cnt[5] , u1|cnt[5], frequency_divider_top, 1
instance = comp, \u1|Add0~12 , u1|Add0~12, frequency_divider_top, 1
instance = comp, \u1|cnt[6] , u1|cnt[6], frequency_divider_top, 1
instance = comp, \u1|Add0~14 , u1|Add0~14, frequency_divider_top, 1
instance = comp, \u1|cnt[7] , u1|cnt[7], frequency_divider_top, 1
instance = comp, \u1|Add0~16 , u1|Add0~16, frequency_divider_top, 1
instance = comp, \u1|cnt[8] , u1|cnt[8], frequency_divider_top, 1
instance = comp, \u1|Add0~18 , u1|Add0~18, frequency_divider_top, 1
instance = comp, \u1|cnt[9] , u1|cnt[9], frequency_divider_top, 1
instance = comp, \u1|Add0~20 , u1|Add0~20, frequency_divider_top, 1
instance = comp, \u1|cnt[10] , u1|cnt[10], frequency_divider_top, 1
instance = comp, \u1|Add0~22 , u1|Add0~22, frequency_divider_top, 1
instance = comp, \u1|cnt[11] , u1|cnt[11], frequency_divider_top, 1
instance = comp, \u1|Add0~24 , u1|Add0~24, frequency_divider_top, 1
instance = comp, \u1|cnt[12] , u1|cnt[12], frequency_divider_top, 1
instance = comp, \u1|Add0~26 , u1|Add0~26, frequency_divider_top, 1
instance = comp, \u1|cnt[13] , u1|cnt[13], frequency_divider_top, 1
instance = comp, \u1|Add0~28 , u1|Add0~28, frequency_divider_top, 1
instance = comp, \u1|cnt[14] , u1|cnt[14], frequency_divider_top, 1
instance = comp, \u1|Add0~30 , u1|Add0~30, frequency_divider_top, 1
instance = comp, \u1|cnt[15] , u1|cnt[15], frequency_divider_top, 1
instance = comp, \u1|Add0~32 , u1|Add0~32, frequency_divider_top, 1
instance = comp, \u1|cnt[16] , u1|cnt[16], frequency_divider_top, 1
instance = comp, \u1|Add0~34 , u1|Add0~34, frequency_divider_top, 1
instance = comp, \u1|cnt[17] , u1|cnt[17], frequency_divider_top, 1
instance = comp, \u1|Add0~36 , u1|Add0~36, frequency_divider_top, 1
instance = comp, \u1|cnt[18] , u1|cnt[18], frequency_divider_top, 1
instance = comp, \u1|Add0~38 , u1|Add0~38, frequency_divider_top, 1
instance = comp, \u1|cnt[19] , u1|cnt[19], frequency_divider_top, 1
instance = comp, \u1|Add0~40 , u1|Add0~40, frequency_divider_top, 1
instance = comp, \u1|cnt[20] , u1|cnt[20], frequency_divider_top, 1
instance = comp, \u1|Add0~42 , u1|Add0~42, frequency_divider_top, 1
instance = comp, \u1|cnt[21] , u1|cnt[21], frequency_divider_top, 1
instance = comp, \u1|Add0~44 , u1|Add0~44, frequency_divider_top, 1
instance = comp, \u1|cnt[22] , u1|cnt[22], frequency_divider_top, 1
instance = comp, \u1|Add0~46 , u1|Add0~46, frequency_divider_top, 1
instance = comp, \u1|cnt[23] , u1|cnt[23], frequency_divider_top, 1
instance = comp, \u1|Add0~48 , u1|Add0~48, frequency_divider_top, 1
instance = comp, \u1|cnt[24] , u1|cnt[24], frequency_divider_top, 1
instance = comp, \u1|Add0~50 , u1|Add0~50, frequency_divider_top, 1
instance = comp, \u1|cnt[25] , u1|cnt[25], frequency_divider_top, 1
instance = comp, \u1|Add0~52 , u1|Add0~52, frequency_divider_top, 1
instance = comp, \u1|cnt[26] , u1|cnt[26], frequency_divider_top, 1
instance = comp, \u1|Add0~54 , u1|Add0~54, frequency_divider_top, 1
instance = comp, \u1|cnt[27] , u1|cnt[27], frequency_divider_top, 1
instance = comp, \u1|Equal0~7 , u1|Equal0~7, frequency_divider_top, 1
instance = comp, \u1|Equal0~5 , u1|Equal0~5, frequency_divider_top, 1
instance = comp, \u1|Equal0~6 , u1|Equal0~6, frequency_divider_top, 1
instance = comp, \u1|Equal0~2 , u1|Equal0~2, frequency_divider_top, 1
instance = comp, \u1|Equal0~1 , u1|Equal0~1, frequency_divider_top, 1
instance = comp, \u1|Equal0~0 , u1|Equal0~0, frequency_divider_top, 1
instance = comp, \u1|Equal0~3 , u1|Equal0~3, frequency_divider_top, 1
instance = comp, \u1|Equal0~4 , u1|Equal0~4, frequency_divider_top, 1
instance = comp, \u1|Equal0~8 , u1|Equal0~8, frequency_divider_top, 1
instance = comp, \u1|clkout~0 , u1|clkout~0, frequency_divider_top, 1
instance = comp, \u1|clkout , u1|clkout, frequency_divider_top, 1
