{"Run":[{"clk": {"type": "clock", "size": 1, "state": 0, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645769}, "instrd": {"type": "logic", "size": 32, "state": 3818913802}, "wd3": {"type": "logic", "size": 32, "state": 2172748161}, "pc4d": {"type": "logic", "size": 32, "state": 4}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 3}, "fwdb": {"type": "logic", "size": 3, "state": 3}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 2172748161}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 10}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 2172748161}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818954752}, "instrd": {"type": "logic", "size": 32, "state": 3942645769}, "wd3": {"type": "logic", "size": 32, "state": 2172748161}, "pc4d": {"type": "logic", "size": 32, "state": 8}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 10}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 10}, "fm": {"type": "logic", "size": 32, "state": 2172748161}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 2172748161}, "imm32d": {"type": "logic", "size": 32, "state": 36}, "imm32e": {"type": "logic", "size": 32, "state": 10}, "alub": {"type": "logic", "size": 32, "state": 10}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3814326272}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 2172748161}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 9}, "ra3e": {"type": "logic", "size": 4, "state": 14}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 10}, "fw": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 36}, "alub": {"type": "logic", "size": 32, "state": 36}, "aluse": {"type": "logic", "size": 4, "state": 15}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 167772164}, "instrd": {"type": "logic", "size": 32, "state": 3814326272}, "wd3": {"type": "logic", "size": 32, "state": 10}, "pc4d": {"type": "logic", "size": 32, "state": 52}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 14}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 10}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 1}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2d": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 2172748161}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 10}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818917888}, "instrd": {"type": "logic", "size": 32, "state": 167772164}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 56}, "ra1e": {"type": "logic", "size": 4, "state": 10}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 14}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 10}, "fw": {"type": "logic", "size": 32, "state": 1}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 10}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "imm32d": {"type": "logic", "size": 32, "state": 16}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3785420814}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 10}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 4}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 1}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 10}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2d": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 16}, "alub": {"type": "logic", "size": 32, "state": 16}, "aluse": {"type": "logic", "size": 4, "state": 15}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 3785420814}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 80}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 10}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 10}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2d": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 14}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 10}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 2684412490}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 84}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 14}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 8}, "fm": {"type": "logic", "size": 32, "state": 10}, "fw": {"type": "logic", "size": 32, "state": 1}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 10}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2d": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 8}, "rd2": {"type": "logic", "size": 32, "state": 8}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 14}, "alub": {"type": "logic", "size": 32, "state": 8}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 2686509056}, "instrd": {"type": "logic", "size": 32, "state": 2684412490}, "wd3": {"type": "logic", "size": 32, "state": 10}, "pc4d": {"type": "logic", "size": 32, "state": 14}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 10}, "fm": {"type": "logic", "size": 32, "state": 8}, "fw": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 1}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd1d": {"type": "logic", "size": 32, "state": 10}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 8}, "imm32d": {"type": "logic", "size": 32, "state": 2684354564}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 10}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 2685068122}, "instrd": {"type": "logic", "size": 32, "state": 2686509056}, "wd3": {"type": "logic", "size": 32, "state": 8}, "pc4d": {"type": "logic", "size": 32, "state": 18}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 10}, "ra3e": {"type": "logic", "size": 4, "state": 14}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 10}, "fw": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 10}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2d": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 2684354564}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 2560}, "instrd": {"type": "logic", "size": 32, "state": 2685068122}, "wd3": {"type": "logic", "size": 32, "state": 10}, "pc4d": {"type": "logic", "size": 32, "state": 22}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 14}, "ra3m": {"type": "logic", "size": 4, "state": 14}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 1}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 1744830465}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 10}, "aluse": {"type": "logic", "size": 4, "state": 4}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 123808}, "instrd": {"type": "logic", "size": 32, "state": 2560}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 26}, "ra1e": {"type": "logic", "size": 4, "state": 10}, "ra2e": {"type": "logic", "size": 4, "state": 3}, "ra3e": {"type": "logic", "size": 4, "state": 10}, "ra3m": {"type": "logic", "size": 4, "state": 14}, "ra3w": {"type": "logic", "size": 4, "state": 14}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 10}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 1744830465}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 7}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 2952913824}, "instrd": {"type": "logic", "size": 32, "state": 123808}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 30}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 10}, "ra3w": {"type": "logic", "size": 4, "state": 14}, "fe": {"type": "logic", "size": 32, "state": 10}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2d": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 2147483650}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 10}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3221546380}, "instrd": {"type": "logic", "size": 32, "state": 2952913824}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 34}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 14}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 10}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 10}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "imm32d": {"type": "logic", "size": 32, "state": 2147483650}, "imm32e": {"type": "logic", "size": 32, "state": 2147483650}, "alub": {"type": "logic", "size": 32, "state": 10}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 2952848796}, "instrd": {"type": "logic", "size": 32, "state": 3221546380}, "wd3": {"type": "logic", "size": 32, "state": 10}, "pc4d": {"type": "logic", "size": 32, "state": 38}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 14}, "ra3m": {"type": "logic", "size": 4, "state": 14}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "imm32d": {"type": "logic", "size": 32, "state": 587202560}, "imm32e": {"type": "logic", "size": 32, "state": 2147483650}, "alub": {"type": "logic", "size": 32, "state": 10}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 1610672895}, "instrd": {"type": "logic", "size": 32, "state": 2952848796}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 42}, "ra1e": {"type": "logic", "size": 4, "state": 4}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 14}, "ra3m": {"type": "logic", "size": 4, "state": 14}, "ra3w": {"type": "logic", "size": 4, "state": 14}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "imm32d": {"type": "logic", "size": 32, "state": 654311424}, "imm32e": {"type": "logic", "size": 32, "state": 587202560}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 4294828890}, "instrd": {"type": "logic", "size": 32, "state": 1610672895}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 46}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 5}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 14}, "ra3w": {"type": "logic", "size": 4, "state": 14}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 8}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 1044480}, "imm32e": {"type": "logic", "size": 32, "state": 654311424}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 7}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 2560}, "instrd": {"type": "logic", "size": 32, "state": 4294828890}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 50}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 10}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 14}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 1744830465}, "imm32e": {"type": "logic", "size": 32, "state": 1044480}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 7}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 320416}, "instrd": {"type": "logic", "size": 32, "state": 2560}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 54}, "ra1e": {"type": "logic", "size": 4, "state": 13}, "ra2e": {"type": "logic", "size": 4, "state": 10}, "ra3e": {"type": "logic", "size": 4, "state": 14}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 10}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 1744830465}, "alub": {"type": "logic", "size": 32, "state": 1744830465}, "aluse": {"type": "logic", "size": 4, "state": 15}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 268492929}, "instrd": {"type": "logic", "size": 32, "state": 320416}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 58}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 14}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 1}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 2147483650}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 268493392}, "instrd": {"type": "logic", "size": 32, "state": 268492929}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 62}, "ra1e": {"type": "logic", "size": 4, "state": 4}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 14}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 14}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 1}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 129}, "imm32e": {"type": "logic", "size": 32, "state": 2147483650}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 72447}, "instrd": {"type": "logic", "size": 32, "state": 268493392}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 66}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 14}, "ra3m": {"type": "logic", "size": 4, "state": 14}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 1}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 5}, "imm32e": {"type": "logic", "size": 32, "state": 129}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 4294762912}, "instrd": {"type": "logic", "size": 32, "state": 72447}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 70}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 2}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 14}, "ra3w": {"type": "logic", "size": 4, "state": 14}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 8}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 1044480}, "imm32e": {"type": "logic", "size": 32, "state": 5}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 7}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 123296}, "instrd": {"type": "logic", "size": 32, "state": 4294762912}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 74}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 10}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 14}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 40}, "imm32e": {"type": "logic", "size": 32, "state": 1044480}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 7}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 4027449344}, "instrd": {"type": "logic", "size": 32, "state": 123296}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 78}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 14}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 40}, "imm32e": {"type": "logic", "size": 32, "state": 40}, "alub": {"type": "logic", "size": 32, "state": 40}, "aluse": {"type": "logic", "size": 4, "state": 15}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 4027449344}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 82}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 14}, "ra3m": {"type": "logic", "size": 4, "state": 14}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 1}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 40}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 86}, "ra1e": {"type": "logic", "size": 4, "state": 14}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 14}, "ra3w": {"type": "logic", "size": 4, "state": 14}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 1}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 90}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 14}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 94}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 98}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 102}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 106}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 110}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 114}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 118}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 122}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 126}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}}]}