{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1759123195416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1759123195418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 12:19:55 2025 " "Processing started: Mon Sep 29 12:19:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1759123195418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1759123195418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c uart_pc_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c uart_pc_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1759123195418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1759123195930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759123196401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759123196401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_core.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_core " "Found entity 1: uart_core" {  } { { "uart_core.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759123196402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759123196402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modMCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file modMCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 modMCounter " "Found entity 1: modMCounter" {  } { { "modMCounter.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/modMCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759123196403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759123196403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759123196403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759123196403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_pc_test.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_pc_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_pc_test " "Found entity 1: uart_pc_test" {  } { { "uart_pc_test.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_pc_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759123196404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759123196404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759123196405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759123196405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759123196405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759123196405 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(14) " "Verilog HDL Parameter Declaration warning at uart_rx.v(14): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1759123196406 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(15) " "Verilog HDL Parameter Declaration warning at uart_rx.v(15): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1759123196406 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(16) " "Verilog HDL Parameter Declaration warning at uart_rx.v(16): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1759123196406 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(17) " "Verilog HDL Parameter Declaration warning at uart_rx.v(17): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1759123196406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_pc_test " "Elaborating entity \"uart_pc_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1759123196515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_core uart_core:uart_unit " "Elaborating entity \"uart_core\" for hierarchy \"uart_core:uart_unit\"" {  } { { "uart_pc_test.v" "uart_unit" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_pc_test.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759123196583 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_fifo_not_empty uart_core.v(21) " "Verilog HDL or VHDL warning at uart_core.v(21): object \"tx_fifo_not_empty\" assigned a value but never read" {  } { { "uart_core.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_core.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1759123196584 "|uart_pc_test|uart_core:uart_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tx_empty 0 uart_core.v(21) " "Net \"tx_empty\" at uart_core.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "uart_core.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_core.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1759123196584 "|uart_pc_test|uart_core:uart_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modMCounter uart_core:uart_unit\|modMCounter:baud_gen_unit " "Elaborating entity \"modMCounter\" for hierarchy \"uart_core:uart_unit\|modMCounter:baud_gen_unit\"" {  } { { "uart_core.v" "baud_gen_unit" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_core.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759123196584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 modMCounter.v(18) " "Verilog HDL assignment warning at modMCounter.v(18): truncated value with size 32 to match size of target (9)" {  } { { "modMCounter.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/modMCounter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123196585 "|uart_pc_test|uart_core:uart_unit|modMCounter:baud_gen_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_core:uart_unit\|uart_rx:uart_rx_unit " "Elaborating entity \"uart_rx\" for hierarchy \"uart_core:uart_unit\|uart_rx:uart_rx_unit\"" {  } { { "uart_core.v" "uart_rx_unit" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_core.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759123196586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(55) " "Verilog HDL assignment warning at uart_rx.v(55): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123196586 "|uart_pc_test|uart_core:uart_unit|uart_rx:uart_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(62) " "Verilog HDL assignment warning at uart_rx.v(62): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123196586 "|uart_pc_test|uart_core:uart_unit|uart_rx:uart_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(63) " "Verilog HDL assignment warning at uart_rx.v(63): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123196586 "|uart_pc_test|uart_core:uart_unit|uart_rx:uart_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(69) " "Verilog HDL assignment warning at uart_rx.v(69): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123196587 "|uart_pc_test|uart_core:uart_unit|uart_rx:uart_rx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart_core:uart_unit\|fifo:fifo_rx_unit " "Elaborating entity \"fifo\" for hierarchy \"uart_core:uart_unit\|fifo:fifo_rx_unit\"" {  } { { "uart_core.v" "fifo_rx_unit" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_core.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759123196587 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i fifo.v(31) " "Verilog HDL Always Construct warning at fifo.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1759123196619 "|uart_pc_test|uart_core:uart_unit|fifo:fifo_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo.v(56) " "Verilog HDL assignment warning at fifo.v(56): truncated value with size 32 to match size of target (2)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123196619 "|uart_pc_test|uart_core:uart_unit|fifo:fifo_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo.v(57) " "Verilog HDL assignment warning at fifo.v(57): truncated value with size 32 to match size of target (2)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123196619 "|uart_pc_test|uart_core:uart_unit|fifo:fifo_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo.v(66) " "Verilog HDL Case Statement warning at fifo.v(66): incomplete case statement has no default case item" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 66 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1759123196619 "|uart_pc_test|uart_core:uart_unit|fifo:fifo_rx_unit"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[3\]\[7\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[3\]\[7\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "fifo.v(23) " "Constant driver at fifo.v(23)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 23 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[3\]\[6\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[3\]\[6\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[3\]\[5\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[3\]\[5\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[3\]\[4\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[3\]\[4\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[3\]\[3\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[3\]\[3\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[3\]\[2\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[3\]\[2\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[3\]\[1\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[3\]\[1\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[3\]\[0\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[3\]\[0\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[2\]\[7\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[2\]\[7\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[2\]\[6\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[2\]\[6\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[2\]\[5\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[2\]\[5\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[2\]\[4\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[2\]\[4\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[2\]\[3\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[2\]\[3\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[2\]\[2\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[2\]\[2\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[2\]\[1\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[2\]\[1\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[2\]\[0\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[2\]\[0\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[1\]\[7\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[1\]\[7\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "array_reg\[1\]\[6\] fifo.v(44) " "Can't resolve multiple constant drivers for net \"array_reg\[1\]\[6\]\" at fifo.v(44)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759123196622 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "uart_core:uart_unit\|fifo:fifo_rx_unit " "Can't elaborate user hierarchy \"uart_core:uart_unit\|fifo:fifo_rx_unit\"" {  } { { "uart_core.v" "fifo_rx_unit" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_core.v" 59 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759123196623 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1759123196770 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 29 12:19:56 2025 " "Processing ended: Mon Sep 29 12:19:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1759123196770 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1759123196770 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1759123196770 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1759123196770 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 15 s " "Quartus II Full Compilation was unsuccessful. 22 errors, 15 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1759123196861 ""}
