

================================================================
== Vitis HLS Report for 'forward'
================================================================
* Date:           Mon Dec 26 02:54:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.240 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   222936|   223526|  1.168 ms|  1.171 ms|  222936|  223526|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_forward_Pipeline_VITIS_LOOP_45_1_fu_171    |forward_Pipeline_VITIS_LOOP_45_1    |      378|      378|   1.890 us|   1.890 us|   378|   378|       no|
        |grp_forward_Pipeline_VITIS_LOOP_57_4_fu_178    |forward_Pipeline_VITIS_LOOP_57_4    |      379|      379|   1.895 us|   1.895 us|   379|   379|       no|
        |grp_forward_Pipeline_VITIS_LOOP_50_3_fu_185    |forward_Pipeline_VITIS_LOOP_50_3    |     3395|     3395|  16.975 us|  16.975 us|  3395|  3395|       no|
        |grp_forward_Pipeline_VITIS_LOOP_39_1_fu_195    |forward_Pipeline_VITIS_LOOP_39_1    |      180|      180|   0.900 us|   0.900 us|   180|   180|       no|
        |grp_forward_Pipeline_VITIS_LOOP_45_18_fu_210   |forward_Pipeline_VITIS_LOOP_45_18   |       67|       67|   0.335 us|   0.335 us|    67|    67|       no|
        |grp_forward_Pipeline_VITIS_LOOP_48_2_fu_216    |forward_Pipeline_VITIS_LOOP_48_2    |     2667|     2667|  13.975 us|  13.975 us|  2667|  2667|       no|
        |grp_forward_Pipeline_VITIS_LOOP_57_49_fu_224   |forward_Pipeline_VITIS_LOOP_57_49   |       67|       67|   0.335 us|   0.335 us|    67|    67|       no|
        |grp_forward_Pipeline_VITIS_LOOP_39_110_fu_231  |forward_Pipeline_VITIS_LOOP_39_110  |      180|      180|   0.900 us|   0.900 us|   180|   180|       no|
        |grp_forward_1_fu_246                           |forward_1                           |     1910|     2050|  10.009 us|  10.742 us|  1910|  2050|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_2  |   217536|   217536|      3399|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     27|    -|
|FIFO             |        8|    -|     620|    288|    -|
|Instance         |       11|   59|   41772|  26176|    0|
|Memory           |        3|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    636|    -|
|Register         |        -|    -|     104|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       22|   59|   42496|  27127|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|   26|      39|     50|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+-------+-------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+-------+-------+-----+
    |fadd_32ns_32ns_32_9_full_dsp_1_U122            |fadd_32ns_32ns_32_9_full_dsp_1      |        0|   2|    324|    433|    0|
    |fadd_32ns_32ns_32_9_full_dsp_1_U124            |fadd_32ns_32ns_32_9_full_dsp_1      |        0|   2|    324|    433|    0|
    |fmul_32ns_32ns_32_6_max_dsp_1_U123             |fmul_32ns_32ns_32_6_max_dsp_1       |        0|   3|    165|    326|    0|
    |fmul_32ns_32ns_32_6_max_dsp_1_U125             |fmul_32ns_32ns_32_6_max_dsp_1       |        0|   3|    165|    326|    0|
    |grp_forward_1_fu_246                           |forward_1                           |        6|  17|  17578|  12251|    0|
    |grp_forward_Pipeline_VITIS_LOOP_39_1_fu_195    |forward_Pipeline_VITIS_LOOP_39_1    |        0|   0|    303|     78|    0|
    |grp_forward_Pipeline_VITIS_LOOP_39_110_fu_231  |forward_Pipeline_VITIS_LOOP_39_110  |        0|   0|    303|     78|    0|
    |grp_forward_Pipeline_VITIS_LOOP_45_1_fu_171    |forward_Pipeline_VITIS_LOOP_45_1    |        0|   0|     53|     62|    0|
    |grp_forward_Pipeline_VITIS_LOOP_45_18_fu_210   |forward_Pipeline_VITIS_LOOP_45_18   |        0|   0|     58|     59|    0|
    |grp_forward_Pipeline_VITIS_LOOP_48_2_fu_216    |forward_Pipeline_VITIS_LOOP_48_2    |        0|   0|   7602|   4367|    0|
    |grp_forward_Pipeline_VITIS_LOOP_50_3_fu_185    |forward_Pipeline_VITIS_LOOP_50_3    |        0|   0|    210|    167|    0|
    |grp_forward_Pipeline_VITIS_LOOP_57_4_fu_178    |forward_Pipeline_VITIS_LOOP_57_4    |        0|   0|     46|     61|    0|
    |grp_forward_Pipeline_VITIS_LOOP_57_49_fu_224   |forward_Pipeline_VITIS_LOOP_57_49   |        0|   0|     44|     59|    0|
    |grp_generic_tanh_float_s_fu_392                |generic_tanh_float_s                |        5|  32|  14597|   7476|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-------+-------+-----+
    |Total                                          |                                    |       11|  59|  41772|  26176|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |x_4_U  |forward_x_4_RAM_AUTO_1R1W     |        1|  0|   0|    0|   376|   32|     1|        12032|
    |x_U    |forward_x_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                              |        3|  0|   0|    0|   440|   64|     2|        14080|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------+---------+-----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+-----+----+-----+------+-----+---------+
    |mid_4_fifo_U  |        2|  155|   0|    -|    64|   32|     2048|
    |mid_5_fifo_U  |        2|  155|   0|    -|    64|   32|     2048|
    |mid_6_fifo_U  |        2|  155|   0|    -|    64|   32|     2048|
    |mid_fifo_U    |        2|  155|   0|    -|    64|   32|     2048|
    +--------------+---------+-----+----+-----+------+-----+---------+
    |Total         |        8|  620|   0|    0|   256|  128|     8192|
    +--------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln48_1_fu_280_p2               |         +|   0|  0|  15|          15|           9|
    |add_ln48_fu_292_p2                 |         +|   0|  0|   7|           7|           1|
    |grp_forward_1_fu_246_out_y_TREADY  |       and|   0|  0|   1|           1|           1|
    |icmp_ln48_fu_286_p2                |      icmp|   0|  0|   4|           7|           8|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  27|          30|          19|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |                            Name                            | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                   |  134|         27|    1|         27|
    |grp_fu_384_ce                                               |   17|          4|    1|          4|
    |grp_fu_384_p0                                               |   17|          4|   32|        128|
    |grp_fu_384_p1                                               |   17|          4|   32|        128|
    |grp_fu_388_ce                                               |   17|          4|    1|          4|
    |grp_fu_388_p0                                               |   17|          4|   32|        128|
    |grp_fu_388_p1                                               |   17|          4|   32|        128|
    |grp_fu_399_ce                                               |   13|          3|    1|          3|
    |grp_fu_399_p0                                               |   13|          3|   32|         96|
    |grp_fu_399_p1                                               |   13|          3|   32|         96|
    |grp_fu_403_ce                                               |   13|          3|    1|          3|
    |grp_fu_403_p0                                               |   13|          3|   32|         96|
    |grp_fu_403_p1                                               |   13|          3|   32|         96|
    |grp_generic_tanh_float_s_fu_392_ap_ce                       |   13|          3|    1|          3|
    |grp_generic_tanh_float_s_fu_392_ap_start                    |   13|          3|    1|          3|
    |grp_generic_tanh_float_s_fu_392_t_in                        |   13|          3|   32|         96|
    |i_fu_124                                                    |    9|          2|    7|         14|
    |in_x_TREADY                                                 |    9|          2|    1|          2|
    |mid_4_read                                                  |    9|          2|    1|          2|
    |mid_4_write                                                 |    9|          2|    1|          2|
    |mid_5_read                                                  |    9|          2|    1|          2|
    |mid_5_write                                                 |    9|          2|    1|          2|
    |mid_6_read                                                  |    9|          2|    1|          2|
    |mid_6_write                                                 |    9|          2|    1|          2|
    |mid_read                                                    |    9|          2|    1|          2|
    |mid_write                                                   |    9|          2|    1|          2|
    |net_first_cache_write                                       |    9|          2|    1|          2|
    |net_first_param_address0                                    |   13|          3|   15|         45|
    |net_first_param_ce0                                         |   13|          3|    1|          3|
    |net_next_first_cache_write                                  |    9|          2|    1|          2|
    |net_next_next_first_cache_write                             |    9|          2|    1|          2|
    |net_next_next_next_first_cache_write                        |    9|          2|    1|          2|
    |net_next_next_next_next_first_node1_cache_write             |    9|          2|    1|          2|
    |net_next_next_next_next_first_node2_first_cache_write       |    9|          2|    1|          2|
    |net_next_next_next_next_first_node2_next_first_cache_write  |    9|          2|    1|          2|
    |phi_mul_fu_120                                              |    9|          2|   15|         30|
    |x_4_address0                                                |   17|          4|    9|         36|
    |x_4_ce0                                                     |   17|          4|    1|          4|
    |x_4_we0                                                     |    9|          2|    1|          2|
    |x_address0                                                  |   17|          4|    6|         24|
    |x_ce0                                                       |   17|          4|    1|          4|
    |x_ce1                                                       |    9|          2|    1|          2|
    |x_we0                                                       |    9|          2|    1|          2|
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                       |  636|        142|  369|       1237|
    +------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |  26|   0|   26|          0|
    |grp_forward_1_fu_246_ap_start_reg                           |   1|   0|    1|          0|
    |grp_forward_Pipeline_VITIS_LOOP_39_110_fu_231_ap_start_reg  |   1|   0|    1|          0|
    |grp_forward_Pipeline_VITIS_LOOP_39_1_fu_195_ap_start_reg    |   1|   0|    1|          0|
    |grp_forward_Pipeline_VITIS_LOOP_45_18_fu_210_ap_start_reg   |   1|   0|    1|          0|
    |grp_forward_Pipeline_VITIS_LOOP_45_1_fu_171_ap_start_reg    |   1|   0|    1|          0|
    |grp_forward_Pipeline_VITIS_LOOP_48_2_fu_216_ap_start_reg    |   1|   0|    1|          0|
    |grp_forward_Pipeline_VITIS_LOOP_50_3_fu_185_ap_start_reg    |   1|   0|    1|          0|
    |grp_forward_Pipeline_VITIS_LOOP_57_49_fu_224_ap_start_reg   |   1|   0|    1|          0|
    |grp_forward_Pipeline_VITIS_LOOP_57_4_fu_178_ap_start_reg    |   1|   0|    1|          0|
    |i_fu_124                                                    |   7|   0|    7|          0|
    |phi_mul_fu_120                                              |  15|   0|   15|          0|
    |phi_mul_load_reg_366                                        |  15|   0|   15|          0|
    |y_i_reg_379                                                 |  32|   0|   32|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 104|   0|  104|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------+-----+-----+---------------+------------------------------------------------------+--------------+
|                          RTL Ports                          | Dir | Bits|    Protocol   |                     Source Object                    |    C Type    |
+-------------------------------------------------------------+-----+-----+---------------+------------------------------------------------------+--------------+
|ap_clk                                                       |   in|    1|  ap_ctrl_chain|                                               forward|  return value|
|ap_rst                                                       |   in|    1|  ap_ctrl_chain|                                               forward|  return value|
|ap_start                                                     |   in|    1|  ap_ctrl_chain|                                               forward|  return value|
|ap_done                                                      |  out|    1|  ap_ctrl_chain|                                               forward|  return value|
|ap_idle                                                      |  out|    1|  ap_ctrl_chain|                                               forward|  return value|
|ap_ready                                                     |  out|    1|  ap_ctrl_chain|                                               forward|  return value|
|in_x_TDATA                                                   |   in|   32|           axis|                                                  in_x|       pointer|
|in_x_TVALID                                                  |   in|    1|           axis|                                                  in_x|       pointer|
|in_x_TREADY                                                  |  out|    1|           axis|                                                  in_x|       pointer|
|out_y_TDATA                                                  |  out|   32|           axis|                                                 out_y|       pointer|
|out_y_TVALID                                                 |  out|    1|           axis|                                                 out_y|       pointer|
|out_y_TREADY                                                 |   in|    1|           axis|                                                 out_y|       pointer|
|enable_grad                                                  |   in|    1|        ap_none|                                           enable_grad|        scalar|
|net_first_param_address0                                     |  out|   15|      ap_memory|                                       net_first_param|         array|
|net_first_param_ce0                                          |  out|    1|      ap_memory|                                       net_first_param|         array|
|net_first_param_q0                                           |   in|   32|      ap_memory|                                       net_first_param|         array|
|net_first_cache_din                                          |  out|   32|        ap_fifo|                                       net_first_cache|       pointer|
|net_first_cache_full_n                                       |   in|    1|        ap_fifo|                                       net_first_cache|       pointer|
|net_first_cache_write                                        |  out|    1|        ap_fifo|                                       net_first_cache|       pointer|
|net_next_first_cache_din                                     |  out|   32|        ap_fifo|                                  net_next_first_cache|       pointer|
|net_next_first_cache_full_n                                  |   in|    1|        ap_fifo|                                  net_next_first_cache|       pointer|
|net_next_first_cache_write                                   |  out|    1|        ap_fifo|                                  net_next_first_cache|       pointer|
|net_next_next_first_param_address0                           |  out|   13|      ap_memory|                             net_next_next_first_param|         array|
|net_next_next_first_param_ce0                                |  out|    1|      ap_memory|                             net_next_next_first_param|         array|
|net_next_next_first_param_q0                                 |   in|   32|      ap_memory|                             net_next_next_first_param|         array|
|net_next_next_first_param_address1                           |  out|   13|      ap_memory|                             net_next_next_first_param|         array|
|net_next_next_first_param_ce1                                |  out|    1|      ap_memory|                             net_next_next_first_param|         array|
|net_next_next_first_param_q1                                 |   in|   32|      ap_memory|                             net_next_next_first_param|         array|
|net_next_next_first_cache_din                                |  out|   32|        ap_fifo|                             net_next_next_first_cache|       pointer|
|net_next_next_first_cache_full_n                             |   in|    1|        ap_fifo|                             net_next_next_first_cache|       pointer|
|net_next_next_first_cache_write                              |  out|    1|        ap_fifo|                             net_next_next_first_cache|       pointer|
|net_next_next_next_first_cache_din                           |  out|   32|        ap_fifo|                        net_next_next_next_first_cache|       pointer|
|net_next_next_next_first_cache_full_n                        |   in|    1|        ap_fifo|                        net_next_next_next_first_cache|       pointer|
|net_next_next_next_first_cache_write                         |  out|    1|        ap_fifo|                        net_next_next_next_first_cache|       pointer|
|net_next_next_next_next_first_node1_param_address0           |  out|   10|      ap_memory|             net_next_next_next_next_first_node1_param|         array|
|net_next_next_next_next_first_node1_param_ce0                |  out|    1|      ap_memory|             net_next_next_next_next_first_node1_param|         array|
|net_next_next_next_next_first_node1_param_q0                 |   in|   32|      ap_memory|             net_next_next_next_next_first_node1_param|         array|
|net_next_next_next_next_first_node1_param_address1           |  out|   10|      ap_memory|             net_next_next_next_next_first_node1_param|         array|
|net_next_next_next_next_first_node1_param_ce1                |  out|    1|      ap_memory|             net_next_next_next_next_first_node1_param|         array|
|net_next_next_next_next_first_node1_param_q1                 |   in|   32|      ap_memory|             net_next_next_next_next_first_node1_param|         array|
|net_next_next_next_next_first_node1_cache_din                |  out|   32|        ap_fifo|             net_next_next_next_next_first_node1_cache|       pointer|
|net_next_next_next_next_first_node1_cache_full_n             |   in|    1|        ap_fifo|             net_next_next_next_next_first_node1_cache|       pointer|
|net_next_next_next_next_first_node1_cache_write              |  out|    1|        ap_fifo|             net_next_next_next_next_first_node1_cache|       pointer|
|net_next_next_next_next_first_node2_first_param_address0     |  out|   10|      ap_memory|       net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_ce0          |  out|    1|      ap_memory|       net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_q0           |   in|   32|      ap_memory|       net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_address1     |  out|   10|      ap_memory|       net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_ce1          |  out|    1|      ap_memory|       net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_q1           |   in|   32|      ap_memory|       net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_cache_din          |  out|   32|        ap_fifo|       net_next_next_next_next_first_node2_first_cache|       pointer|
|net_next_next_next_next_first_node2_first_cache_full_n       |   in|    1|        ap_fifo|       net_next_next_next_next_first_node2_first_cache|       pointer|
|net_next_next_next_next_first_node2_first_cache_write        |  out|    1|        ap_fifo|       net_next_next_next_next_first_node2_first_cache|       pointer|
|net_next_next_next_next_first_node2_next_first_cache_din     |  out|   32|        ap_fifo|  net_next_next_next_next_first_node2_next_first_cache|       pointer|
|net_next_next_next_next_first_node2_next_first_cache_full_n  |   in|    1|        ap_fifo|  net_next_next_next_next_first_node2_next_first_cache|       pointer|
|net_next_next_next_next_first_node2_next_first_cache_write   |  out|    1|        ap_fifo|  net_next_next_next_next_first_node2_next_first_cache|       pointer|
+-------------------------------------------------------------+-----+-----+---------------+------------------------------------------------------+--------------+

