
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 20 y = 20
Auto-sizing FPGA, try x = 10 y = 10
Auto-sizing FPGA, try x = 15 y = 15
Auto-sizing FPGA, try x = 17 y = 17
Auto-sizing FPGA, try x = 18 y = 18
Auto-sizing FPGA, try x = 17 y = 17
FPGA auto-sized to, x = 18 y = 18

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      72	blocks of type .io
Architecture 72	blocks of type .io
Netlist      315	blocks of type .clb
Architecture 324	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 18 x 18 array of clbs.

Netlist num_nets:  360
Netlist num_blocks:  387
Netlist inputs pins:  45
Netlist output pins:  27

19 2 0
0 10 0
0 6 0
3 0 0
1 19 0
8 0 0
19 4 0
14 0 0
1 0 0
0 2 0
19 16 0
0 13 0
0 8 0
0 1 0
2 0 0
1 3 0
16 15 0
4 6 0
4 8 0
15 5 0
7 2 0
15 10 0
14 8 0
14 9 0
14 7 0
5 18 0
1 12 0
16 2 0
5 5 0
18 6 0
13 0 0
17 2 0
18 15 0
12 8 0
18 16 0
6 3 0
9 3 0
1 4 0
13 1 0
13 12 0
2 9 0
7 14 0
9 8 0
12 4 0
13 3 0
16 5 0
8 9 0
8 2 0
12 1 0
13 11 0
14 11 0
14 6 0
11 1 0
16 6 0
14 5 0
2 16 0
4 0 0
10 14 0
3 7 0
15 6 0
1 15 0
9 17 0
14 12 0
12 2 0
15 3 0
0 15 0
6 15 0
5 16 0
16 0 0
19 3 0
6 8 0
15 8 0
16 7 0
3 13 0
15 0 0
14 16 0
14 17 0
3 8 0
6 4 0
4 11 0
5 11 0
5 3 0
2 7 0
19 13 0
5 12 0
10 1 0
18 5 0
3 18 0
6 17 0
13 19 0
6 0 0
8 4 0
1 2 0
13 10 0
6 18 0
1 5 0
2 10 0
17 19 0
10 12 0
14 19 0
3 5 0
4 4 0
9 5 0
6 6 0
10 6 0
1 10 0
9 12 0
3 15 0
15 18 0
10 8 0
7 9 0
18 0 0
15 13 0
19 10 0
2 19 0
0 16 0
8 18 0
5 7 0
18 10 0
9 15 0
4 17 0
6 5 0
17 17 0
17 14 0
1 16 0
12 12 0
4 1 0
4 15 0
6 1 0
9 13 0
9 0 0
16 10 0
5 14 0
19 12 0
11 17 0
1 14 0
9 16 0
0 7 0
19 11 0
19 15 0
8 19 0
11 0 0
13 15 0
2 1 0
12 10 0
5 2 0
11 15 0
0 4 0
18 18 0
7 1 0
11 16 0
10 17 0
3 12 0
12 0 0
9 14 0
16 4 0
0 11 0
7 13 0
7 10 0
12 11 0
0 12 0
5 17 0
0 3 0
18 4 0
0 17 0
15 19 0
1 1 0
1 11 0
7 19 0
3 16 0
2 6 0
7 16 0
7 17 0
12 17 0
11 3 0
12 15 0
17 11 0
12 14 0
1 18 0
16 8 0
13 4 0
5 13 0
10 0 0
7 0 0
0 14 0
4 5 0
18 8 0
11 4 0
10 13 0
17 0 0
10 15 0
1 7 0
16 16 0
11 19 0
18 11 0
8 3 0
13 17 0
17 13 0
12 9 0
2 3 0
7 6 0
15 4 0
9 1 0
5 9 0
16 9 0
16 13 0
3 9 0
8 10 0
18 19 0
11 18 0
6 7 0
8 11 0
4 7 0
18 14 0
3 6 0
4 14 0
4 9 0
0 5 0
0 18 0
2 14 0
11 12 0
16 12 0
2 15 0
2 18 0
10 16 0
6 19 0
10 19 0
9 9 0
12 7 0
11 10 0
2 11 0
6 10 0
8 17 0
3 1 0
7 11 0
1 17 0
8 6 0
7 18 0
16 19 0
7 12 0
17 16 0
13 18 0
16 3 0
3 2 0
17 5 0
19 9 0
9 19 0
12 16 0
2 12 0
6 14 0
10 5 0
16 17 0
19 17 0
10 2 0
9 4 0
15 16 0
6 12 0
2 13 0
15 9 0
2 8 0
10 7 0
3 3 0
7 3 0
4 2 0
12 5 0
6 13 0
8 8 0
18 17 0
17 10 0
8 5 0
3 11 0
11 5 0
12 3 0
15 11 0
10 3 0
12 19 0
4 18 0
19 1 0
6 2 0
2 17 0
8 14 0
12 13 0
3 19 0
5 4 0
13 13 0
6 9 0
14 14 0
3 4 0
10 9 0
19 6 0
17 12 0
14 15 0
13 9 0
18 12 0
18 2 0
17 3 0
15 7 0
14 13 0
8 13 0
11 9 0
18 9 0
5 10 0
13 5 0
9 18 0
11 6 0
5 0 0
9 10 0
18 13 0
3 14 0
8 15 0
17 18 0
7 15 0
17 4 0
1 8 0
9 2 0
15 17 0
16 14 0
8 7 0
8 16 0
9 7 0
5 8 0
5 6 0
19 8 0
13 7 0
8 12 0
1 13 0
4 13 0
7 5 0
18 7 0
13 14 0
17 6 0
18 1 0
18 3 0
5 15 0
17 9 0
13 6 0
4 3 0
10 10 0
15 15 0
17 15 0
10 11 0
17 8 0
19 5 0
4 10 0
11 13 0
7 4 0
9 11 0
11 14 0
15 14 0
11 2 0
11 8 0
13 8 0
6 16 0
11 11 0
4 12 0
10 18 0
10 4 0
12 18 0
5 1 0
16 11 0
15 12 0
7 8 0
14 18 0
7 7 0
11 7 0
2 5 0
2 2 0
3 17 0
13 16 0
9 6 0
0 9 0
8 1 0
12 6 0
4 19 0
19 18 0
19 14 0
5 19 0
3 10 0
19 7 0
1 9 0
17 7 0
1 6 0
2 4 0
4 16 0
6 11 0
14 10 0
16 18 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 8.93097e-09.
T_crit: 9.01229e-09.
T_crit: 9.01986e-09.
T_crit: 9.02238e-09.
T_crit: 9.01985e-09.
T_crit: 9.01986e-09.
T_crit: 9.02238e-09.
T_crit: 8.92151e-09.
T_crit: 8.92151e-09.
T_crit: 8.93097e-09.
T_crit: 9.46556e-09.
T_crit: 9.33128e-09.
T_crit: 9.35706e-09.
T_crit: 9.98495e-09.
T_crit: 9.32239e-09.
T_crit: 9.84228e-09.
T_crit: 9.42047e-09.
T_crit: 1.03027e-08.
T_crit: 9.61105e-09.
T_crit: 1.0103e-08.
T_crit: 1.01366e-08.
T_crit: 1.04615e-08.
T_crit: 1.00404e-08.
T_crit: 1.12746e-08.
T_crit: 1.06581e-08.
T_crit: 1.00339e-08.
T_crit: 1.04222e-08.
T_crit: 9.92442e-09.
T_crit: 1.1654e-08.
T_crit: 1.09645e-08.
T_crit: 1.0423e-08.
T_crit: 1.12855e-08.
T_crit: 9.63513e-09.
T_crit: 1.08334e-08.
T_crit: 1.00474e-08.
T_crit: 1.01507e-08.
T_crit: 1.07565e-08.
T_crit: 1.00117e-08.
T_crit: 1.06898e-08.
T_crit: 1.03137e-08.
T_crit: 1.07304e-08.
T_crit: 9.76311e-09.
T_crit: 1.01873e-08.
T_crit: 9.91617e-09.
T_crit: 1.04721e-08.
T_crit: 1.075e-08.
T_crit: 1.075e-08.
T_crit: 1.07166e-08.
T_crit: 1.05073e-08.
T_crit: 1.03958e-08.
Routing failed.
low, high, current 8 -1 16
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 8.92088e-09.
T_crit: 9.01229e-09.
T_crit: 9.01986e-09.
T_crit: 9.01986e-09.
T_crit: 9.01986e-09.
T_crit: 9.01986e-09.
T_crit: 9.01986e-09.
T_crit: 9.03121e-09.
T_crit: 9.02238e-09.
T_crit: 9.02238e-09.
T_crit: 9.02238e-09.
T_crit: 9.02238e-09.
T_crit: 9.02238e-09.
T_crit: 9.02238e-09.
T_crit: 9.02238e-09.
T_crit: 9.01986e-09.
T_crit: 9.12639e-09.
T_crit: 9.43088e-09.
T_crit: 9.63935e-09.
T_crit: 9.22839e-09.
T_crit: 1.00649e-08.
T_crit: 1.07995e-08.
T_crit: 1.10784e-08.
T_crit: 1.03865e-08.
T_crit: 1.07856e-08.
T_crit: 1.06796e-08.
T_crit: 1.02433e-08.
T_crit: 1.06456e-08.
T_crit: 1.05117e-08.
T_crit: 1.21047e-08.
T_crit: 1.18898e-08.
T_crit: 1.21571e-08.
T_crit: 1.10065e-08.
T_crit: 1.17053e-08.
T_crit: 1.20759e-08.
T_crit: 1.08584e-08.
T_crit: 1.18014e-08.
T_crit: 1.30926e-08.
T_crit: 1.34493e-08.
T_crit: 1.17065e-08.
T_crit: 1.1001e-08.
T_crit: 1.14672e-08.
T_crit: 1.12187e-08.
T_crit: 1.27145e-08.
T_crit: 1.09834e-08.
T_crit: 1.17991e-08.
T_crit: 1.13571e-08.
T_crit: 1.15504e-08.
T_crit: 1.15591e-08.
T_crit: 1.12739e-08.
Routing failed.
low, high, current 16 -1 32
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 8.92088e-09.
T_crit: 9.01229e-09.
T_crit: 9.01229e-09.
T_crit: 9.01229e-09.
T_crit: 9.01229e-09.
T_crit: 9.01229e-09.
T_crit: 9.01229e-09.
T_crit: 9.01229e-09.
T_crit: 9.01229e-09.
T_crit: 9.01229e-09.
T_crit: 9.01229e-09.
T_crit: 9.01229e-09.
T_crit: 9.01229e-09.
Successfully routed after 14 routing iterations.
Completed net delay value cross check successfully.
low, high, current 16 32 24
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 8.92088e-09.
T_crit: 9.01229e-09.
T_crit: 9.01229e-09.
T_crit: 9.01229e-09.
T_crit: 9.01229e-09.
T_crit: 9.01986e-09.
T_crit: 9.01986e-09.
T_crit: 9.01986e-09.
T_crit: 9.01986e-09.
T_crit: 9.01986e-09.
T_crit: 9.01986e-09.
T_crit: 9.01986e-09.
T_crit: 9.01986e-09.
T_crit: 9.01986e-09.
T_crit: 9.01986e-09.
T_crit: 9.01986e-09.
Successfully routed after 17 routing iterations.
Completed net delay value cross check successfully.
low, high, current 16 24 20
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 8.82134e-09.
T_crit: 8.91521e-09.
T_crit: 9.01986e-09.
T_crit: 8.91521e-09.
T_crit: 9.02742e-09.
T_crit: 9.02742e-09.
T_crit: 8.92656e-09.
T_crit: 8.92656e-09.
T_crit: 8.91773e-09.
T_crit: 8.91773e-09.
T_crit: 8.91773e-09.
T_crit: 8.91773e-09.
T_crit: 8.91773e-09.
T_crit: 8.81434e-09.
T_crit: 8.81434e-09.
T_crit: 8.81434e-09.
T_crit: 8.81434e-09.
T_crit: 8.81434e-09.
T_crit: 8.81434e-09.
T_crit: 8.81434e-09.
T_crit: 8.81434e-09.
T_crit: 8.81434e-09.
T_crit: 8.81434e-09.
T_crit: 9.31098e-09.
T_crit: 9.45562e-09.
T_crit: 9.12576e-09.
T_crit: 9.32939e-09.
T_crit: 9.12576e-09.
T_crit: 9.12576e-09.
T_crit: 9.12576e-09.
T_crit: 9.95027e-09.
T_crit: 9.53805e-09.
T_crit: 9.44315e-09.
T_crit: 9.12576e-09.
T_crit: 9.12576e-09.
T_crit: 9.12576e-09.
T_crit: 9.12576e-09.
T_crit: 9.12576e-09.
T_crit: 9.14777e-09.
T_crit: 9.14777e-09.
T_crit: 9.14777e-09.
T_crit: 9.14777e-09.
T_crit: 9.12576e-09.
T_crit: 9.12576e-09.
T_crit: 9.12576e-09.
T_crit: 9.12576e-09.
T_crit: 9.12576e-09.
T_crit: 9.12576e-09.
T_crit: 9.25674e-09.
T_crit: 9.25674e-09.
Routing failed.
low, high, current 20 24 22
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 8.723e-09.
T_crit: 8.81125e-09.
T_crit: 8.81125e-09.
T_crit: 8.81125e-09.
T_crit: 8.81125e-09.
T_crit: 8.71543e-09.
T_crit: 8.72111e-09.
T_crit: 8.71984e-09.
T_crit: 8.71796e-09.
T_crit: 8.71543e-09.
T_crit: 8.71543e-09.
T_crit: 8.71543e-09.
T_crit: 8.8144e-09.
T_crit: 8.71543e-09.
T_crit: 8.71543e-09.
T_crit: 8.71543e-09.
T_crit: 8.82639e-09.
T_crit: 8.72552e-09.
T_crit: 8.72552e-09.
T_crit: 8.83011e-09.
T_crit: 8.72552e-09.
T_crit: 8.72552e-09.
T_crit: 8.72552e-09.
T_crit: 8.79599e-09.
T_crit: 8.79599e-09.
T_crit: 8.79599e-09.
Successfully routed after 27 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -407761172
Best routing used a channel width factor of 22.


Average number of bends per net: 6.91111  Maximum # of bends: 66


The number of routed nets (nonglobal): 360
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 9990   Average net length: 27.7500
	Maximum net length: 209

Wirelength results in terms of physical segments:
	Total wiring segments used: 5108   Av. wire segments per net: 14.1889
	Maximum segments used by a net: 105


X - Directed channels:

j	max occ	av_occ		capacity
0	18	11.3889  	22
1	19	12.4444  	22
2	21	13.5556  	22
3	18	14.5000  	22
4	21	15.8333  	22
5	20	16.3333  	22
6	21	15.7222  	22
7	22	16.8333  	22
8	21	17.3333  	22
9	18	14.2778  	22
10	18	14.6667  	22
11	20	15.3333  	22
12	21	14.7778  	22
13	20	14.5556  	22
14	20	15.2222  	22
15	19	13.5000  	22
16	18	13.5000  	22
17	18	13.2778  	22
18	21	15.8333  	22

Y - Directed channels:

i	max occ	av_occ		capacity
0	16	13.1111  	22
1	19	14.7778  	22
2	19	15.9444  	22
3	19	15.6667  	22
4	21	17.1111  	22
5	22	16.7222  	22
6	19	15.1667  	22
7	20	16.2778  	22
8	20	15.5000  	22
9	19	14.5556  	22
10	18	15.6111  	22
11	21	14.5556  	22
12	19	13.7778  	22
13	16	13.3333  	22
14	17	13.3333  	22
15	18	14.3333  	22
16	17	13.0000  	22
17	18	12.9444  	22
18	15	10.3889  	22

Total Tracks in X-direction: 418  in Y-direction: 418

Logic Area (in minimum width transistor areas):
Total Logic Area: 9.72e+06  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 870574.  Per logic tile: 2686.96

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.643

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.643

Critical Path: 9.87091e-09 (s)

Time elapsed (PLACE&ROUTE): 22439.457000 ms


Time elapsed (Fernando): 22439.467000 ms

