#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun  4 13:29:54 2019
# Process ID: 3564
# Current directory: e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex
# Command line: vivado.exe -notrace -source e:/work/fpga_vcu1525/fpga_pcie/pci_inf/pci_inf.srcs/sources_1/ip/xdma_0/xdma_0_ex.tcl
# Log file: e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/vivado.log
# Journal file: e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source e:/work/fpga_vcu1525/fpga_pcie/pci_inf/pci_inf.srcs/sources_1/ip/xdma_0/xdma_0_ex.tcl -notrace
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_131072D128W
set_property -dict [list CONFIG.Component_Name {blk_mem_131072D128W} CONFIG.Write_Width_A {128} CONFIG.Write_Depth_A {131072} CONFIG.Read_Width_A {128} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {128} CONFIG.Read_Width_B {128} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips blk_mem_131072D128W]
generate_target {instantiation_template} [get_files e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_131072D128W/blk_mem_131072D128W.xci]
generate_target all [get_files  e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_131072D128W/blk_mem_131072D128W.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_131072D128W] }
export_ip_user_files -of_objects [get_files e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_131072D128W/blk_mem_131072D128W.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_131072D128W/blk_mem_131072D128W.xci]
launch_runs -jobs 12 blk_mem_131072D128W_synth_1
export_simulation -of_objects [get_files e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_131072D128W/blk_mem_131072D128W.xci] -directory e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts -ip_user_files_dir e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.ip_user_files -ipstatic_source_dir e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.cache/compile_simlib/modelsim} {questa=e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.cache/compile_simlib/questa} {riviera=e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.cache/compile_simlib/riviera} {activehdl=e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_1024D128W
set_property -dict [list CONFIG.Component_Name {blk_mem_1024D128W} CONFIG.Write_Width_A {128} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {128} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {128} CONFIG.Read_Width_B {128} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips blk_mem_1024D128W]
generate_target {instantiation_template} [get_files e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_1024D128W/blk_mem_1024D128W.xci]
generate_target all [get_files  e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_1024D128W/blk_mem_1024D128W.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_1024D128W] }
export_ip_user_files -of_objects [get_files e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_1024D128W/blk_mem_1024D128W.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_1024D128W/blk_mem_1024D128W.xci]
launch_runs -jobs 12 blk_mem_1024D128W_synth_1
export_simulation -of_objects [get_files e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_1024D128W/blk_mem_1024D128W.xci] -directory e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts -ip_user_files_dir e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.ip_user_files -ipstatic_source_dir e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.cache/compile_simlib/modelsim} {questa=e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.cache/compile_simlib/questa} {riviera=e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.cache/compile_simlib/riviera} {activehdl=e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_1024D32W
set_property -dict [list CONFIG.Component_Name {blk_mem_1024D32W} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips blk_mem_1024D32W]
generate_target {instantiation_template} [get_files e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_1024D32W/blk_mem_1024D32W.xci]
generate_target all [get_files  e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_1024D32W/blk_mem_1024D32W.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_1024D32W] }
export_ip_user_files -of_objects [get_files e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_1024D32W/blk_mem_1024D32W.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_1024D32W/blk_mem_1024D32W.xci]
launch_runs -jobs 12 blk_mem_1024D32W_synth_1
export_simulation -of_objects [get_files e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_1024D32W/blk_mem_1024D32W.xci] -directory e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts -ip_user_files_dir e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.ip_user_files -ipstatic_source_dir e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.cache/compile_simlib/modelsim} {questa=e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.cache/compile_simlib/questa} {riviera=e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.cache/compile_simlib/riviera} {activehdl=e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse {E:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/imports/axil_local_inf.v E:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/imports/axi_local_inf.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/imports/xdma_app.v] -no_script -reset -force -quiet
remove_files  e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/imports/xdma_app.v
export_ip_user_files -of_objects  [get_files e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
export_ip_user_files -of_objects  [get_files e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -reset -force -quiet
remove_files  e:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci
export_ip_user_files -of_objects  [get_files E:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/imports/axi_local_inf.v] -no_script -reset -force -quiet
remove_files  E:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/imports/axi_local_inf.v
export_ip_user_files -of_objects  [get_files E:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/imports/axil_local_inf.v] -no_script -reset -force -quiet
remove_files  E:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/imports/axil_local_inf.v
add_files -norecurse {E:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/imports/axil_local_inf.v E:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/imports/xdma_app.v E:/work/fpga_vcu1525/fpga_pcie/xdma_0_ex/imports/axi_local_inf.v}
update_compile_order -fileset sources_1
