#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr 30 19:18:57 2018
# Process ID: 8655
# Current directory: /home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/impl_1/design_1_wrapper.vdi
# Journal file: /home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/giorgio/workspace/jpeg-rs-clean/syn/chenIDCT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tools/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 1582.027 ; gain = 331.000 ; free physical = 7335 ; free virtual = 15326
Command: link_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_ChenIDct_0_1/design_1_ChenIDct_0_1.dcp' for cell 'design_1_i/ChenIDct_0'
INFO: [Project 1-454] Reading design checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_decode_start_f2r_vectorPh_s2e_forBody96Preheader_0_0/design_1_decode_start_f2r_vectorPh_s2e_forBody96Preheader_0_0.dcp' for cell 'design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0'
INFO: [Project 1-454] Reading design checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_interconnect_master/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/axi_interconnect_master/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_master/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_s00_mmu_0/design_1_s00_mmu_0.dcp' for cell 'design_1_i/axi_interconnect_slave/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_s01_mmu_0/design_1_s01_mmu_0.dcp' for cell 'design_1_i/axi_interconnect_slave/s01_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_s02_mmu_0/design_1_s02_mmu_0.dcp' for cell 'design_1_i/axi_interconnect_slave/s02_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_slave/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_interconnect_slave/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_interconnect_slave/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.dcp' for cell 'design_1_i/axi_interconnect_slave/s02_couplers/auto_us'
INFO: [Netlist 29-17] Analyzing 1639 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_slave/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_slave/s00_couplers/auto_us/inst'
Sourcing Tcl File [/home/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2907.488 ; gain = 665.113 ; free physical = 5783 ; free virtual = 13854
Finished Sourcing Tcl File [/home/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 199 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 192 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 7 instances

28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2908.496 ; gain = 1326.469 ; free physical = 6045 ; free virtual = 14029
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2980.531 ; gain = 64.039 ; free physical = 6013 ; free virtual = 14008
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 32 inverter(s) to 4990 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 94c6f17e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2980.531 ; gain = 0.000 ; free physical = 5991 ; free virtual = 13988
INFO: [Opt 31-389] Phase Retarget created 218 cells and removed 1453 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 9 load pin(s).
Phase 2 Constant propagation | Checksum: 8b53ecd3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2980.531 ; gain = 0.000 ; free physical = 5990 ; free virtual = 13986
INFO: [Opt 31-389] Phase Constant propagation created 1051 cells and removed 3966 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1064f1fc7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2980.531 ; gain = 0.000 ; free physical = 5990 ; free virtual = 13982
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1118 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1064f1fc7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2980.531 ; gain = 0.000 ; free physical = 5990 ; free virtual = 13982
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1064f1fc7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2980.531 ; gain = 0.000 ; free physical = 5989 ; free virtual = 13982
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2980.531 ; gain = 0.000 ; free physical = 5987 ; free virtual = 13979
Ending Logic Optimization Task | Checksum: 70def38c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2980.531 ; gain = 0.000 ; free physical = 5987 ; free virtual = 13979

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.576 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 119382fe6

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4915 ; free virtual = 13024
Ending Power Optimization Task | Checksum: 119382fe6

Time (s): cpu = 00:01:59 ; elapsed = 00:01:39 . Memory (MB): peak = 4865.504 ; gain = 1884.973 ; free physical = 4956 ; free virtual = 13065
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:48 ; elapsed = 00:02:05 . Memory (MB): peak = 4865.504 ; gain = 1957.008 ; free physical = 4957 ; free virtual = 13065
INFO: [Common 17-1381] The checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4942 ; free virtual = 13061
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4934 ; free virtual = 13054
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b64d91aa

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4934 ; free virtual = 13054
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4945 ; free virtual = 13065

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 912f3db4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:16 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4810 ; free virtual = 12931

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d9a64c55

Time (s): cpu = 00:01:30 ; elapsed = 00:00:31 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4695 ; free virtual = 12817

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d9a64c55

Time (s): cpu = 00:01:30 ; elapsed = 00:00:31 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4695 ; free virtual = 12817
Phase 1 Placer Initialization | Checksum: d9a64c55

Time (s): cpu = 00:01:31 ; elapsed = 00:00:32 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4695 ; free virtual = 12817

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17972a22f

Time (s): cpu = 00:02:48 ; elapsed = 00:01:09 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4615 ; free virtual = 12739

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17972a22f

Time (s): cpu = 00:02:48 ; elapsed = 00:01:09 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4618 ; free virtual = 12742

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1293d002d

Time (s): cpu = 00:02:59 ; elapsed = 00:01:15 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4599 ; free virtual = 12722

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16d4d2806

Time (s): cpu = 00:03:00 ; elapsed = 00:01:16 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4606 ; free virtual = 12730

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10b462f25

Time (s): cpu = 00:03:00 ; elapsed = 00:01:16 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4606 ; free virtual = 12730

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: ce1fb8b1

Time (s): cpu = 00:03:04 ; elapsed = 00:01:20 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4580 ; free virtual = 12705

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 9193fe9d

Time (s): cpu = 00:03:22 ; elapsed = 00:01:26 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4576 ; free virtual = 12701

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: f45d6668

Time (s): cpu = 00:03:24 ; elapsed = 00:01:28 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4594 ; free virtual = 12719

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: e5cddd7a

Time (s): cpu = 00:03:26 ; elapsed = 00:01:29 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4565 ; free virtual = 12690

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 103d31b11

Time (s): cpu = 00:03:39 ; elapsed = 00:01:33 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4531 ; free virtual = 12680

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: e0df6d3d

Time (s): cpu = 00:03:41 ; elapsed = 00:01:35 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4551 ; free virtual = 12700

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: e0df6d3d

Time (s): cpu = 00:03:42 ; elapsed = 00:01:36 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4560 ; free virtual = 12710
Phase 3 Detail Placement | Checksum: e0df6d3d

Time (s): cpu = 00:03:42 ; elapsed = 00:01:37 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4560 ; free virtual = 12710

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 191beaebc

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-35] Processed net design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 3705 loads.
INFO: [Place 46-35] Processed net design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/ap_CS_fsm_state38, inserted BUFG to drive 1824 loads.
INFO: [Place 46-35] Processed net design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/ap_CS_fsm_state39, inserted BUFG to drive 1184 loads.
INFO: [Place 46-35] Processed net design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/ap_NS_fsm190_out, inserted BUFG to drive 1051 loads.
INFO: [Place 46-31] BUFG insertion identified 4 candidate nets, 4 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ca17fb73

Time (s): cpu = 00:04:50 ; elapsed = 00:01:56 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4562 ; free virtual = 12712
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.812. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1485693bd

Time (s): cpu = 00:04:51 ; elapsed = 00:01:56 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4562 ; free virtual = 12713
Phase 4.1 Post Commit Optimization | Checksum: 1485693bd

Time (s): cpu = 00:04:51 ; elapsed = 00:01:57 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4562 ; free virtual = 12712

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1485693bd

Time (s): cpu = 00:04:52 ; elapsed = 00:01:57 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4575 ; free virtual = 12725

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16b27b6fc

Time (s): cpu = 00:05:01 ; elapsed = 00:02:06 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4566 ; free virtual = 12716

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 158688cf7

Time (s): cpu = 00:05:01 ; elapsed = 00:02:07 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4566 ; free virtual = 12716
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 158688cf7

Time (s): cpu = 00:05:02 ; elapsed = 00:02:07 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4565 ; free virtual = 12716
Ending Placer Task | Checksum: 105e86eb7

Time (s): cpu = 00:05:02 ; elapsed = 00:02:07 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4681 ; free virtual = 12831
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:10 ; elapsed = 00:02:12 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4681 ; free virtual = 12832
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4577 ; free virtual = 12805
INFO: [Common 17-1381] The checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4655 ; free virtual = 12822
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4628 ; free virtual = 12795
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4655 ; free virtual = 12822
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4653 ; free virtual = 12821
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 91c5c34c ConstDB: 0 ShapeSum: 5151882c RouteDB: 22d1233f

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8b9f6dd3

Time (s): cpu = 00:01:09 ; elapsed = 00:00:50 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4398 ; free virtual = 12569
Post Restoration Checksum: NetGraph: 8c4ad548 NumContArr: 4d496969 Constraints: 44397683 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11dcdb534

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4379 ; free virtual = 12551

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11dcdb534

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4326 ; free virtual = 12498

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11dcdb534

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4326 ; free virtual = 12498

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1e40137ba

Time (s): cpu = 00:01:15 ; elapsed = 00:00:56 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4297 ; free virtual = 12469

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 188779790

Time (s): cpu = 00:02:20 ; elapsed = 00:01:13 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4292 ; free virtual = 12464
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.014  | TNS=0.000  | WHS=-0.063 | THS=-8.108 |

Phase 2 Router Initialization | Checksum: 256954e84

Time (s): cpu = 00:03:00 ; elapsed = 00:01:20 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4265 ; free virtual = 12437

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10e880943

Time (s): cpu = 00:03:23 ; elapsed = 00:01:26 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4240 ; free virtual = 12412

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8010
 Number of Nodes with overlaps = 811
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.234  | TNS=0.000  | WHS=-0.002 | THS=-0.002 |

Phase 4.1 Global Iteration 0 | Checksum: 1cf39d1e2

Time (s): cpu = 00:06:06 ; elapsed = 00:02:20 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4246 ; free virtual = 12418

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 22b486e0c

Time (s): cpu = 00:06:07 ; elapsed = 00:02:20 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4246 ; free virtual = 12418
Phase 4 Rip-up And Reroute | Checksum: 22b486e0c

Time (s): cpu = 00:06:07 ; elapsed = 00:02:20 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4246 ; free virtual = 12418

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20d1a6f4c

Time (s): cpu = 00:06:34 ; elapsed = 00:02:27 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4245 ; free virtual = 12418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.234  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 20d1a6f4c

Time (s): cpu = 00:06:34 ; elapsed = 00:02:27 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4251 ; free virtual = 12424

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20d1a6f4c

Time (s): cpu = 00:06:35 ; elapsed = 00:02:27 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4251 ; free virtual = 12424
Phase 5 Delay and Skew Optimization | Checksum: 20d1a6f4c

Time (s): cpu = 00:06:35 ; elapsed = 00:02:27 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4251 ; free virtual = 12424

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2919ddec1

Time (s): cpu = 00:06:57 ; elapsed = 00:02:33 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4248 ; free virtual = 12421
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.234  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 27253a99a

Time (s): cpu = 00:06:57 ; elapsed = 00:02:33 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4248 ; free virtual = 12421
Phase 6 Post Hold Fix | Checksum: 27253a99a

Time (s): cpu = 00:06:57 ; elapsed = 00:02:33 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4248 ; free virtual = 12421

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.02835 %
  Global Horizontal Routing Utilization  = 2.19707 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20dec0067

Time (s): cpu = 00:06:58 ; elapsed = 00:02:34 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4246 ; free virtual = 12419

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20dec0067

Time (s): cpu = 00:06:58 ; elapsed = 00:02:34 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4245 ; free virtual = 12418

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20dec0067

Time (s): cpu = 00:07:01 ; elapsed = 00:02:37 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4242 ; free virtual = 12415

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.234  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20dec0067

Time (s): cpu = 00:07:01 ; elapsed = 00:02:37 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4245 ; free virtual = 12418
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:01 ; elapsed = 00:02:37 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4332 ; free virtual = 12505

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:12 ; elapsed = 00:02:42 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4332 ; free virtual = 12505
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4219 ; free virtual = 12488
INFO: [Common 17-1381] The checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4291 ; free virtual = 12485
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 4247 ; free virtual = 12442
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 3982 ; free virtual = 12177
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 3911 ; free virtual = 12117
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 4865.504 ; gain = 0.000 ; free physical = 3890 ; free virtual = 12097
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U11/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U11/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U11/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U11/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U13/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U13/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U13/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U13/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U27/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U27/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U27/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U27/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U29/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U29/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U29/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U29/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U10/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U10/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U10/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U10/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U26/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U26/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U26/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U26/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U12/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U12/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U12/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U12/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U25/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U25/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U25/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U25/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U28/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U28/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U28/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U28/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U9/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg__0 input design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U9/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U9/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product input design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U9/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U1/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U1/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U1/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U1/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U12/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U12/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U12/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U12/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U13/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U13/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U13/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U13/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U16/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U16/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U16/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U16/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U17/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U17/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U17/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U17/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U20/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U20/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U20/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U20/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U21/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U21/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U21/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U21/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U24/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U24/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U24/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U24/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U25/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U25/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U25/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U25/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U28/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U28/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U28/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U28/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U29/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U29/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U29/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U29/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U32/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U32/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U32/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U32/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U33/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U33/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U33/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U33/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U36/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U36/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U36/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U36/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U37/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U37/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U37/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U37/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U4/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U4/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U4/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U4/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U40/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U40/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U40/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U40/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U41/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U41/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U41/decode_start_f2r_bkb_MulnS_0_U/tmp_product input design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U41/decode_start_f2r_bkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U11/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U11/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U13/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U13/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U27/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U27/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U29/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U29/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U10/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U10/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U26/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U26/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U12/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U12/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U25/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U25/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U28/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U28/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U9/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product output design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U9/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U1/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U1/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U12/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U12/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U13/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U13/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U16/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U16/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U17/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U17/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U20/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U20/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U21/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U21/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U24/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U24/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U25/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U25/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U28/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U28/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U29/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U29/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U32/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U32/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U33/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U33/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U36/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U36/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U37/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U37/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U4/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U4/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U40/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U40/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U41/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U41/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U44/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U44/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U45/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U45/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U48/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U48/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U49/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U49/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U5/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U5/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U52/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U52/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U53/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U53/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U56/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U56/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U57/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U57/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U60/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U60/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U61/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U61/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U64/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U64/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U8/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U8/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U9/decode_start_f2r_bkb_MulnS_0_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U9/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U10/decode_start_f2r_cud_MulnS_1_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U10/decode_start_f2r_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U14/decode_start_f2r_cud_MulnS_1_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U14/decode_start_f2r_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U18/decode_start_f2r_cud_MulnS_1_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U18/decode_start_f2r_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U2/decode_start_f2r_cud_MulnS_1_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U2/decode_start_f2r_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U22/decode_start_f2r_cud_MulnS_1_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U22/decode_start_f2r_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U26/decode_start_f2r_cud_MulnS_1_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U26/decode_start_f2r_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U30/decode_start_f2r_cud_MulnS_1_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U30/decode_start_f2r_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U34/decode_start_f2r_cud_MulnS_1_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U34/decode_start_f2r_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U38/decode_start_f2r_cud_MulnS_1_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U38/decode_start_f2r_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U42/decode_start_f2r_cud_MulnS_1_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U42/decode_start_f2r_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U46/decode_start_f2r_cud_MulnS_1_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U46/decode_start_f2r_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U50/decode_start_f2r_cud_MulnS_1_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U50/decode_start_f2r_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U54/decode_start_f2r_cud_MulnS_1_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U54/decode_start_f2r_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U58/decode_start_f2r_cud_MulnS_1_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U58/decode_start_f2r_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U6/decode_start_f2r_cud_MulnS_1_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U6/decode_start_f2r_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U62/decode_start_f2r_cud_MulnS_1_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_cud_U62/decode_start_f2r_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U11/decode_start_f2r_dEe_MulnS_2_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U11/decode_start_f2r_dEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U15/decode_start_f2r_dEe_MulnS_2_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U15/decode_start_f2r_dEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U19/decode_start_f2r_dEe_MulnS_2_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U19/decode_start_f2r_dEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U23/decode_start_f2r_dEe_MulnS_2_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U23/decode_start_f2r_dEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U27/decode_start_f2r_dEe_MulnS_2_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U27/decode_start_f2r_dEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U3/decode_start_f2r_dEe_MulnS_2_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U3/decode_start_f2r_dEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U31/decode_start_f2r_dEe_MulnS_2_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U31/decode_start_f2r_dEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U35/decode_start_f2r_dEe_MulnS_2_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U35/decode_start_f2r_dEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U39/decode_start_f2r_dEe_MulnS_2_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U39/decode_start_f2r_dEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U43/decode_start_f2r_dEe_MulnS_2_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U43/decode_start_f2r_dEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U47/decode_start_f2r_dEe_MulnS_2_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U47/decode_start_f2r_dEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U51/decode_start_f2r_dEe_MulnS_2_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U51/decode_start_f2r_dEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U55/decode_start_f2r_dEe_MulnS_2_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U55/decode_start_f2r_dEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U59/decode_start_f2r_dEe_MulnS_2_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U59/decode_start_f2r_dEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U63/decode_start_f2r_dEe_MulnS_2_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U63/decode_start_f2r_dEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U7/decode_start_f2r_dEe_MulnS_2_U/tmp_product output design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_dEe_U7/decode_start_f2r_dEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U11/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U11/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U11/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U11/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U13/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U13/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U13/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U13/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U14/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U15/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U16/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U19/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U21/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U22/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U23/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U27/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U27/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U27/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U27/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U29/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U29/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U29/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U29/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U3/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U30/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U31/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U32/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U5/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U6/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10nsdEe_U7/ChenIDct_mul_10nsdEe_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U10/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U10/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U10/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U10/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U18/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U2/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U20/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U26/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U26/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U26/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U26/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_10s_cud_U4/ChenIDct_mul_10s_cud_MulnS_1_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U1/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U17/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U24/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_8ns_bkb_U8/ChenIDct_mul_8ns_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U12/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U12/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U12/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U12/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U25/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U25/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U25/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U25/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U28/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U28/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U28/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U28/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U9/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg__0 multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U9/ChenIDct_mul_9ns_eOg_MulnS_3_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U9/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product multiplier stage design_1_i/ChenIDct_0/inst/ChenIDct_mul_9ns_eOg_U9/ChenIDct_mul_9ns_eOg_MulnS_3_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U1/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U1/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U1/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U1/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U12/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U12/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U12/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U12/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U13/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U13/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U13/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U13/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U16/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U16/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U16/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U16/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U17/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U17/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U17/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U17/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U20/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U20/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U20/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U20/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U21/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U21/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U21/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U21/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U24/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U24/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U24/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U24/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U25/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U25/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U25/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U25/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U28/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U28/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U28/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U28/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U29/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U29/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U29/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U29/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U32/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U32/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U32/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U32/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U33/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U33/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U33/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U33/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U36/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U36/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U36/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U36/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U37/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U37/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U37/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U37/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U4/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U4/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U4/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U4/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U40/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U40/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U40/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U40/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U41/decode_start_f2r_bkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U41/decode_start_f2r_bkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U41/decode_start_f2r_bkb_MulnS_0_U/tmp_product multiplier stage design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/decode_start_f2r_bkb_U41/decode_start_f2r_bkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/ap_NS_fsm190_out_bufg_place is a gated clock net sourced by a combinational pin design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/ap_CS_fsm[30]_i_1/O, cell design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0/inst/ap_CS_fsm[30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 482 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Apr 30 19:32:58 2018. For additional details about this file, please refer to the WebTalk help file at /home/tools/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 298 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:48 ; elapsed = 00:02:39 . Memory (MB): peak = 5258.004 ; gain = 392.500 ; free physical = 3798 ; free virtual = 12049
INFO: [Common 17-206] Exiting Vivado at Mon Apr 30 19:32:58 2018...
