{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1749105399236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1749105399237 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "wrapper EP2AGX45CU17I3 " "Automatically selected device EP2AGX45CU17I3 for design wrapper" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1749105399359 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1749105399405 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1749105399405 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1749105399592 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1749105399599 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[0\] PIN_AE23 " "Can't place node \"LEDR\[0\]\" -- illegal location assignment PIN_AE23" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[0] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399647 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[1\] PIN_AF23 " "Can't place node \"LEDR\[1\]\" -- illegal location assignment PIN_AF23" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[1] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399647 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[2\] PIN_AB21 " "Can't place node \"LEDR\[2\]\" -- illegal location assignment PIN_AB21" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[2] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399647 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[3\] PIN_AC22 " "Can't place node \"LEDR\[3\]\" -- illegal location assignment PIN_AC22" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[3] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399647 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[4\] PIN_AD22 " "Can't place node \"LEDR\[4\]\" -- illegal location assignment PIN_AD22" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[4] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399647 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[5\] PIN_AD23 " "Can't place node \"LEDR\[5\]\" -- illegal location assignment PIN_AD23" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[5] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399647 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[6\] PIN_AD21 " "Can't place node \"LEDR\[6\]\" -- illegal location assignment PIN_AD21" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[6] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399647 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[7\] PIN_AC21 " "Can't place node \"LEDR\[7\]\" -- illegal location assignment PIN_AC21" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[7] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[8\] PIN_AA14 " "Can't place node \"LEDR\[8\]\" -- illegal location assignment PIN_AA14" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[8] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[10\] PIN_AA13 " "Can't place node \"LEDR\[10\]\" -- illegal location assignment PIN_AA13" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[10] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[11\] PIN_AC14 " "Can't place node \"LEDR\[11\]\" -- illegal location assignment PIN_AC14" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[11] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[12\] PIN_AD15 " "Can't place node \"LEDR\[12\]\" -- illegal location assignment PIN_AD15" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[12] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[13\] PIN_AE15 " "Can't place node \"LEDR\[13\]\" -- illegal location assignment PIN_AE15" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[13] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[14\] PIN_AF13 " "Can't place node \"LEDR\[14\]\" -- illegal location assignment PIN_AF13" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[14] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[15\] PIN_AE13 " "Can't place node \"LEDR\[15\]\" -- illegal location assignment PIN_AE13" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[15] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[16\] PIN_AE12 " "Can't place node \"LEDR\[16\]\" -- illegal location assignment PIN_AE12" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[16] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[17\] PIN_AD12 " "Can't place node \"LEDR\[17\]\" -- illegal location assignment PIN_AD12" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDR[17] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[0\] PIN_AE22 " "Can't place node \"LEDG\[0\]\" -- illegal location assignment PIN_AE22" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDG[0] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[1\] PIN_AF22 " "Can't place node \"LEDG\[1\]\" -- illegal location assignment PIN_AF22" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDG[1] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[2\] PIN_W19 " "Can't place node \"LEDG\[2\]\" -- illegal location assignment PIN_W19" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDG[2] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[3\] PIN_V18 " "Can't place node \"LEDG\[3\]\" -- illegal location assignment PIN_V18" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDG[3] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[4\] PIN_U18 " "Can't place node \"LEDG\[4\]\" -- illegal location assignment PIN_U18" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDG[4] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[5\] PIN_U17 " "Can't place node \"LEDG\[5\]\" -- illegal location assignment PIN_U17" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDG[5] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[6\] PIN_AA20 " "Can't place node \"LEDG\[6\]\" -- illegal location assignment PIN_AA20" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LEDG[6] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LCD_DATA\[3\] PIN_H2 " "Can't place node \"LCD_DATA\[3\]\" -- illegal location assignment PIN_H2" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LCD_DATA\[6\] PIN_H4 " "Can't place node \"LCD_DATA\[6\]\" -- illegal location assignment PIN_H4" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LCD_BLON PIN_K2 " "Can't place node \"LCD_BLON\" -- illegal location assignment PIN_K2" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_BLON } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399649 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[0\] PIN_N25 " "Can't place node \"SW\[0\]\" -- illegal location assignment PIN_N25" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399649 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_N26 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_N26" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399649 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_P25 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_P25" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399649 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[3\] PIN_AE14 " "Can't place node \"SW\[3\]\" -- illegal location assignment PIN_AE14" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399649 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[4\] PIN_AF14 " "Can't place node \"SW\[4\]\" -- illegal location assignment PIN_AF14" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399649 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[5\] PIN_AD13 " "Can't place node \"SW\[5\]\" -- illegal location assignment PIN_AD13" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399649 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[6\] PIN_AC13 " "Can't place node \"SW\[6\]\" -- illegal location assignment PIN_AC13" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399649 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "CLOCK_50 PIN_N2 " "Can't place node \"CLOCK_50\" -- illegal location assignment PIN_N2" {  } { { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/noname_lnin/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "wrapper.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/wrapper.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749105399649 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749105399649 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1749105399821 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1749105399822 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 36 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 36 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749105399877 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun  5 13:36:39 2025 " "Processing ended: Thu Jun  5 13:36:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749105399877 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749105399877 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749105399877 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1749105399877 ""}
