Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Operativos\Tarea1_CPU\Tarea1_CPU.qsys --block-symbol-file --output-directory=C:\Operativos\Tarea1_CPU\Tarea1_CPU --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Tarea1_CPU/Tarea1_CPU.qsys
Progress: Reading input file
Progress: Adding BTN [altera_avalon_pio 18.1]
Progress: Parameterizing module BTN
Progress: Adding BUZZER [altera_avalon_pio 18.1]
Progress: Parameterizing module BUZZER
Progress: Adding DEBUG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module DEBUG
Progress: Adding LEDS [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDS
Progress: Adding NiosIntr [altera_nios2_gen2 18.1]
Progress: Parameterizing module NiosIntr
Progress: Adding SEG_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG_0
Progress: Adding SEG_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG_1
Progress: Adding SEG_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG_2
Progress: Adding SEG_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG_3
Progress: Adding SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module SRAM
Progress: Adding SWITCHES [altera_avalon_pio 18.1]
Progress: Parameterizing module SWITCHES
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Tarea1_CPU.BTN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Tarea1_CPU.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Tarea1_CPU.SWITCHES: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Operativos\Tarea1_CPU\Tarea1_CPU.qsys --synthesis=VERILOG --output-directory=C:\Operativos\Tarea1_CPU\Tarea1_CPU\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Tarea1_CPU/Tarea1_CPU.qsys
Progress: Reading input file
Progress: Adding BTN [altera_avalon_pio 18.1]
Progress: Parameterizing module BTN
Progress: Adding BUZZER [altera_avalon_pio 18.1]
Progress: Parameterizing module BUZZER
Progress: Adding DEBUG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module DEBUG
Progress: Adding LEDS [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDS
Progress: Adding NiosIntr [altera_nios2_gen2 18.1]
Progress: Parameterizing module NiosIntr
Progress: Adding SEG_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG_0
Progress: Adding SEG_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG_1
Progress: Adding SEG_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG_2
Progress: Adding SEG_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG_3
Progress: Adding SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module SRAM
Progress: Adding SWITCHES [altera_avalon_pio 18.1]
Progress: Parameterizing module SWITCHES
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Tarea1_CPU.BTN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Tarea1_CPU.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Tarea1_CPU.SWITCHES: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Tarea1_CPU: Generating Tarea1_CPU "Tarea1_CPU" for QUARTUS_SYNTH
Info: BTN: Starting RTL generation for module 'Tarea1_CPU_BTN'
Info: BTN:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Tarea1_CPU_BTN --dir=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0002_BTN_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0002_BTN_gen//Tarea1_CPU_BTN_component_configuration.pl  --do_build_sim=0  ]
Info: BTN: Done RTL generation for module 'Tarea1_CPU_BTN'
Info: BTN: "Tarea1_CPU" instantiated altera_avalon_pio "BTN"
Info: BUZZER: Starting RTL generation for module 'Tarea1_CPU_BUZZER'
Info: BUZZER:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Tarea1_CPU_BUZZER --dir=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0003_BUZZER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0003_BUZZER_gen//Tarea1_CPU_BUZZER_component_configuration.pl  --do_build_sim=0  ]
Info: BUZZER: Done RTL generation for module 'Tarea1_CPU_BUZZER'
Info: BUZZER: "Tarea1_CPU" instantiated altera_avalon_pio "BUZZER"
Info: DEBUG: Starting RTL generation for module 'Tarea1_CPU_DEBUG'
Info: DEBUG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Tarea1_CPU_DEBUG --dir=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0004_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0004_DEBUG_gen//Tarea1_CPU_DEBUG_component_configuration.pl  --do_build_sim=0  ]
Info: DEBUG: Done RTL generation for module 'Tarea1_CPU_DEBUG'
Info: DEBUG: "Tarea1_CPU" instantiated altera_avalon_jtag_uart "DEBUG"
Info: LEDS: Starting RTL generation for module 'Tarea1_CPU_LEDS'
Info: LEDS:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Tarea1_CPU_LEDS --dir=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0005_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0005_LEDS_gen//Tarea1_CPU_LEDS_component_configuration.pl  --do_build_sim=0  ]
Info: LEDS: Done RTL generation for module 'Tarea1_CPU_LEDS'
Info: LEDS: "Tarea1_CPU" instantiated altera_avalon_pio "LEDS"
Info: NiosIntr: "Tarea1_CPU" instantiated altera_nios2_gen2 "NiosIntr"
Info: SEG_0: Starting RTL generation for module 'Tarea1_CPU_SEG_0'
Info: SEG_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Tarea1_CPU_SEG_0 --dir=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0006_SEG_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0006_SEG_0_gen//Tarea1_CPU_SEG_0_component_configuration.pl  --do_build_sim=0  ]
Info: SEG_0: Done RTL generation for module 'Tarea1_CPU_SEG_0'
Info: SEG_0: "Tarea1_CPU" instantiated altera_avalon_pio "SEG_0"
Info: SRAM: Starting RTL generation for module 'Tarea1_CPU_SRAM'
Info: SRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Tarea1_CPU_SRAM --dir=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0007_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0007_SRAM_gen//Tarea1_CPU_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SRAM: Done RTL generation for module 'Tarea1_CPU_SRAM'
Info: SRAM: "Tarea1_CPU" instantiated altera_avalon_onchip_memory2 "SRAM"
Info: SWITCHES: Starting RTL generation for module 'Tarea1_CPU_SWITCHES'
Info: SWITCHES:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Tarea1_CPU_SWITCHES --dir=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0008_SWITCHES_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0008_SWITCHES_gen//Tarea1_CPU_SWITCHES_component_configuration.pl  --do_build_sim=0  ]
Info: SWITCHES: Done RTL generation for module 'Tarea1_CPU_SWITCHES'
Info: SWITCHES: "Tarea1_CPU" instantiated altera_avalon_pio "SWITCHES"
Info: TIMER: Starting RTL generation for module 'Tarea1_CPU_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Tarea1_CPU_TIMER --dir=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0009_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0009_TIMER_gen//Tarea1_CPU_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'Tarea1_CPU_TIMER'
Info: TIMER: "Tarea1_CPU" instantiated altera_avalon_timer "TIMER"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Tarea1_CPU" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Tarea1_CPU" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Tarea1_CPU" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Tarea1_CPU_NiosIntr_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Tarea1_CPU_NiosIntr_cpu --dir=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/GUSTAV~1/AppData/Local/Temp/alt9961_2409608296700483660.dir/0012_cpu_gen//Tarea1_CPU_NiosIntr_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.08.25 21:26:22 (*) Starting Nios II generation
Info: cpu: # 2024.08.25 21:26:22 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.25 21:26:22 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.08.25 21:26:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.25 21:26:22 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.25 21:26:22 (*)   Plaintext license not found.
Info: cpu: # 2024.08.25 21:26:22 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.08.25 21:26:23 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.08.25 21:26:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.25 21:26:23 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.25 21:26:23 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2024.08.25 21:26:23 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.25 21:26:23 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.25 21:26:23 (*)     Testbench
Info: cpu: # 2024.08.25 21:26:23 (*)     Instruction decoding
Info: cpu: # 2024.08.25 21:26:23 (*)       Instruction fields
Info: cpu: # 2024.08.25 21:26:23 (*)       Instruction decodes
Info: cpu: # 2024.08.25 21:26:23 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.08.25 21:26:23 (*)       Instruction controls
Info: cpu: # 2024.08.25 21:26:23 (*)     Pipeline frontend
Info: cpu: # 2024.08.25 21:26:23 (*)     Pipeline backend
Info: cpu: # 2024.08.25 21:26:25 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.25 21:26:26 (*)   Creating encrypted RTL
Info: cpu: # 2024.08.25 21:26:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Tarea1_CPU_NiosIntr_cpu'
Info: cpu: "NiosIntr" instantiated altera_nios2_gen2_unit "cpu"
Info: NiosIntr_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NiosIntr_data_master_translator"
Info: DEBUG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DEBUG_avalon_jtag_slave_translator"
Info: NiosIntr_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NiosIntr_data_master_agent"
Info: DEBUG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DEBUG_avalon_jtag_slave_agent"
Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DEBUG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: NiosIntr_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "NiosIntr_data_master_limiter"
Info: Reusing file C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Tarea1_CPU: Done "Tarea1_CPU" with 34 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
