// Seed: 3076378587
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wand id_6 = -1;
  assign id_2 = id_6;
  logic [-1 : ""] id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd25
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input logic [7:0] id_3;
  inout wire _id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_1,
      id_4
  );
  always force id_2 = -1 != id_3[id_2];
endmodule
