{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@197:207@HdlIdDef", "\n  reg        [31:0]     trigger_delay_counter;\n  reg                   triggered;\n  reg                   trigger_out_m1;\n\n  reg                   streaming_on;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@144:154", "  wire    [31:0]    trigger_delay;\n  wire              trigger_out_delayed;\n\n  wire              streaming;\n\n  genvar i;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"]], "Diff Content": {"Delete": [], "Add": [[202, "  reg                   trigger_out_hold;\n"], [202, "  reg                   trigger_out_ack;\n"]]}}