--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Feb 15 16:14:45 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Top_Module
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets sys_clk_c]
            872 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 988.561ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u_uart_send/clk_cnt_487__i15  (from sys_clk_c +)
   Destination:    FD1S3AX    D              \u_uart_send/tx_flag_42  (to sys_clk_c +)

   Delay:                  11.279ns  (30.2% logic, 69.8% route), 7 logic levels.

 Constraint Details:

     11.279ns data_path \u_uart_send/clk_cnt_487__i15 to \u_uart_send/tx_flag_42 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 988.561ns

 Path Details: \u_uart_send/clk_cnt_487__i15 to \u_uart_send/tx_flag_42

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u_uart_send/clk_cnt_487__i15 (from sys_clk_c)
Route         2   e 1.198                                  \u_uart_send/clk_cnt[15]
LUT4        ---     0.493              B to Z              \u_uart_send/i5_3_lut
Route         1   e 0.941                                  \u_uart_send/n14
LUT4        ---     0.493              C to Z              \u_uart_send/i8_4_lut
Route         2   e 1.141                                  \u_uart_send/n3611
LUT4        ---     0.493              C to Z              \u_uart_send/i1_2_lut_3_lut
Route         1   e 0.941                                  \u_uart_send/n3634
LUT4        ---     0.493              B to Z              \u_uart_send/i3_4_lut_adj_13
Route         2   e 1.141                                  \u_uart_send/n3617
LUT4        ---     0.493              D to Z              \u_uart_send/i3_4_lut
Route         9   e 1.574                                  \u_uart_send/n2431
LUT4        ---     0.493              C to Z              \u_uart_send/i1728_3_lut_4_lut
Route         1   e 0.941                                  \u_uart_send/n2157
                  --------
                   11.279  (30.2% logic, 69.8% route), 7 logic levels.


Passed:  The following path meets requirements by 988.561ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u_uart_send/clk_cnt_487__i15  (from sys_clk_c +)
   Destination:    FD1S3AX    D              \u_uart_send/tx_data_i0  (to sys_clk_c +)

   Delay:                  11.279ns  (30.2% logic, 69.8% route), 7 logic levels.

 Constraint Details:

     11.279ns data_path \u_uart_send/clk_cnt_487__i15 to \u_uart_send/tx_data_i0 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 988.561ns

 Path Details: \u_uart_send/clk_cnt_487__i15 to \u_uart_send/tx_data_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u_uart_send/clk_cnt_487__i15 (from sys_clk_c)
Route         2   e 1.198                                  \u_uart_send/clk_cnt[15]
LUT4        ---     0.493              B to Z              \u_uart_send/i5_3_lut
Route         1   e 0.941                                  \u_uart_send/n14
LUT4        ---     0.493              C to Z              \u_uart_send/i8_4_lut
Route         2   e 1.141                                  \u_uart_send/n3611
LUT4        ---     0.493              C to Z              \u_uart_send/i1_2_lut_3_lut
Route         1   e 0.941                                  \u_uart_send/n3634
LUT4        ---     0.493              B to Z              \u_uart_send/i3_4_lut_adj_13
Route         2   e 1.141                                  \u_uart_send/n3617
LUT4        ---     0.493              D to Z              \u_uart_send/i3_4_lut
Route         9   e 1.574                                  \u_uart_send/n2431
LUT4        ---     0.493              A to Z              \u_uart_send/i1192_4_lut
Route         1   e 0.941                                  \u_uart_send/n2155
                  --------
                   11.279  (30.2% logic, 69.8% route), 7 logic levels.


Passed:  The following path meets requirements by 988.561ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u_uart_send/clk_cnt_487__i15  (from sys_clk_c +)
   Destination:    FD1S3AX    D              \u_uart_send/tx_data_i7  (to sys_clk_c +)

   Delay:                  11.279ns  (30.2% logic, 69.8% route), 7 logic levels.

 Constraint Details:

     11.279ns data_path \u_uart_send/clk_cnt_487__i15 to \u_uart_send/tx_data_i7 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 988.561ns

 Path Details: \u_uart_send/clk_cnt_487__i15 to \u_uart_send/tx_data_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u_uart_send/clk_cnt_487__i15 (from sys_clk_c)
Route         2   e 1.198                                  \u_uart_send/clk_cnt[15]
LUT4        ---     0.493              B to Z              \u_uart_send/i5_3_lut
Route         1   e 0.941                                  \u_uart_send/n14
LUT4        ---     0.493              C to Z              \u_uart_send/i8_4_lut
Route         2   e 1.141                                  \u_uart_send/n3611
LUT4        ---     0.493              C to Z              \u_uart_send/i1_2_lut_3_lut
Route         1   e 0.941                                  \u_uart_send/n3634
LUT4        ---     0.493              B to Z              \u_uart_send/i3_4_lut_adj_13
Route         2   e 1.141                                  \u_uart_send/n3617
LUT4        ---     0.493              D to Z              \u_uart_send/i3_4_lut
Route         9   e 1.574                                  \u_uart_send/n2431
LUT4        ---     0.493              D to Z              \u_uart_send/i1176_4_lut
Route         1   e 0.941                                  \u_uart_send/n2139
                  --------
                   11.279  (30.2% logic, 69.8% route), 7 logic levels.

Report: 11.439 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sys_clk_c]               |  1000.000 ns|    11.439 ns|     7  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  6656 paths, 514 nets, and 1274 connections (98.8% coverage)


Peak memory: 65146880 bytes, TRCE: 1351680 bytes, DLYMAN: 110592 bytes
CPU_TIME_REPORT: 0 secs 
