
oled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000856c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011bc  08008740  08008740  00009740  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098fc  080098fc  0000b1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080098fc  080098fc  0000a8fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009904  08009904  0000b1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009904  08009904  0000a904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009908  08009908  0000a908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800990c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000614  200001dc  08009ae8  0000b1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007f0  08009ae8  0000b7f0  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000b1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c10f  00000000  00000000  0000b206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e6f  00000000  00000000  00017315  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b40  00000000  00000000  00019188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008c1  00000000  00000000  00019cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000228cc  00000000  00000000  0001a589  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f026  00000000  00000000  0003ce55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd0eb  00000000  00000000  0004be7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00118f66  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004340  00000000  00000000  00118fac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  0011d2ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008724 	.word	0x08008724

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08008724 	.word	0x08008724

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b08c      	sub	sp, #48	@ 0x30
 8001064:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	// GPIOA PERIPHERAL CLOCK
	RCC->AHB1ENR |= (1<<0);
 8001066:	4b4c      	ldr	r3, [pc, #304]	@ (8001198 <main+0x138>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	4a4b      	ldr	r2, [pc, #300]	@ (8001198 <main+0x138>)
 800106c:	f043 0301 	orr.w	r3, r3, #1
 8001070:	6313      	str	r3, [r2, #48]	@ 0x30
	// Analog mode
	GPIOA->MODER |= (0X3<<(PA0*2));
 8001072:	4b4a      	ldr	r3, [pc, #296]	@ (800119c <main+0x13c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a49      	ldr	r2, [pc, #292]	@ (800119c <main+0x13c>)
 8001078:	f043 0303 	orr.w	r3, r3, #3
 800107c:	6013      	str	r3, [r2, #0]
	// ADC clock
	RCC->APB2ENR |= (1<<ADC1EN);
 800107e:	4b46      	ldr	r3, [pc, #280]	@ (8001198 <main+0x138>)
 8001080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001082:	4a45      	ldr	r2, [pc, #276]	@ (8001198 <main+0x138>)
 8001084:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001088:	6453      	str	r3, [r2, #68]	@ 0x44
	// channel sequence length L[3:0] = 0000 for 1 conversion
	ADC1->SQR1 = 0;
 800108a:	4b45      	ldr	r3, [pc, #276]	@ (80011a0 <main+0x140>)
 800108c:	2200      	movs	r2, #0
 800108e:	62da      	str	r2, [r3, #44]	@ 0x2c
	// 1st conversion SQ1[4:0] = 0 for selecting channel 0
	ADC1->SQR3 = 0;
 8001090:	4b43      	ldr	r3, [pc, #268]	@ (80011a0 <main+0x140>)
 8001092:	2200      	movs	r2, #0
 8001094:	635a      	str	r2, [r3, #52]	@ 0x34

	// sampling rate = 480
	ADC1->SMPR2 |= (0X7<<0);
 8001096:	4b42      	ldr	r3, [pc, #264]	@ (80011a0 <main+0x140>)
 8001098:	691b      	ldr	r3, [r3, #16]
 800109a:	4a41      	ldr	r2, [pc, #260]	@ (80011a0 <main+0x140>)
 800109c:	f043 0307 	orr.w	r3, r3, #7
 80010a0:	6113      	str	r3, [r2, #16]
	// start ADC
	ADC1->CR2 |= (1<<ADON);
 80010a2:	4b3f      	ldr	r3, [pc, #252]	@ (80011a0 <main+0x140>)
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	4a3e      	ldr	r2, [pc, #248]	@ (80011a0 <main+0x140>)
 80010a8:	f043 0301 	orr.w	r3, r3, #1
 80010ac:	6093      	str	r3, [r2, #8]
	// continuos conversion
	ADC1->CR2 |= (1<<CONT);
 80010ae:	4b3c      	ldr	r3, [pc, #240]	@ (80011a0 <main+0x140>)
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	4a3b      	ldr	r2, [pc, #236]	@ (80011a0 <main+0x140>)
 80010b4:	f043 0302 	orr.w	r3, r3, #2
 80010b8:	6093      	str	r3, [r2, #8]
	// start conversion
	ADC1->CR2 |= (1<<SWSTART);
 80010ba:	4b39      	ldr	r3, [pc, #228]	@ (80011a0 <main+0x140>)
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	4a38      	ldr	r2, [pc, #224]	@ (80011a0 <main+0x140>)
 80010c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80010c4:	6093      	str	r3, [r2, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010c6:	f000 fe47 	bl	8001d58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ca:	f000 f873 	bl	80011b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ce:	f000 f937 	bl	8001340 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010d2:	f000 f90b 	bl	80012ec <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80010d6:	f000 f8db 	bl	8001290 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 80010da:	f000 f9a5 	bl	8001428 <SSD1306_Init>
  //SSD1306_ScrollRight(0,7);
  //HAL_Delay(3000);
  //SSD1306_ScrollLeft(1,7);
  //HAL_Delay(3000);
  //SSD1306_Stopscroll();
  SSD1306_Clear();
 80010de:	f000 fbc4 	bl	800186a <SSD1306_Clear>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  // polling to check End of Conversion
	  		while(!(ADC1->SR & (1<<EOC)));
 80010e2:	bf00      	nop
 80010e4:	4b2e      	ldr	r3, [pc, #184]	@ (80011a0 <main+0x140>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f003 0302 	and.w	r3, r3, #2
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d0f9      	beq.n	80010e4 <main+0x84>
	  		// reading DR
	  		uint16_t dr = ADC1->DR;
 80010f0:	4b2b      	ldr	r3, [pc, #172]	@ (80011a0 <main+0x140>)
 80010f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f4:	84fb      	strh	r3, [r7, #38]	@ 0x26
	  		// temperature conversion
	  		float temp = ((dr*3.3) / 4095.0)*100.0;
 80010f6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff fa33 	bl	8000564 <__aeabi_i2d>
 80010fe:	a322      	add	r3, pc, #136	@ (adr r3, 8001188 <main+0x128>)
 8001100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001104:	f7ff fa98 	bl	8000638 <__aeabi_dmul>
 8001108:	4602      	mov	r2, r0
 800110a:	460b      	mov	r3, r1
 800110c:	4610      	mov	r0, r2
 800110e:	4619      	mov	r1, r3
 8001110:	a31f      	add	r3, pc, #124	@ (adr r3, 8001190 <main+0x130>)
 8001112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001116:	f7ff fbb9 	bl	800088c <__aeabi_ddiv>
 800111a:	4602      	mov	r2, r0
 800111c:	460b      	mov	r3, r1
 800111e:	4610      	mov	r0, r2
 8001120:	4619      	mov	r1, r3
 8001122:	f04f 0200 	mov.w	r2, #0
 8001126:	4b1f      	ldr	r3, [pc, #124]	@ (80011a4 <main+0x144>)
 8001128:	f7ff fa86 	bl	8000638 <__aeabi_dmul>
 800112c:	4602      	mov	r2, r0
 800112e:	460b      	mov	r3, r1
 8001130:	4610      	mov	r0, r2
 8001132:	4619      	mov	r1, r3
 8001134:	f7ff fd78 	bl	8000c28 <__aeabi_d2f>
 8001138:	4603      	mov	r3, r0
 800113a:	623b      	str	r3, [r7, #32]
	  		//printf("T : %.3f%cC\n",temp,'');

	  		 SSD1306_GotoXY (0,0);
 800113c:	2100      	movs	r1, #0
 800113e:	2000      	movs	r0, #0
 8001140:	f000 fada 	bl	80016f8 <SSD1306_GotoXY>
	  		  SSD1306_Puts ("Temperature : ", &Font_11x18, 1);
 8001144:	2201      	movs	r2, #1
 8001146:	4918      	ldr	r1, [pc, #96]	@ (80011a8 <main+0x148>)
 8001148:	4818      	ldr	r0, [pc, #96]	@ (80011ac <main+0x14c>)
 800114a:	f000 fb69 	bl	8001820 <SSD1306_Puts>
	  		  SSD1306_GotoXY (0, 30);
 800114e:	211e      	movs	r1, #30
 8001150:	2000      	movs	r0, #0
 8001152:	f000 fad1 	bl	80016f8 <SSD1306_GotoXY>
	  		  char buf[32];
	  		  sprintf(buf,"%.3f %cC",temp,'\u00B0');
 8001156:	6a38      	ldr	r0, [r7, #32]
 8001158:	f7ff fa16 	bl	8000588 <__aeabi_f2d>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	4638      	mov	r0, r7
 8001162:	f24c 21b0 	movw	r1, #49840	@ 0xc2b0
 8001166:	9100      	str	r1, [sp, #0]
 8001168:	4911      	ldr	r1, [pc, #68]	@ (80011b0 <main+0x150>)
 800116a:	f003 febb 	bl	8004ee4 <siprintf>
	  		  SSD1306_Puts (buf, &Font_11x18, 1);
 800116e:	463b      	mov	r3, r7
 8001170:	2201      	movs	r2, #1
 8001172:	490d      	ldr	r1, [pc, #52]	@ (80011a8 <main+0x148>)
 8001174:	4618      	mov	r0, r3
 8001176:	f000 fb53 	bl	8001820 <SSD1306_Puts>
	  		  SSD1306_UpdateScreen();
 800117a:	f000 fa19 	bl	80015b0 <SSD1306_UpdateScreen>
	  		// delay
	  		 HAL_Delay (2000);
 800117e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001182:	f000 fe57 	bl	8001e34 <HAL_Delay>
  {
 8001186:	e7ac      	b.n	80010e2 <main+0x82>
 8001188:	66666666 	.word	0x66666666
 800118c:	400a6666 	.word	0x400a6666
 8001190:	00000000 	.word	0x00000000
 8001194:	40affe00 	.word	0x40affe00
 8001198:	40023800 	.word	0x40023800
 800119c:	40020000 	.word	0x40020000
 80011a0:	40012000 	.word	0x40012000
 80011a4:	40590000 	.word	0x40590000
 80011a8:	20000000 	.word	0x20000000
 80011ac:	08008740 	.word	0x08008740
 80011b0:	08008750 	.word	0x08008750

080011b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b094      	sub	sp, #80	@ 0x50
 80011b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ba:	f107 031c 	add.w	r3, r7, #28
 80011be:	2234      	movs	r2, #52	@ 0x34
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f003 fef3 	bl	8004fae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c8:	f107 0308 	add.w	r3, r7, #8
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d8:	2300      	movs	r3, #0
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001288 <SystemClock_Config+0xd4>)
 80011de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e0:	4a29      	ldr	r2, [pc, #164]	@ (8001288 <SystemClock_Config+0xd4>)
 80011e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e8:	4b27      	ldr	r3, [pc, #156]	@ (8001288 <SystemClock_Config+0xd4>)
 80011ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011f0:	607b      	str	r3, [r7, #4]
 80011f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80011f4:	2300      	movs	r3, #0
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	4b24      	ldr	r3, [pc, #144]	@ (800128c <SystemClock_Config+0xd8>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001200:	4a22      	ldr	r2, [pc, #136]	@ (800128c <SystemClock_Config+0xd8>)
 8001202:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001206:	6013      	str	r3, [r2, #0]
 8001208:	4b20      	ldr	r3, [pc, #128]	@ (800128c <SystemClock_Config+0xd8>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001210:	603b      	str	r3, [r7, #0]
 8001212:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001214:	2302      	movs	r3, #2
 8001216:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001218:	2301      	movs	r3, #1
 800121a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800121c:	2310      	movs	r3, #16
 800121e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001220:	2302      	movs	r3, #2
 8001222:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001224:	2300      	movs	r3, #0
 8001226:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001228:	2310      	movs	r3, #16
 800122a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800122c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001230:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001232:	2304      	movs	r3, #4
 8001234:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001236:	2302      	movs	r3, #2
 8001238:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800123a:	2302      	movs	r3, #2
 800123c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800123e:	f107 031c 	add.w	r3, r7, #28
 8001242:	4618      	mov	r0, r3
 8001244:	f002 f9c4 	bl	80035d0 <HAL_RCC_OscConfig>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800124e:	f000 f8e5 	bl	800141c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001252:	230f      	movs	r3, #15
 8001254:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001256:	2302      	movs	r3, #2
 8001258:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800125a:	2300      	movs	r3, #0
 800125c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800125e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001262:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001264:	2300      	movs	r3, #0
 8001266:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001268:	f107 0308 	add.w	r3, r7, #8
 800126c:	2102      	movs	r1, #2
 800126e:	4618      	mov	r0, r3
 8001270:	f001 fe5c 	bl	8002f2c <HAL_RCC_ClockConfig>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800127a:	f000 f8cf 	bl	800141c <Error_Handler>
  }
}
 800127e:	bf00      	nop
 8001280:	3750      	adds	r7, #80	@ 0x50
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40023800 	.word	0x40023800
 800128c:	40007000 	.word	0x40007000

08001290 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001294:	4b12      	ldr	r3, [pc, #72]	@ (80012e0 <MX_I2C1_Init+0x50>)
 8001296:	4a13      	ldr	r2, [pc, #76]	@ (80012e4 <MX_I2C1_Init+0x54>)
 8001298:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800129a:	4b11      	ldr	r3, [pc, #68]	@ (80012e0 <MX_I2C1_Init+0x50>)
 800129c:	4a12      	ldr	r2, [pc, #72]	@ (80012e8 <MX_I2C1_Init+0x58>)
 800129e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012a0:	4b0f      	ldr	r3, [pc, #60]	@ (80012e0 <MX_I2C1_Init+0x50>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	@ (80012e0 <MX_I2C1_Init+0x50>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012ac:	4b0c      	ldr	r3, [pc, #48]	@ (80012e0 <MX_I2C1_Init+0x50>)
 80012ae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012b4:	4b0a      	ldr	r3, [pc, #40]	@ (80012e0 <MX_I2C1_Init+0x50>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012ba:	4b09      	ldr	r3, [pc, #36]	@ (80012e0 <MX_I2C1_Init+0x50>)
 80012bc:	2200      	movs	r2, #0
 80012be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012c0:	4b07      	ldr	r3, [pc, #28]	@ (80012e0 <MX_I2C1_Init+0x50>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012c6:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <MX_I2C1_Init+0x50>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012cc:	4804      	ldr	r0, [pc, #16]	@ (80012e0 <MX_I2C1_Init+0x50>)
 80012ce:	f001 f863 	bl	8002398 <HAL_I2C_Init>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012d8:	f000 f8a0 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012dc:	bf00      	nop
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	200001f8 	.word	0x200001f8
 80012e4:	40005400 	.word	0x40005400
 80012e8:	00061a80 	.word	0x00061a80

080012ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012f0:	4b11      	ldr	r3, [pc, #68]	@ (8001338 <MX_USART2_UART_Init+0x4c>)
 80012f2:	4a12      	ldr	r2, [pc, #72]	@ (800133c <MX_USART2_UART_Init+0x50>)
 80012f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012f6:	4b10      	ldr	r3, [pc, #64]	@ (8001338 <MX_USART2_UART_Init+0x4c>)
 80012f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001338 <MX_USART2_UART_Init+0x4c>)
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001304:	4b0c      	ldr	r3, [pc, #48]	@ (8001338 <MX_USART2_UART_Init+0x4c>)
 8001306:	2200      	movs	r2, #0
 8001308:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800130a:	4b0b      	ldr	r3, [pc, #44]	@ (8001338 <MX_USART2_UART_Init+0x4c>)
 800130c:	2200      	movs	r2, #0
 800130e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001310:	4b09      	ldr	r3, [pc, #36]	@ (8001338 <MX_USART2_UART_Init+0x4c>)
 8001312:	220c      	movs	r2, #12
 8001314:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001316:	4b08      	ldr	r3, [pc, #32]	@ (8001338 <MX_USART2_UART_Init+0x4c>)
 8001318:	2200      	movs	r2, #0
 800131a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800131c:	4b06      	ldr	r3, [pc, #24]	@ (8001338 <MX_USART2_UART_Init+0x4c>)
 800131e:	2200      	movs	r2, #0
 8001320:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001322:	4805      	ldr	r0, [pc, #20]	@ (8001338 <MX_USART2_UART_Init+0x4c>)
 8001324:	f002 fbf2 	bl	8003b0c <HAL_UART_Init>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800132e:	f000 f875 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	2000024c 	.word	0x2000024c
 800133c:	40004400 	.word	0x40004400

08001340 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b08a      	sub	sp, #40	@ 0x28
 8001344:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001346:	f107 0314 	add.w	r3, r7, #20
 800134a:	2200      	movs	r2, #0
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	605a      	str	r2, [r3, #4]
 8001350:	609a      	str	r2, [r3, #8]
 8001352:	60da      	str	r2, [r3, #12]
 8001354:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	613b      	str	r3, [r7, #16]
 800135a:	4b2d      	ldr	r3, [pc, #180]	@ (8001410 <MX_GPIO_Init+0xd0>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	4a2c      	ldr	r2, [pc, #176]	@ (8001410 <MX_GPIO_Init+0xd0>)
 8001360:	f043 0304 	orr.w	r3, r3, #4
 8001364:	6313      	str	r3, [r2, #48]	@ 0x30
 8001366:	4b2a      	ldr	r3, [pc, #168]	@ (8001410 <MX_GPIO_Init+0xd0>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136a:	f003 0304 	and.w	r3, r3, #4
 800136e:	613b      	str	r3, [r7, #16]
 8001370:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	60fb      	str	r3, [r7, #12]
 8001376:	4b26      	ldr	r3, [pc, #152]	@ (8001410 <MX_GPIO_Init+0xd0>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137a:	4a25      	ldr	r2, [pc, #148]	@ (8001410 <MX_GPIO_Init+0xd0>)
 800137c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001380:	6313      	str	r3, [r2, #48]	@ 0x30
 8001382:	4b23      	ldr	r3, [pc, #140]	@ (8001410 <MX_GPIO_Init+0xd0>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001386:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	60bb      	str	r3, [r7, #8]
 8001392:	4b1f      	ldr	r3, [pc, #124]	@ (8001410 <MX_GPIO_Init+0xd0>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001396:	4a1e      	ldr	r2, [pc, #120]	@ (8001410 <MX_GPIO_Init+0xd0>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	6313      	str	r3, [r2, #48]	@ 0x30
 800139e:	4b1c      	ldr	r3, [pc, #112]	@ (8001410 <MX_GPIO_Init+0xd0>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	60bb      	str	r3, [r7, #8]
 80013a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	607b      	str	r3, [r7, #4]
 80013ae:	4b18      	ldr	r3, [pc, #96]	@ (8001410 <MX_GPIO_Init+0xd0>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b2:	4a17      	ldr	r2, [pc, #92]	@ (8001410 <MX_GPIO_Init+0xd0>)
 80013b4:	f043 0302 	orr.w	r3, r3, #2
 80013b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ba:	4b15      	ldr	r3, [pc, #84]	@ (8001410 <MX_GPIO_Init+0xd0>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2120      	movs	r1, #32
 80013ca:	4812      	ldr	r0, [pc, #72]	@ (8001414 <MX_GPIO_Init+0xd4>)
 80013cc:	f000 ffcc 	bl	8002368 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013d6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80013da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013dc:	2300      	movs	r3, #0
 80013de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013e0:	f107 0314 	add.w	r3, r7, #20
 80013e4:	4619      	mov	r1, r3
 80013e6:	480c      	ldr	r0, [pc, #48]	@ (8001418 <MX_GPIO_Init+0xd8>)
 80013e8:	f000 fe2c 	bl	8002044 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80013ec:	2320      	movs	r3, #32
 80013ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f0:	2301      	movs	r3, #1
 80013f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f8:	2300      	movs	r3, #0
 80013fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013fc:	f107 0314 	add.w	r3, r7, #20
 8001400:	4619      	mov	r1, r3
 8001402:	4804      	ldr	r0, [pc, #16]	@ (8001414 <MX_GPIO_Init+0xd4>)
 8001404:	f000 fe1e 	bl	8002044 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001408:	bf00      	nop
 800140a:	3728      	adds	r7, #40	@ 0x28
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40023800 	.word	0x40023800
 8001414:	40020000 	.word	0x40020000
 8001418:	40020800 	.word	0x40020800

0800141c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001420:	b672      	cpsid	i
}
 8001422:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001424:	bf00      	nop
 8001426:	e7fd      	b.n	8001424 <Error_Handler+0x8>

08001428 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800142e:	f000 fa25 	bl	800187c <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001432:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001436:	2201      	movs	r2, #1
 8001438:	2178      	movs	r1, #120	@ 0x78
 800143a:	485b      	ldr	r0, [pc, #364]	@ (80015a8 <SSD1306_Init+0x180>)
 800143c:	f001 f9ee 	bl	800281c <HAL_I2C_IsDeviceReady>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001446:	2300      	movs	r3, #0
 8001448:	e0a9      	b.n	800159e <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 800144a:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800144e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001450:	e002      	b.n	8001458 <SSD1306_Init+0x30>
		p--;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	3b01      	subs	r3, #1
 8001456:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d1f9      	bne.n	8001452 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800145e:	22ae      	movs	r2, #174	@ 0xae
 8001460:	2100      	movs	r1, #0
 8001462:	2078      	movs	r0, #120	@ 0x78
 8001464:	f000 fa84 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8001468:	2220      	movs	r2, #32
 800146a:	2100      	movs	r1, #0
 800146c:	2078      	movs	r0, #120	@ 0x78
 800146e:	f000 fa7f 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001472:	2210      	movs	r2, #16
 8001474:	2100      	movs	r1, #0
 8001476:	2078      	movs	r0, #120	@ 0x78
 8001478:	f000 fa7a 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800147c:	22b0      	movs	r2, #176	@ 0xb0
 800147e:	2100      	movs	r1, #0
 8001480:	2078      	movs	r0, #120	@ 0x78
 8001482:	f000 fa75 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001486:	22c8      	movs	r2, #200	@ 0xc8
 8001488:	2100      	movs	r1, #0
 800148a:	2078      	movs	r0, #120	@ 0x78
 800148c:	f000 fa70 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001490:	2200      	movs	r2, #0
 8001492:	2100      	movs	r1, #0
 8001494:	2078      	movs	r0, #120	@ 0x78
 8001496:	f000 fa6b 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800149a:	2210      	movs	r2, #16
 800149c:	2100      	movs	r1, #0
 800149e:	2078      	movs	r0, #120	@ 0x78
 80014a0:	f000 fa66 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80014a4:	2240      	movs	r2, #64	@ 0x40
 80014a6:	2100      	movs	r1, #0
 80014a8:	2078      	movs	r0, #120	@ 0x78
 80014aa:	f000 fa61 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80014ae:	2281      	movs	r2, #129	@ 0x81
 80014b0:	2100      	movs	r1, #0
 80014b2:	2078      	movs	r0, #120	@ 0x78
 80014b4:	f000 fa5c 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80014b8:	22ff      	movs	r2, #255	@ 0xff
 80014ba:	2100      	movs	r1, #0
 80014bc:	2078      	movs	r0, #120	@ 0x78
 80014be:	f000 fa57 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80014c2:	22a1      	movs	r2, #161	@ 0xa1
 80014c4:	2100      	movs	r1, #0
 80014c6:	2078      	movs	r0, #120	@ 0x78
 80014c8:	f000 fa52 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80014cc:	22a6      	movs	r2, #166	@ 0xa6
 80014ce:	2100      	movs	r1, #0
 80014d0:	2078      	movs	r0, #120	@ 0x78
 80014d2:	f000 fa4d 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80014d6:	22a8      	movs	r2, #168	@ 0xa8
 80014d8:	2100      	movs	r1, #0
 80014da:	2078      	movs	r0, #120	@ 0x78
 80014dc:	f000 fa48 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80014e0:	223f      	movs	r2, #63	@ 0x3f
 80014e2:	2100      	movs	r1, #0
 80014e4:	2078      	movs	r0, #120	@ 0x78
 80014e6:	f000 fa43 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80014ea:	22a4      	movs	r2, #164	@ 0xa4
 80014ec:	2100      	movs	r1, #0
 80014ee:	2078      	movs	r0, #120	@ 0x78
 80014f0:	f000 fa3e 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80014f4:	22d3      	movs	r2, #211	@ 0xd3
 80014f6:	2100      	movs	r1, #0
 80014f8:	2078      	movs	r0, #120	@ 0x78
 80014fa:	f000 fa39 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80014fe:	2200      	movs	r2, #0
 8001500:	2100      	movs	r1, #0
 8001502:	2078      	movs	r0, #120	@ 0x78
 8001504:	f000 fa34 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001508:	22d5      	movs	r2, #213	@ 0xd5
 800150a:	2100      	movs	r1, #0
 800150c:	2078      	movs	r0, #120	@ 0x78
 800150e:	f000 fa2f 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001512:	22f0      	movs	r2, #240	@ 0xf0
 8001514:	2100      	movs	r1, #0
 8001516:	2078      	movs	r0, #120	@ 0x78
 8001518:	f000 fa2a 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800151c:	22d9      	movs	r2, #217	@ 0xd9
 800151e:	2100      	movs	r1, #0
 8001520:	2078      	movs	r0, #120	@ 0x78
 8001522:	f000 fa25 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001526:	2222      	movs	r2, #34	@ 0x22
 8001528:	2100      	movs	r1, #0
 800152a:	2078      	movs	r0, #120	@ 0x78
 800152c:	f000 fa20 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001530:	22da      	movs	r2, #218	@ 0xda
 8001532:	2100      	movs	r1, #0
 8001534:	2078      	movs	r0, #120	@ 0x78
 8001536:	f000 fa1b 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800153a:	2212      	movs	r2, #18
 800153c:	2100      	movs	r1, #0
 800153e:	2078      	movs	r0, #120	@ 0x78
 8001540:	f000 fa16 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001544:	22db      	movs	r2, #219	@ 0xdb
 8001546:	2100      	movs	r1, #0
 8001548:	2078      	movs	r0, #120	@ 0x78
 800154a:	f000 fa11 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800154e:	2220      	movs	r2, #32
 8001550:	2100      	movs	r1, #0
 8001552:	2078      	movs	r0, #120	@ 0x78
 8001554:	f000 fa0c 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001558:	228d      	movs	r2, #141	@ 0x8d
 800155a:	2100      	movs	r1, #0
 800155c:	2078      	movs	r0, #120	@ 0x78
 800155e:	f000 fa07 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001562:	2214      	movs	r2, #20
 8001564:	2100      	movs	r1, #0
 8001566:	2078      	movs	r0, #120	@ 0x78
 8001568:	f000 fa02 	bl	8001970 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800156c:	22af      	movs	r2, #175	@ 0xaf
 800156e:	2100      	movs	r1, #0
 8001570:	2078      	movs	r0, #120	@ 0x78
 8001572:	f000 f9fd 	bl	8001970 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001576:	222e      	movs	r2, #46	@ 0x2e
 8001578:	2100      	movs	r1, #0
 800157a:	2078      	movs	r0, #120	@ 0x78
 800157c:	f000 f9f8 	bl	8001970 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001580:	2000      	movs	r0, #0
 8001582:	f000 f843 	bl	800160c <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001586:	f000 f813 	bl	80015b0 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 800158a:	4b08      	ldr	r3, [pc, #32]	@ (80015ac <SSD1306_Init+0x184>)
 800158c:	2200      	movs	r2, #0
 800158e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001590:	4b06      	ldr	r3, [pc, #24]	@ (80015ac <SSD1306_Init+0x184>)
 8001592:	2200      	movs	r2, #0
 8001594:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001596:	4b05      	ldr	r3, [pc, #20]	@ (80015ac <SSD1306_Init+0x184>)
 8001598:	2201      	movs	r2, #1
 800159a:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 800159c:	2301      	movs	r3, #1
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200001f8 	.word	0x200001f8
 80015ac:	20000694 	.word	0x20000694

080015b0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 80015b6:	2300      	movs	r3, #0
 80015b8:	71fb      	strb	r3, [r7, #7]
 80015ba:	e01d      	b.n	80015f8 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	3b50      	subs	r3, #80	@ 0x50
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	461a      	mov	r2, r3
 80015c4:	2100      	movs	r1, #0
 80015c6:	2078      	movs	r0, #120	@ 0x78
 80015c8:	f000 f9d2 	bl	8001970 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80015cc:	2200      	movs	r2, #0
 80015ce:	2100      	movs	r1, #0
 80015d0:	2078      	movs	r0, #120	@ 0x78
 80015d2:	f000 f9cd 	bl	8001970 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80015d6:	2210      	movs	r2, #16
 80015d8:	2100      	movs	r1, #0
 80015da:	2078      	movs	r0, #120	@ 0x78
 80015dc:	f000 f9c8 	bl	8001970 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	01db      	lsls	r3, r3, #7
 80015e4:	4a08      	ldr	r2, [pc, #32]	@ (8001608 <SSD1306_UpdateScreen+0x58>)
 80015e6:	441a      	add	r2, r3
 80015e8:	2380      	movs	r3, #128	@ 0x80
 80015ea:	2140      	movs	r1, #64	@ 0x40
 80015ec:	2078      	movs	r0, #120	@ 0x78
 80015ee:	f000 f959 	bl	80018a4 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	3301      	adds	r3, #1
 80015f6:	71fb      	strb	r3, [r7, #7]
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	2b07      	cmp	r3, #7
 80015fc:	d9de      	bls.n	80015bc <SSD1306_UpdateScreen+0xc>
	}
}
 80015fe:	bf00      	nop
 8001600:	bf00      	nop
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20000294 	.word	0x20000294

0800160c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d101      	bne.n	8001620 <SSD1306_Fill+0x14>
 800161c:	2300      	movs	r3, #0
 800161e:	e000      	b.n	8001622 <SSD1306_Fill+0x16>
 8001620:	23ff      	movs	r3, #255	@ 0xff
 8001622:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001626:	4619      	mov	r1, r3
 8001628:	4803      	ldr	r0, [pc, #12]	@ (8001638 <SSD1306_Fill+0x2c>)
 800162a:	f003 fcc0 	bl	8004fae <memset>
}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	20000294 	.word	0x20000294

0800163c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	80fb      	strh	r3, [r7, #6]
 8001646:	460b      	mov	r3, r1
 8001648:	80bb      	strh	r3, [r7, #4]
 800164a:	4613      	mov	r3, r2
 800164c:	70fb      	strb	r3, [r7, #3]
	if (
 800164e:	88fb      	ldrh	r3, [r7, #6]
 8001650:	2b7f      	cmp	r3, #127	@ 0x7f
 8001652:	d848      	bhi.n	80016e6 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001654:	88bb      	ldrh	r3, [r7, #4]
 8001656:	2b3f      	cmp	r3, #63	@ 0x3f
 8001658:	d845      	bhi.n	80016e6 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800165a:	4b25      	ldr	r3, [pc, #148]	@ (80016f0 <SSD1306_DrawPixel+0xb4>)
 800165c:	791b      	ldrb	r3, [r3, #4]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d006      	beq.n	8001670 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001662:	78fb      	ldrb	r3, [r7, #3]
 8001664:	2b00      	cmp	r3, #0
 8001666:	bf0c      	ite	eq
 8001668:	2301      	moveq	r3, #1
 800166a:	2300      	movne	r3, #0
 800166c:	b2db      	uxtb	r3, r3
 800166e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001670:	78fb      	ldrb	r3, [r7, #3]
 8001672:	2b01      	cmp	r3, #1
 8001674:	d11a      	bne.n	80016ac <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001676:	88fa      	ldrh	r2, [r7, #6]
 8001678:	88bb      	ldrh	r3, [r7, #4]
 800167a:	08db      	lsrs	r3, r3, #3
 800167c:	b298      	uxth	r0, r3
 800167e:	4603      	mov	r3, r0
 8001680:	01db      	lsls	r3, r3, #7
 8001682:	4413      	add	r3, r2
 8001684:	4a1b      	ldr	r2, [pc, #108]	@ (80016f4 <SSD1306_DrawPixel+0xb8>)
 8001686:	5cd3      	ldrb	r3, [r2, r3]
 8001688:	b25a      	sxtb	r2, r3
 800168a:	88bb      	ldrh	r3, [r7, #4]
 800168c:	f003 0307 	and.w	r3, r3, #7
 8001690:	2101      	movs	r1, #1
 8001692:	fa01 f303 	lsl.w	r3, r1, r3
 8001696:	b25b      	sxtb	r3, r3
 8001698:	4313      	orrs	r3, r2
 800169a:	b259      	sxtb	r1, r3
 800169c:	88fa      	ldrh	r2, [r7, #6]
 800169e:	4603      	mov	r3, r0
 80016a0:	01db      	lsls	r3, r3, #7
 80016a2:	4413      	add	r3, r2
 80016a4:	b2c9      	uxtb	r1, r1
 80016a6:	4a13      	ldr	r2, [pc, #76]	@ (80016f4 <SSD1306_DrawPixel+0xb8>)
 80016a8:	54d1      	strb	r1, [r2, r3]
 80016aa:	e01d      	b.n	80016e8 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80016ac:	88fa      	ldrh	r2, [r7, #6]
 80016ae:	88bb      	ldrh	r3, [r7, #4]
 80016b0:	08db      	lsrs	r3, r3, #3
 80016b2:	b298      	uxth	r0, r3
 80016b4:	4603      	mov	r3, r0
 80016b6:	01db      	lsls	r3, r3, #7
 80016b8:	4413      	add	r3, r2
 80016ba:	4a0e      	ldr	r2, [pc, #56]	@ (80016f4 <SSD1306_DrawPixel+0xb8>)
 80016bc:	5cd3      	ldrb	r3, [r2, r3]
 80016be:	b25a      	sxtb	r2, r3
 80016c0:	88bb      	ldrh	r3, [r7, #4]
 80016c2:	f003 0307 	and.w	r3, r3, #7
 80016c6:	2101      	movs	r1, #1
 80016c8:	fa01 f303 	lsl.w	r3, r1, r3
 80016cc:	b25b      	sxtb	r3, r3
 80016ce:	43db      	mvns	r3, r3
 80016d0:	b25b      	sxtb	r3, r3
 80016d2:	4013      	ands	r3, r2
 80016d4:	b259      	sxtb	r1, r3
 80016d6:	88fa      	ldrh	r2, [r7, #6]
 80016d8:	4603      	mov	r3, r0
 80016da:	01db      	lsls	r3, r3, #7
 80016dc:	4413      	add	r3, r2
 80016de:	b2c9      	uxtb	r1, r1
 80016e0:	4a04      	ldr	r2, [pc, #16]	@ (80016f4 <SSD1306_DrawPixel+0xb8>)
 80016e2:	54d1      	strb	r1, [r2, r3]
 80016e4:	e000      	b.n	80016e8 <SSD1306_DrawPixel+0xac>
		return;
 80016e6:	bf00      	nop
	}
}
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr
 80016f0:	20000694 	.word	0x20000694
 80016f4:	20000294 	.word	0x20000294

080016f8 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	460a      	mov	r2, r1
 8001702:	80fb      	strh	r3, [r7, #6]
 8001704:	4613      	mov	r3, r2
 8001706:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001708:	4a05      	ldr	r2, [pc, #20]	@ (8001720 <SSD1306_GotoXY+0x28>)
 800170a:	88fb      	ldrh	r3, [r7, #6]
 800170c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800170e:	4a04      	ldr	r2, [pc, #16]	@ (8001720 <SSD1306_GotoXY+0x28>)
 8001710:	88bb      	ldrh	r3, [r7, #4]
 8001712:	8053      	strh	r3, [r2, #2]
}
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	bc80      	pop	{r7}
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	20000694 	.word	0x20000694

08001724 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001724:	b580      	push	{r7, lr}
 8001726:	b086      	sub	sp, #24
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	6039      	str	r1, [r7, #0]
 800172e:	71fb      	strb	r3, [r7, #7]
 8001730:	4613      	mov	r3, r2
 8001732:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001734:	4b39      	ldr	r3, [pc, #228]	@ (800181c <SSD1306_Putc+0xf8>)
 8001736:	881b      	ldrh	r3, [r3, #0]
 8001738:	461a      	mov	r2, r3
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	4413      	add	r3, r2
	if (
 8001740:	2b7f      	cmp	r3, #127	@ 0x7f
 8001742:	dc07      	bgt.n	8001754 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001744:	4b35      	ldr	r3, [pc, #212]	@ (800181c <SSD1306_Putc+0xf8>)
 8001746:	885b      	ldrh	r3, [r3, #2]
 8001748:	461a      	mov	r2, r3
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	785b      	ldrb	r3, [r3, #1]
 800174e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001750:	2b3f      	cmp	r3, #63	@ 0x3f
 8001752:	dd01      	ble.n	8001758 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001754:	2300      	movs	r3, #0
 8001756:	e05d      	b.n	8001814 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001758:	2300      	movs	r3, #0
 800175a:	617b      	str	r3, [r7, #20]
 800175c:	e04b      	b.n	80017f6 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	685a      	ldr	r2, [r3, #4]
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	3b20      	subs	r3, #32
 8001766:	6839      	ldr	r1, [r7, #0]
 8001768:	7849      	ldrb	r1, [r1, #1]
 800176a:	fb01 f303 	mul.w	r3, r1, r3
 800176e:	4619      	mov	r1, r3
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	440b      	add	r3, r1
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	4413      	add	r3, r2
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800177c:	2300      	movs	r3, #0
 800177e:	613b      	str	r3, [r7, #16]
 8001780:	e030      	b.n	80017e4 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001782:	68fa      	ldr	r2, [r7, #12]
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	fa02 f303 	lsl.w	r3, r2, r3
 800178a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d010      	beq.n	80017b4 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001792:	4b22      	ldr	r3, [pc, #136]	@ (800181c <SSD1306_Putc+0xf8>)
 8001794:	881a      	ldrh	r2, [r3, #0]
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	b29b      	uxth	r3, r3
 800179a:	4413      	add	r3, r2
 800179c:	b298      	uxth	r0, r3
 800179e:	4b1f      	ldr	r3, [pc, #124]	@ (800181c <SSD1306_Putc+0xf8>)
 80017a0:	885a      	ldrh	r2, [r3, #2]
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	4413      	add	r3, r2
 80017a8:	b29b      	uxth	r3, r3
 80017aa:	79ba      	ldrb	r2, [r7, #6]
 80017ac:	4619      	mov	r1, r3
 80017ae:	f7ff ff45 	bl	800163c <SSD1306_DrawPixel>
 80017b2:	e014      	b.n	80017de <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80017b4:	4b19      	ldr	r3, [pc, #100]	@ (800181c <SSD1306_Putc+0xf8>)
 80017b6:	881a      	ldrh	r2, [r3, #0]
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	4413      	add	r3, r2
 80017be:	b298      	uxth	r0, r3
 80017c0:	4b16      	ldr	r3, [pc, #88]	@ (800181c <SSD1306_Putc+0xf8>)
 80017c2:	885a      	ldrh	r2, [r3, #2]
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	4413      	add	r3, r2
 80017ca:	b299      	uxth	r1, r3
 80017cc:	79bb      	ldrb	r3, [r7, #6]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	bf0c      	ite	eq
 80017d2:	2301      	moveq	r3, #1
 80017d4:	2300      	movne	r3, #0
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	461a      	mov	r2, r3
 80017da:	f7ff ff2f 	bl	800163c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	3301      	adds	r3, #1
 80017e2:	613b      	str	r3, [r7, #16]
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	461a      	mov	r2, r3
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d3c8      	bcc.n	8001782 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	3301      	adds	r3, #1
 80017f4:	617b      	str	r3, [r7, #20]
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	785b      	ldrb	r3, [r3, #1]
 80017fa:	461a      	mov	r2, r3
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	4293      	cmp	r3, r2
 8001800:	d3ad      	bcc.n	800175e <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001802:	4b06      	ldr	r3, [pc, #24]	@ (800181c <SSD1306_Putc+0xf8>)
 8001804:	881b      	ldrh	r3, [r3, #0]
 8001806:	683a      	ldr	r2, [r7, #0]
 8001808:	7812      	ldrb	r2, [r2, #0]
 800180a:	4413      	add	r3, r2
 800180c:	b29a      	uxth	r2, r3
 800180e:	4b03      	ldr	r3, [pc, #12]	@ (800181c <SSD1306_Putc+0xf8>)
 8001810:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8001812:	79fb      	ldrb	r3, [r7, #7]
}
 8001814:	4618      	mov	r0, r3
 8001816:	3718      	adds	r7, #24
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	20000694 	.word	0x20000694

08001820 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	4613      	mov	r3, r2
 800182c:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800182e:	e012      	b.n	8001856 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	79fa      	ldrb	r2, [r7, #7]
 8001836:	68b9      	ldr	r1, [r7, #8]
 8001838:	4618      	mov	r0, r3
 800183a:	f7ff ff73 	bl	8001724 <SSD1306_Putc>
 800183e:	4603      	mov	r3, r0
 8001840:	461a      	mov	r2, r3
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	429a      	cmp	r2, r3
 8001848:	d002      	beq.n	8001850 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	e008      	b.n	8001862 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	3301      	adds	r3, #1
 8001854:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d1e8      	bne.n	8001830 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	781b      	ldrb	r3, [r3, #0]
}
 8001862:	4618      	mov	r0, r3
 8001864:	3710      	adds	r7, #16
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 800186a:	b580      	push	{r7, lr}
 800186c:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 800186e:	2000      	movs	r0, #0
 8001870:	f7ff fecc 	bl	800160c <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001874:	f7ff fe9c 	bl	80015b0 <SSD1306_UpdateScreen>
}
 8001878:	bf00      	nop
 800187a:	bd80      	pop	{r7, pc}

0800187c <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001882:	4b07      	ldr	r3, [pc, #28]	@ (80018a0 <ssd1306_I2C_Init+0x24>)
 8001884:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001886:	e002      	b.n	800188e <ssd1306_I2C_Init+0x12>
		p--;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	3b01      	subs	r3, #1
 800188c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d1f9      	bne.n	8001888 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001894:	bf00      	nop
 8001896:	bf00      	nop
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr
 80018a0:	0003d090 	.word	0x0003d090

080018a4 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80018a4:	b590      	push	{r4, r7, lr}
 80018a6:	b0c7      	sub	sp, #284	@ 0x11c
 80018a8:	af02      	add	r7, sp, #8
 80018aa:	4604      	mov	r4, r0
 80018ac:	4608      	mov	r0, r1
 80018ae:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 80018b2:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 80018b6:	600a      	str	r2, [r1, #0]
 80018b8:	4619      	mov	r1, r3
 80018ba:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80018be:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80018c2:	4622      	mov	r2, r4
 80018c4:	701a      	strb	r2, [r3, #0]
 80018c6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80018ca:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 80018ce:	4602      	mov	r2, r0
 80018d0:	701a      	strb	r2, [r3, #0]
 80018d2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80018d6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018da:	460a      	mov	r2, r1
 80018dc:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80018de:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80018e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80018e6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80018ea:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 80018ee:	7812      	ldrb	r2, [r2, #0]
 80018f0:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80018f2:	2300      	movs	r3, #0
 80018f4:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80018f8:	e015      	b.n	8001926 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 80018fa:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80018fe:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001902:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001906:	6812      	ldr	r2, [r2, #0]
 8001908:	441a      	add	r2, r3
 800190a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800190e:	3301      	adds	r3, #1
 8001910:	7811      	ldrb	r1, [r2, #0]
 8001912:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001916:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800191a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 800191c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001920:	3301      	adds	r3, #1
 8001922:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001926:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800192a:	b29b      	uxth	r3, r3
 800192c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001930:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001934:	8812      	ldrh	r2, [r2, #0]
 8001936:	429a      	cmp	r2, r3
 8001938:	d8df      	bhi.n	80018fa <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 800193a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800193e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	b299      	uxth	r1, r3
 8001946:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800194a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800194e:	881b      	ldrh	r3, [r3, #0]
 8001950:	3301      	adds	r3, #1
 8001952:	b29b      	uxth	r3, r3
 8001954:	f107 020c 	add.w	r2, r7, #12
 8001958:	200a      	movs	r0, #10
 800195a:	9000      	str	r0, [sp, #0]
 800195c:	4803      	ldr	r0, [pc, #12]	@ (800196c <ssd1306_I2C_WriteMulti+0xc8>)
 800195e:	f000 fe5f 	bl	8002620 <HAL_I2C_Master_Transmit>
}
 8001962:	bf00      	nop
 8001964:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001968:	46bd      	mov	sp, r7
 800196a:	bd90      	pop	{r4, r7, pc}
 800196c:	200001f8 	.word	0x200001f8

08001970 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001970:	b580      	push	{r7, lr}
 8001972:	b086      	sub	sp, #24
 8001974:	af02      	add	r7, sp, #8
 8001976:	4603      	mov	r3, r0
 8001978:	71fb      	strb	r3, [r7, #7]
 800197a:	460b      	mov	r3, r1
 800197c:	71bb      	strb	r3, [r7, #6]
 800197e:	4613      	mov	r3, r2
 8001980:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001982:	79bb      	ldrb	r3, [r7, #6]
 8001984:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001986:	797b      	ldrb	r3, [r7, #5]
 8001988:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	b299      	uxth	r1, r3
 800198e:	f107 020c 	add.w	r2, r7, #12
 8001992:	230a      	movs	r3, #10
 8001994:	9300      	str	r3, [sp, #0]
 8001996:	2302      	movs	r3, #2
 8001998:	4803      	ldr	r0, [pc, #12]	@ (80019a8 <ssd1306_I2C_Write+0x38>)
 800199a:	f000 fe41 	bl	8002620 <HAL_I2C_Master_Transmit>
}
 800199e:	bf00      	nop
 80019a0:	3710      	adds	r7, #16
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	200001f8 	.word	0x200001f8

080019ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	607b      	str	r3, [r7, #4]
 80019b6:	4b10      	ldr	r3, [pc, #64]	@ (80019f8 <HAL_MspInit+0x4c>)
 80019b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ba:	4a0f      	ldr	r2, [pc, #60]	@ (80019f8 <HAL_MspInit+0x4c>)
 80019bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80019c2:	4b0d      	ldr	r3, [pc, #52]	@ (80019f8 <HAL_MspInit+0x4c>)
 80019c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	603b      	str	r3, [r7, #0]
 80019d2:	4b09      	ldr	r3, [pc, #36]	@ (80019f8 <HAL_MspInit+0x4c>)
 80019d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d6:	4a08      	ldr	r2, [pc, #32]	@ (80019f8 <HAL_MspInit+0x4c>)
 80019d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80019de:	4b06      	ldr	r3, [pc, #24]	@ (80019f8 <HAL_MspInit+0x4c>)
 80019e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019e6:	603b      	str	r3, [r7, #0]
 80019e8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80019ea:	2007      	movs	r0, #7
 80019ec:	f000 faf6 	bl	8001fdc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019f0:	bf00      	nop
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	40023800 	.word	0x40023800

080019fc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b08a      	sub	sp, #40	@ 0x28
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a04:	f107 0314 	add.w	r3, r7, #20
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a19      	ldr	r2, [pc, #100]	@ (8001a80 <HAL_I2C_MspInit+0x84>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d12c      	bne.n	8001a78 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	613b      	str	r3, [r7, #16]
 8001a22:	4b18      	ldr	r3, [pc, #96]	@ (8001a84 <HAL_I2C_MspInit+0x88>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	4a17      	ldr	r2, [pc, #92]	@ (8001a84 <HAL_I2C_MspInit+0x88>)
 8001a28:	f043 0302 	orr.w	r3, r3, #2
 8001a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2e:	4b15      	ldr	r3, [pc, #84]	@ (8001a84 <HAL_I2C_MspInit+0x88>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	613b      	str	r3, [r7, #16]
 8001a38:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a3a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a40:	2312      	movs	r3, #18
 8001a42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a44:	2300      	movs	r3, #0
 8001a46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a4c:	2304      	movs	r3, #4
 8001a4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a50:	f107 0314 	add.w	r3, r7, #20
 8001a54:	4619      	mov	r1, r3
 8001a56:	480c      	ldr	r0, [pc, #48]	@ (8001a88 <HAL_I2C_MspInit+0x8c>)
 8001a58:	f000 faf4 	bl	8002044 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	4b08      	ldr	r3, [pc, #32]	@ (8001a84 <HAL_I2C_MspInit+0x88>)
 8001a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a64:	4a07      	ldr	r2, [pc, #28]	@ (8001a84 <HAL_I2C_MspInit+0x88>)
 8001a66:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a6c:	4b05      	ldr	r3, [pc, #20]	@ (8001a84 <HAL_I2C_MspInit+0x88>)
 8001a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a78:	bf00      	nop
 8001a7a:	3728      	adds	r7, #40	@ 0x28
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	40005400 	.word	0x40005400
 8001a84:	40023800 	.word	0x40023800
 8001a88:	40020400 	.word	0x40020400

08001a8c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b08a      	sub	sp, #40	@ 0x28
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a94:	f107 0314 	add.w	r3, r7, #20
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	605a      	str	r2, [r3, #4]
 8001a9e:	609a      	str	r2, [r3, #8]
 8001aa0:	60da      	str	r2, [r3, #12]
 8001aa2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a19      	ldr	r2, [pc, #100]	@ (8001b10 <HAL_UART_MspInit+0x84>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d12b      	bne.n	8001b06 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	613b      	str	r3, [r7, #16]
 8001ab2:	4b18      	ldr	r3, [pc, #96]	@ (8001b14 <HAL_UART_MspInit+0x88>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab6:	4a17      	ldr	r2, [pc, #92]	@ (8001b14 <HAL_UART_MspInit+0x88>)
 8001ab8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001abc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001abe:	4b15      	ldr	r3, [pc, #84]	@ (8001b14 <HAL_UART_MspInit+0x88>)
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ac6:	613b      	str	r3, [r7, #16]
 8001ac8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	4b11      	ldr	r3, [pc, #68]	@ (8001b14 <HAL_UART_MspInit+0x88>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad2:	4a10      	ldr	r2, [pc, #64]	@ (8001b14 <HAL_UART_MspInit+0x88>)
 8001ad4:	f043 0301 	orr.w	r3, r3, #1
 8001ad8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ada:	4b0e      	ldr	r3, [pc, #56]	@ (8001b14 <HAL_UART_MspInit+0x88>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ae6:	230c      	movs	r3, #12
 8001ae8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aea:	2302      	movs	r3, #2
 8001aec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aee:	2300      	movs	r3, #0
 8001af0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af2:	2303      	movs	r3, #3
 8001af4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001af6:	2307      	movs	r3, #7
 8001af8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afa:	f107 0314 	add.w	r3, r7, #20
 8001afe:	4619      	mov	r1, r3
 8001b00:	4805      	ldr	r0, [pc, #20]	@ (8001b18 <HAL_UART_MspInit+0x8c>)
 8001b02:	f000 fa9f 	bl	8002044 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001b06:	bf00      	nop
 8001b08:	3728      	adds	r7, #40	@ 0x28
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40004400 	.word	0x40004400
 8001b14:	40023800 	.word	0x40023800
 8001b18:	40020000 	.word	0x40020000

08001b1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b20:	bf00      	nop
 8001b22:	e7fd      	b.n	8001b20 <NMI_Handler+0x4>

08001b24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b28:	bf00      	nop
 8001b2a:	e7fd      	b.n	8001b28 <HardFault_Handler+0x4>

08001b2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b30:	bf00      	nop
 8001b32:	e7fd      	b.n	8001b30 <MemManage_Handler+0x4>

08001b34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b38:	bf00      	nop
 8001b3a:	e7fd      	b.n	8001b38 <BusFault_Handler+0x4>

08001b3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b40:	bf00      	nop
 8001b42:	e7fd      	b.n	8001b40 <UsageFault_Handler+0x4>

08001b44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b48:	bf00      	nop
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bc80      	pop	{r7}
 8001b4e:	4770      	bx	lr

08001b50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b54:	bf00      	nop
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bc80      	pop	{r7}
 8001b5a:	4770      	bx	lr

08001b5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr

08001b68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b6c:	f000 f946 	bl	8001dfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b70:	bf00      	nop
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  return 1;
 8001b78:	2301      	movs	r3, #1
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bc80      	pop	{r7}
 8001b80:	4770      	bx	lr

08001b82 <_kill>:

int _kill(int pid, int sig)
{
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b082      	sub	sp, #8
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
 8001b8a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b8c:	f003 fa62 	bl	8005054 <__errno>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2216      	movs	r2, #22
 8001b94:	601a      	str	r2, [r3, #0]
  return -1;
 8001b96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}

08001ba2 <_exit>:

void _exit (int status)
{
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	b082      	sub	sp, #8
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001baa:	f04f 31ff 	mov.w	r1, #4294967295
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f7ff ffe7 	bl	8001b82 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bb4:	bf00      	nop
 8001bb6:	e7fd      	b.n	8001bb4 <_exit+0x12>

08001bb8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	60b9      	str	r1, [r7, #8]
 8001bc2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]
 8001bc8:	e00a      	b.n	8001be0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bca:	f3af 8000 	nop.w
 8001bce:	4601      	mov	r1, r0
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	1c5a      	adds	r2, r3, #1
 8001bd4:	60ba      	str	r2, [r7, #8]
 8001bd6:	b2ca      	uxtb	r2, r1
 8001bd8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	3301      	adds	r3, #1
 8001bde:	617b      	str	r3, [r7, #20]
 8001be0:	697a      	ldr	r2, [r7, #20]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	dbf0      	blt.n	8001bca <_read+0x12>
  }

  return len;
 8001be8:	687b      	ldr	r3, [r7, #4]
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3718      	adds	r7, #24
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bf2:	b580      	push	{r7, lr}
 8001bf4:	b086      	sub	sp, #24
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	60f8      	str	r0, [r7, #12]
 8001bfa:	60b9      	str	r1, [r7, #8]
 8001bfc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bfe:	2300      	movs	r3, #0
 8001c00:	617b      	str	r3, [r7, #20]
 8001c02:	e009      	b.n	8001c18 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	1c5a      	adds	r2, r3, #1
 8001c08:	60ba      	str	r2, [r7, #8]
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	3301      	adds	r3, #1
 8001c16:	617b      	str	r3, [r7, #20]
 8001c18:	697a      	ldr	r2, [r7, #20]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	dbf1      	blt.n	8001c04 <_write+0x12>
  }
  return len;
 8001c20:	687b      	ldr	r3, [r7, #4]
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3718      	adds	r7, #24
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <_close>:

int _close(int file)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b083      	sub	sp, #12
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bc80      	pop	{r7}
 8001c3e:	4770      	bx	lr

08001c40 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c50:	605a      	str	r2, [r3, #4]
  return 0;
 8001c52:	2300      	movs	r3, #0
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bc80      	pop	{r7}
 8001c5c:	4770      	bx	lr

08001c5e <_isatty>:

int _isatty(int file)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	b083      	sub	sp, #12
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c66:	2301      	movs	r3, #1
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bc80      	pop	{r7}
 8001c70:	4770      	bx	lr

08001c72 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c72:	b480      	push	{r7}
 8001c74:	b085      	sub	sp, #20
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	60f8      	str	r0, [r7, #12]
 8001c7a:	60b9      	str	r1, [r7, #8]
 8001c7c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c7e:	2300      	movs	r3, #0
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3714      	adds	r7, #20
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bc80      	pop	{r7}
 8001c88:	4770      	bx	lr
	...

08001c8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c94:	4a14      	ldr	r2, [pc, #80]	@ (8001ce8 <_sbrk+0x5c>)
 8001c96:	4b15      	ldr	r3, [pc, #84]	@ (8001cec <_sbrk+0x60>)
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ca0:	4b13      	ldr	r3, [pc, #76]	@ (8001cf0 <_sbrk+0x64>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d102      	bne.n	8001cae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ca8:	4b11      	ldr	r3, [pc, #68]	@ (8001cf0 <_sbrk+0x64>)
 8001caa:	4a12      	ldr	r2, [pc, #72]	@ (8001cf4 <_sbrk+0x68>)
 8001cac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cae:	4b10      	ldr	r3, [pc, #64]	@ (8001cf0 <_sbrk+0x64>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d207      	bcs.n	8001ccc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cbc:	f003 f9ca 	bl	8005054 <__errno>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	220c      	movs	r2, #12
 8001cc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cca:	e009      	b.n	8001ce0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ccc:	4b08      	ldr	r3, [pc, #32]	@ (8001cf0 <_sbrk+0x64>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cd2:	4b07      	ldr	r3, [pc, #28]	@ (8001cf0 <_sbrk+0x64>)
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4413      	add	r3, r2
 8001cda:	4a05      	ldr	r2, [pc, #20]	@ (8001cf0 <_sbrk+0x64>)
 8001cdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cde:	68fb      	ldr	r3, [r7, #12]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3718      	adds	r7, #24
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20020000 	.word	0x20020000
 8001cec:	00000400 	.word	0x00000400
 8001cf0:	2000069c 	.word	0x2000069c
 8001cf4:	200007f0 	.word	0x200007f0

08001cf8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cfc:	bf00      	nop
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr

08001d04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001d04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d3c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d08:	f7ff fff6 	bl	8001cf8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d0c:	480c      	ldr	r0, [pc, #48]	@ (8001d40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d0e:	490d      	ldr	r1, [pc, #52]	@ (8001d44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d10:	4a0d      	ldr	r2, [pc, #52]	@ (8001d48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d14:	e002      	b.n	8001d1c <LoopCopyDataInit>

08001d16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d1a:	3304      	adds	r3, #4

08001d1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d20:	d3f9      	bcc.n	8001d16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d22:	4a0a      	ldr	r2, [pc, #40]	@ (8001d4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d24:	4c0a      	ldr	r4, [pc, #40]	@ (8001d50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d28:	e001      	b.n	8001d2e <LoopFillZerobss>

08001d2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d2c:	3204      	adds	r2, #4

08001d2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d30:	d3fb      	bcc.n	8001d2a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001d32:	f003 f995 	bl	8005060 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d36:	f7ff f993 	bl	8001060 <main>
  bx  lr    
 8001d3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d44:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001d48:	0800990c 	.word	0x0800990c
  ldr r2, =_sbss
 8001d4c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001d50:	200007f0 	.word	0x200007f0

08001d54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d54:	e7fe      	b.n	8001d54 <ADC_IRQHandler>
	...

08001d58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001d98 <HAL_Init+0x40>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a0d      	ldr	r2, [pc, #52]	@ (8001d98 <HAL_Init+0x40>)
 8001d62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d68:	4b0b      	ldr	r3, [pc, #44]	@ (8001d98 <HAL_Init+0x40>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001d98 <HAL_Init+0x40>)
 8001d6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d74:	4b08      	ldr	r3, [pc, #32]	@ (8001d98 <HAL_Init+0x40>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a07      	ldr	r2, [pc, #28]	@ (8001d98 <HAL_Init+0x40>)
 8001d7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d80:	2003      	movs	r0, #3
 8001d82:	f000 f92b 	bl	8001fdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d86:	2000      	movs	r0, #0
 8001d88:	f000 f808 	bl	8001d9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d8c:	f7ff fe0e 	bl	80019ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40023c00 	.word	0x40023c00

08001d9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001da4:	4b12      	ldr	r3, [pc, #72]	@ (8001df0 <HAL_InitTick+0x54>)
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	4b12      	ldr	r3, [pc, #72]	@ (8001df4 <HAL_InitTick+0x58>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	4619      	mov	r1, r3
 8001dae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001db2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f000 f935 	bl	800202a <HAL_SYSTICK_Config>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e00e      	b.n	8001de8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2b0f      	cmp	r3, #15
 8001dce:	d80a      	bhi.n	8001de6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	6879      	ldr	r1, [r7, #4]
 8001dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001dd8:	f000 f90b 	bl	8001ff2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ddc:	4a06      	ldr	r2, [pc, #24]	@ (8001df8 <HAL_InitTick+0x5c>)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001de2:	2300      	movs	r3, #0
 8001de4:	e000      	b.n	8001de8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	20000008 	.word	0x20000008
 8001df4:	20000010 	.word	0x20000010
 8001df8:	2000000c 	.word	0x2000000c

08001dfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e00:	4b05      	ldr	r3, [pc, #20]	@ (8001e18 <HAL_IncTick+0x1c>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	461a      	mov	r2, r3
 8001e06:	4b05      	ldr	r3, [pc, #20]	@ (8001e1c <HAL_IncTick+0x20>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4413      	add	r3, r2
 8001e0c:	4a03      	ldr	r2, [pc, #12]	@ (8001e1c <HAL_IncTick+0x20>)
 8001e0e:	6013      	str	r3, [r2, #0]
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bc80      	pop	{r7}
 8001e16:	4770      	bx	lr
 8001e18:	20000010 	.word	0x20000010
 8001e1c:	200006a0 	.word	0x200006a0

08001e20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  return uwTick;
 8001e24:	4b02      	ldr	r3, [pc, #8]	@ (8001e30 <HAL_GetTick+0x10>)
 8001e26:	681b      	ldr	r3, [r3, #0]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bc80      	pop	{r7}
 8001e2e:	4770      	bx	lr
 8001e30:	200006a0 	.word	0x200006a0

08001e34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e3c:	f7ff fff0 	bl	8001e20 <HAL_GetTick>
 8001e40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e4c:	d005      	beq.n	8001e5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e78 <HAL_Delay+0x44>)
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	461a      	mov	r2, r3
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	4413      	add	r3, r2
 8001e58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e5a:	bf00      	nop
 8001e5c:	f7ff ffe0 	bl	8001e20 <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	68fa      	ldr	r2, [r7, #12]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d8f7      	bhi.n	8001e5c <HAL_Delay+0x28>
  {
  }
}
 8001e6c:	bf00      	nop
 8001e6e:	bf00      	nop
 8001e70:	3710      	adds	r7, #16
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000010 	.word	0x20000010

08001e7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f003 0307 	and.w	r3, r3, #7
 8001e8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec0 <__NVIC_SetPriorityGrouping+0x44>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e92:	68ba      	ldr	r2, [r7, #8]
 8001e94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e98:	4013      	ands	r3, r2
 8001e9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ea4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ea8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001eac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001eae:	4a04      	ldr	r2, [pc, #16]	@ (8001ec0 <__NVIC_SetPriorityGrouping+0x44>)
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	60d3      	str	r3, [r2, #12]
}
 8001eb4:	bf00      	nop
 8001eb6:	3714      	adds	r7, #20
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bc80      	pop	{r7}
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	e000ed00 	.word	0xe000ed00

08001ec4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ec8:	4b04      	ldr	r3, [pc, #16]	@ (8001edc <__NVIC_GetPriorityGrouping+0x18>)
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	0a1b      	lsrs	r3, r3, #8
 8001ece:	f003 0307 	and.w	r3, r3, #7
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bc80      	pop	{r7}
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	e000ed00 	.word	0xe000ed00

08001ee0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	6039      	str	r1, [r7, #0]
 8001eea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	db0a      	blt.n	8001f0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	b2da      	uxtb	r2, r3
 8001ef8:	490c      	ldr	r1, [pc, #48]	@ (8001f2c <__NVIC_SetPriority+0x4c>)
 8001efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efe:	0112      	lsls	r2, r2, #4
 8001f00:	b2d2      	uxtb	r2, r2
 8001f02:	440b      	add	r3, r1
 8001f04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f08:	e00a      	b.n	8001f20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	b2da      	uxtb	r2, r3
 8001f0e:	4908      	ldr	r1, [pc, #32]	@ (8001f30 <__NVIC_SetPriority+0x50>)
 8001f10:	79fb      	ldrb	r3, [r7, #7]
 8001f12:	f003 030f 	and.w	r3, r3, #15
 8001f16:	3b04      	subs	r3, #4
 8001f18:	0112      	lsls	r2, r2, #4
 8001f1a:	b2d2      	uxtb	r2, r2
 8001f1c:	440b      	add	r3, r1
 8001f1e:	761a      	strb	r2, [r3, #24]
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bc80      	pop	{r7}
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	e000e100 	.word	0xe000e100
 8001f30:	e000ed00 	.word	0xe000ed00

08001f34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b089      	sub	sp, #36	@ 0x24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	f1c3 0307 	rsb	r3, r3, #7
 8001f4e:	2b04      	cmp	r3, #4
 8001f50:	bf28      	it	cs
 8001f52:	2304      	movcs	r3, #4
 8001f54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	3304      	adds	r3, #4
 8001f5a:	2b06      	cmp	r3, #6
 8001f5c:	d902      	bls.n	8001f64 <NVIC_EncodePriority+0x30>
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	3b03      	subs	r3, #3
 8001f62:	e000      	b.n	8001f66 <NVIC_EncodePriority+0x32>
 8001f64:	2300      	movs	r3, #0
 8001f66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f68:	f04f 32ff 	mov.w	r2, #4294967295
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f72:	43da      	mvns	r2, r3
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	401a      	ands	r2, r3
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	fa01 f303 	lsl.w	r3, r1, r3
 8001f86:	43d9      	mvns	r1, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f8c:	4313      	orrs	r3, r2
         );
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3724      	adds	r7, #36	@ 0x24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bc80      	pop	{r7}
 8001f96:	4770      	bx	lr

08001f98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fa8:	d301      	bcc.n	8001fae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001faa:	2301      	movs	r3, #1
 8001fac:	e00f      	b.n	8001fce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fae:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd8 <SysTick_Config+0x40>)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fb6:	210f      	movs	r1, #15
 8001fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fbc:	f7ff ff90 	bl	8001ee0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fc0:	4b05      	ldr	r3, [pc, #20]	@ (8001fd8 <SysTick_Config+0x40>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fc6:	4b04      	ldr	r3, [pc, #16]	@ (8001fd8 <SysTick_Config+0x40>)
 8001fc8:	2207      	movs	r2, #7
 8001fca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	e000e010 	.word	0xe000e010

08001fdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff ff49 	bl	8001e7c <__NVIC_SetPriorityGrouping>
}
 8001fea:	bf00      	nop
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b086      	sub	sp, #24
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	60b9      	str	r1, [r7, #8]
 8001ffc:	607a      	str	r2, [r7, #4]
 8001ffe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002000:	2300      	movs	r3, #0
 8002002:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002004:	f7ff ff5e 	bl	8001ec4 <__NVIC_GetPriorityGrouping>
 8002008:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	68b9      	ldr	r1, [r7, #8]
 800200e:	6978      	ldr	r0, [r7, #20]
 8002010:	f7ff ff90 	bl	8001f34 <NVIC_EncodePriority>
 8002014:	4602      	mov	r2, r0
 8002016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800201a:	4611      	mov	r1, r2
 800201c:	4618      	mov	r0, r3
 800201e:	f7ff ff5f 	bl	8001ee0 <__NVIC_SetPriority>
}
 8002022:	bf00      	nop
 8002024:	3718      	adds	r7, #24
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	b082      	sub	sp, #8
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f7ff ffb0 	bl	8001f98 <SysTick_Config>
 8002038:	4603      	mov	r3, r0
}
 800203a:	4618      	mov	r0, r3
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
	...

08002044 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002044:	b480      	push	{r7}
 8002046:	b089      	sub	sp, #36	@ 0x24
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800204e:	2300      	movs	r3, #0
 8002050:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002052:	2300      	movs	r3, #0
 8002054:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002056:	2300      	movs	r3, #0
 8002058:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800205a:	2300      	movs	r3, #0
 800205c:	61fb      	str	r3, [r7, #28]
 800205e:	e165      	b.n	800232c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002060:	2201      	movs	r2, #1
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	697a      	ldr	r2, [r7, #20]
 8002070:	4013      	ands	r3, r2
 8002072:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002074:	693a      	ldr	r2, [r7, #16]
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	429a      	cmp	r2, r3
 800207a:	f040 8154 	bne.w	8002326 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f003 0303 	and.w	r3, r3, #3
 8002086:	2b01      	cmp	r3, #1
 8002088:	d005      	beq.n	8002096 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002092:	2b02      	cmp	r3, #2
 8002094:	d130      	bne.n	80020f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	2203      	movs	r2, #3
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	43db      	mvns	r3, r3
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	4013      	ands	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	68da      	ldr	r2, [r3, #12]
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	69ba      	ldr	r2, [r7, #24]
 80020bc:	4313      	orrs	r3, r2
 80020be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020cc:	2201      	movs	r2, #1
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	fa02 f303 	lsl.w	r3, r2, r3
 80020d4:	43db      	mvns	r3, r3
 80020d6:	69ba      	ldr	r2, [r7, #24]
 80020d8:	4013      	ands	r3, r2
 80020da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	091b      	lsrs	r3, r3, #4
 80020e2:	f003 0201 	and.w	r2, r3, #1
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f003 0303 	and.w	r3, r3, #3
 8002100:	2b03      	cmp	r3, #3
 8002102:	d017      	beq.n	8002134 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	2203      	movs	r2, #3
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	43db      	mvns	r3, r3
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	4013      	ands	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	689a      	ldr	r2, [r3, #8]
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	4313      	orrs	r3, r2
 800212c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f003 0303 	and.w	r3, r3, #3
 800213c:	2b02      	cmp	r3, #2
 800213e:	d123      	bne.n	8002188 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	08da      	lsrs	r2, r3, #3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3208      	adds	r2, #8
 8002148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800214c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	f003 0307 	and.w	r3, r3, #7
 8002154:	009b      	lsls	r3, r3, #2
 8002156:	220f      	movs	r2, #15
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	43db      	mvns	r3, r3
 800215e:	69ba      	ldr	r2, [r7, #24]
 8002160:	4013      	ands	r3, r2
 8002162:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	691a      	ldr	r2, [r3, #16]
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	f003 0307 	and.w	r3, r3, #7
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	4313      	orrs	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	08da      	lsrs	r2, r3, #3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	3208      	adds	r2, #8
 8002182:	69b9      	ldr	r1, [r7, #24]
 8002184:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	2203      	movs	r2, #3
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	43db      	mvns	r3, r3
 800219a:	69ba      	ldr	r2, [r7, #24]
 800219c:	4013      	ands	r3, r2
 800219e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f003 0203 	and.w	r2, r3, #3
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	005b      	lsls	r3, r3, #1
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	f000 80ae 	beq.w	8002326 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ca:	2300      	movs	r3, #0
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	4b5c      	ldr	r3, [pc, #368]	@ (8002340 <HAL_GPIO_Init+0x2fc>)
 80021d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d2:	4a5b      	ldr	r2, [pc, #364]	@ (8002340 <HAL_GPIO_Init+0x2fc>)
 80021d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80021da:	4b59      	ldr	r3, [pc, #356]	@ (8002340 <HAL_GPIO_Init+0x2fc>)
 80021dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021e6:	4a57      	ldr	r2, [pc, #348]	@ (8002344 <HAL_GPIO_Init+0x300>)
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	089b      	lsrs	r3, r3, #2
 80021ec:	3302      	adds	r3, #2
 80021ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	f003 0303 	and.w	r3, r3, #3
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	220f      	movs	r2, #15
 80021fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002202:	43db      	mvns	r3, r3
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	4013      	ands	r3, r2
 8002208:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a4e      	ldr	r2, [pc, #312]	@ (8002348 <HAL_GPIO_Init+0x304>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d025      	beq.n	800225e <HAL_GPIO_Init+0x21a>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a4d      	ldr	r2, [pc, #308]	@ (800234c <HAL_GPIO_Init+0x308>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d01f      	beq.n	800225a <HAL_GPIO_Init+0x216>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a4c      	ldr	r2, [pc, #304]	@ (8002350 <HAL_GPIO_Init+0x30c>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d019      	beq.n	8002256 <HAL_GPIO_Init+0x212>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a4b      	ldr	r2, [pc, #300]	@ (8002354 <HAL_GPIO_Init+0x310>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d013      	beq.n	8002252 <HAL_GPIO_Init+0x20e>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a4a      	ldr	r2, [pc, #296]	@ (8002358 <HAL_GPIO_Init+0x314>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d00d      	beq.n	800224e <HAL_GPIO_Init+0x20a>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a49      	ldr	r2, [pc, #292]	@ (800235c <HAL_GPIO_Init+0x318>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d007      	beq.n	800224a <HAL_GPIO_Init+0x206>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a48      	ldr	r2, [pc, #288]	@ (8002360 <HAL_GPIO_Init+0x31c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d101      	bne.n	8002246 <HAL_GPIO_Init+0x202>
 8002242:	2306      	movs	r3, #6
 8002244:	e00c      	b.n	8002260 <HAL_GPIO_Init+0x21c>
 8002246:	2307      	movs	r3, #7
 8002248:	e00a      	b.n	8002260 <HAL_GPIO_Init+0x21c>
 800224a:	2305      	movs	r3, #5
 800224c:	e008      	b.n	8002260 <HAL_GPIO_Init+0x21c>
 800224e:	2304      	movs	r3, #4
 8002250:	e006      	b.n	8002260 <HAL_GPIO_Init+0x21c>
 8002252:	2303      	movs	r3, #3
 8002254:	e004      	b.n	8002260 <HAL_GPIO_Init+0x21c>
 8002256:	2302      	movs	r3, #2
 8002258:	e002      	b.n	8002260 <HAL_GPIO_Init+0x21c>
 800225a:	2301      	movs	r3, #1
 800225c:	e000      	b.n	8002260 <HAL_GPIO_Init+0x21c>
 800225e:	2300      	movs	r3, #0
 8002260:	69fa      	ldr	r2, [r7, #28]
 8002262:	f002 0203 	and.w	r2, r2, #3
 8002266:	0092      	lsls	r2, r2, #2
 8002268:	4093      	lsls	r3, r2
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	4313      	orrs	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002270:	4934      	ldr	r1, [pc, #208]	@ (8002344 <HAL_GPIO_Init+0x300>)
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	089b      	lsrs	r3, r3, #2
 8002276:	3302      	adds	r3, #2
 8002278:	69ba      	ldr	r2, [r7, #24]
 800227a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800227e:	4b39      	ldr	r3, [pc, #228]	@ (8002364 <HAL_GPIO_Init+0x320>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	43db      	mvns	r3, r3
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	4013      	ands	r3, r2
 800228c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d003      	beq.n	80022a2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800229a:	69ba      	ldr	r2, [r7, #24]
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	4313      	orrs	r3, r2
 80022a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022a2:	4a30      	ldr	r2, [pc, #192]	@ (8002364 <HAL_GPIO_Init+0x320>)
 80022a4:	69bb      	ldr	r3, [r7, #24]
 80022a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022a8:	4b2e      	ldr	r3, [pc, #184]	@ (8002364 <HAL_GPIO_Init+0x320>)
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	43db      	mvns	r3, r3
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	4013      	ands	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d003      	beq.n	80022cc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022cc:	4a25      	ldr	r2, [pc, #148]	@ (8002364 <HAL_GPIO_Init+0x320>)
 80022ce:	69bb      	ldr	r3, [r7, #24]
 80022d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022d2:	4b24      	ldr	r3, [pc, #144]	@ (8002364 <HAL_GPIO_Init+0x320>)
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	43db      	mvns	r3, r3
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	4013      	ands	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d003      	beq.n	80022f6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80022ee:	69ba      	ldr	r2, [r7, #24]
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022f6:	4a1b      	ldr	r2, [pc, #108]	@ (8002364 <HAL_GPIO_Init+0x320>)
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022fc:	4b19      	ldr	r3, [pc, #100]	@ (8002364 <HAL_GPIO_Init+0x320>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	43db      	mvns	r3, r3
 8002306:	69ba      	ldr	r2, [r7, #24]
 8002308:	4013      	ands	r3, r2
 800230a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d003      	beq.n	8002320 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	4313      	orrs	r3, r2
 800231e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002320:	4a10      	ldr	r2, [pc, #64]	@ (8002364 <HAL_GPIO_Init+0x320>)
 8002322:	69bb      	ldr	r3, [r7, #24]
 8002324:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	3301      	adds	r3, #1
 800232a:	61fb      	str	r3, [r7, #28]
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	2b0f      	cmp	r3, #15
 8002330:	f67f ae96 	bls.w	8002060 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002334:	bf00      	nop
 8002336:	bf00      	nop
 8002338:	3724      	adds	r7, #36	@ 0x24
 800233a:	46bd      	mov	sp, r7
 800233c:	bc80      	pop	{r7}
 800233e:	4770      	bx	lr
 8002340:	40023800 	.word	0x40023800
 8002344:	40013800 	.word	0x40013800
 8002348:	40020000 	.word	0x40020000
 800234c:	40020400 	.word	0x40020400
 8002350:	40020800 	.word	0x40020800
 8002354:	40020c00 	.word	0x40020c00
 8002358:	40021000 	.word	0x40021000
 800235c:	40021400 	.word	0x40021400
 8002360:	40021800 	.word	0x40021800
 8002364:	40013c00 	.word	0x40013c00

08002368 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	460b      	mov	r3, r1
 8002372:	807b      	strh	r3, [r7, #2]
 8002374:	4613      	mov	r3, r2
 8002376:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002378:	787b      	ldrb	r3, [r7, #1]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d003      	beq.n	8002386 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800237e:	887a      	ldrh	r2, [r7, #2]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002384:	e003      	b.n	800238e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002386:	887b      	ldrh	r3, [r7, #2]
 8002388:	041a      	lsls	r2, r3, #16
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	619a      	str	r2, [r3, #24]
}
 800238e:	bf00      	nop
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	bc80      	pop	{r7}
 8002396:	4770      	bx	lr

08002398 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e12b      	b.n	8002602 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d106      	bne.n	80023c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f7ff fb1c 	bl	80019fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2224      	movs	r2, #36	@ 0x24
 80023c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f022 0201 	bic.w	r2, r2, #1
 80023da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80023ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80023fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80023fc:	f000 fe86 	bl	800310c <HAL_RCC_GetPCLK1Freq>
 8002400:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	4a81      	ldr	r2, [pc, #516]	@ (800260c <HAL_I2C_Init+0x274>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d807      	bhi.n	800241c <HAL_I2C_Init+0x84>
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	4a80      	ldr	r2, [pc, #512]	@ (8002610 <HAL_I2C_Init+0x278>)
 8002410:	4293      	cmp	r3, r2
 8002412:	bf94      	ite	ls
 8002414:	2301      	movls	r3, #1
 8002416:	2300      	movhi	r3, #0
 8002418:	b2db      	uxtb	r3, r3
 800241a:	e006      	b.n	800242a <HAL_I2C_Init+0x92>
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	4a7d      	ldr	r2, [pc, #500]	@ (8002614 <HAL_I2C_Init+0x27c>)
 8002420:	4293      	cmp	r3, r2
 8002422:	bf94      	ite	ls
 8002424:	2301      	movls	r3, #1
 8002426:	2300      	movhi	r3, #0
 8002428:	b2db      	uxtb	r3, r3
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e0e7      	b.n	8002602 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	4a78      	ldr	r2, [pc, #480]	@ (8002618 <HAL_I2C_Init+0x280>)
 8002436:	fba2 2303 	umull	r2, r3, r2, r3
 800243a:	0c9b      	lsrs	r3, r3, #18
 800243c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68ba      	ldr	r2, [r7, #8]
 800244e:	430a      	orrs	r2, r1
 8002450:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	6a1b      	ldr	r3, [r3, #32]
 8002458:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	4a6a      	ldr	r2, [pc, #424]	@ (800260c <HAL_I2C_Init+0x274>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d802      	bhi.n	800246c <HAL_I2C_Init+0xd4>
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	3301      	adds	r3, #1
 800246a:	e009      	b.n	8002480 <HAL_I2C_Init+0xe8>
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002472:	fb02 f303 	mul.w	r3, r2, r3
 8002476:	4a69      	ldr	r2, [pc, #420]	@ (800261c <HAL_I2C_Init+0x284>)
 8002478:	fba2 2303 	umull	r2, r3, r2, r3
 800247c:	099b      	lsrs	r3, r3, #6
 800247e:	3301      	adds	r3, #1
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	6812      	ldr	r2, [r2, #0]
 8002484:	430b      	orrs	r3, r1
 8002486:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	69db      	ldr	r3, [r3, #28]
 800248e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002492:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	495c      	ldr	r1, [pc, #368]	@ (800260c <HAL_I2C_Init+0x274>)
 800249c:	428b      	cmp	r3, r1
 800249e:	d819      	bhi.n	80024d4 <HAL_I2C_Init+0x13c>
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	1e59      	subs	r1, r3, #1
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80024ae:	1c59      	adds	r1, r3, #1
 80024b0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80024b4:	400b      	ands	r3, r1
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d00a      	beq.n	80024d0 <HAL_I2C_Init+0x138>
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	1e59      	subs	r1, r3, #1
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	005b      	lsls	r3, r3, #1
 80024c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80024c8:	3301      	adds	r3, #1
 80024ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024ce:	e051      	b.n	8002574 <HAL_I2C_Init+0x1dc>
 80024d0:	2304      	movs	r3, #4
 80024d2:	e04f      	b.n	8002574 <HAL_I2C_Init+0x1dc>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d111      	bne.n	8002500 <HAL_I2C_Init+0x168>
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	1e58      	subs	r0, r3, #1
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6859      	ldr	r1, [r3, #4]
 80024e4:	460b      	mov	r3, r1
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	440b      	add	r3, r1
 80024ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80024ee:	3301      	adds	r3, #1
 80024f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	bf0c      	ite	eq
 80024f8:	2301      	moveq	r3, #1
 80024fa:	2300      	movne	r3, #0
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	e012      	b.n	8002526 <HAL_I2C_Init+0x18e>
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	1e58      	subs	r0, r3, #1
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6859      	ldr	r1, [r3, #4]
 8002508:	460b      	mov	r3, r1
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	440b      	add	r3, r1
 800250e:	0099      	lsls	r1, r3, #2
 8002510:	440b      	add	r3, r1
 8002512:	fbb0 f3f3 	udiv	r3, r0, r3
 8002516:	3301      	adds	r3, #1
 8002518:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800251c:	2b00      	cmp	r3, #0
 800251e:	bf0c      	ite	eq
 8002520:	2301      	moveq	r3, #1
 8002522:	2300      	movne	r3, #0
 8002524:	b2db      	uxtb	r3, r3
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <HAL_I2C_Init+0x196>
 800252a:	2301      	movs	r3, #1
 800252c:	e022      	b.n	8002574 <HAL_I2C_Init+0x1dc>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d10e      	bne.n	8002554 <HAL_I2C_Init+0x1bc>
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	1e58      	subs	r0, r3, #1
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6859      	ldr	r1, [r3, #4]
 800253e:	460b      	mov	r3, r1
 8002540:	005b      	lsls	r3, r3, #1
 8002542:	440b      	add	r3, r1
 8002544:	fbb0 f3f3 	udiv	r3, r0, r3
 8002548:	3301      	adds	r3, #1
 800254a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800254e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002552:	e00f      	b.n	8002574 <HAL_I2C_Init+0x1dc>
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	1e58      	subs	r0, r3, #1
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6859      	ldr	r1, [r3, #4]
 800255c:	460b      	mov	r3, r1
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	440b      	add	r3, r1
 8002562:	0099      	lsls	r1, r3, #2
 8002564:	440b      	add	r3, r1
 8002566:	fbb0 f3f3 	udiv	r3, r0, r3
 800256a:	3301      	adds	r3, #1
 800256c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002570:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002574:	6879      	ldr	r1, [r7, #4]
 8002576:	6809      	ldr	r1, [r1, #0]
 8002578:	4313      	orrs	r3, r2
 800257a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	69da      	ldr	r2, [r3, #28]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a1b      	ldr	r3, [r3, #32]
 800258e:	431a      	orrs	r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	430a      	orrs	r2, r1
 8002596:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80025a2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	6911      	ldr	r1, [r2, #16]
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	68d2      	ldr	r2, [r2, #12]
 80025ae:	4311      	orrs	r1, r2
 80025b0:	687a      	ldr	r2, [r7, #4]
 80025b2:	6812      	ldr	r2, [r2, #0]
 80025b4:	430b      	orrs	r3, r1
 80025b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	695a      	ldr	r2, [r3, #20]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	431a      	orrs	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	430a      	orrs	r2, r1
 80025d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f042 0201 	orr.w	r2, r2, #1
 80025e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2220      	movs	r2, #32
 80025ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002600:	2300      	movs	r3, #0
}
 8002602:	4618      	mov	r0, r3
 8002604:	3710      	adds	r7, #16
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	000186a0 	.word	0x000186a0
 8002610:	001e847f 	.word	0x001e847f
 8002614:	003d08ff 	.word	0x003d08ff
 8002618:	431bde83 	.word	0x431bde83
 800261c:	10624dd3 	.word	0x10624dd3

08002620 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b088      	sub	sp, #32
 8002624:	af02      	add	r7, sp, #8
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	607a      	str	r2, [r7, #4]
 800262a:	461a      	mov	r2, r3
 800262c:	460b      	mov	r3, r1
 800262e:	817b      	strh	r3, [r7, #10]
 8002630:	4613      	mov	r3, r2
 8002632:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002634:	f7ff fbf4 	bl	8001e20 <HAL_GetTick>
 8002638:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002640:	b2db      	uxtb	r3, r3
 8002642:	2b20      	cmp	r3, #32
 8002644:	f040 80e0 	bne.w	8002808 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	9300      	str	r3, [sp, #0]
 800264c:	2319      	movs	r3, #25
 800264e:	2201      	movs	r2, #1
 8002650:	4970      	ldr	r1, [pc, #448]	@ (8002814 <HAL_I2C_Master_Transmit+0x1f4>)
 8002652:	68f8      	ldr	r0, [r7, #12]
 8002654:	f000 fa92 	bl	8002b7c <I2C_WaitOnFlagUntilTimeout>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800265e:	2302      	movs	r3, #2
 8002660:	e0d3      	b.n	800280a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002668:	2b01      	cmp	r3, #1
 800266a:	d101      	bne.n	8002670 <HAL_I2C_Master_Transmit+0x50>
 800266c:	2302      	movs	r3, #2
 800266e:	e0cc      	b.n	800280a <HAL_I2C_Master_Transmit+0x1ea>
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	2b01      	cmp	r3, #1
 8002684:	d007      	beq.n	8002696 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f042 0201 	orr.w	r2, r2, #1
 8002694:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026a4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2221      	movs	r2, #33	@ 0x21
 80026aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2210      	movs	r2, #16
 80026b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	893a      	ldrh	r2, [r7, #8]
 80026c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026cc:	b29a      	uxth	r2, r3
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	4a50      	ldr	r2, [pc, #320]	@ (8002818 <HAL_I2C_Master_Transmit+0x1f8>)
 80026d6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80026d8:	8979      	ldrh	r1, [r7, #10]
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	6a3a      	ldr	r2, [r7, #32]
 80026de:	68f8      	ldr	r0, [r7, #12]
 80026e0:	f000 f9ca 	bl	8002a78 <I2C_MasterRequestWrite>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e08d      	b.n	800280a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026ee:	2300      	movs	r3, #0
 80026f0:	613b      	str	r3, [r7, #16]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	695b      	ldr	r3, [r3, #20]
 80026f8:	613b      	str	r3, [r7, #16]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	699b      	ldr	r3, [r3, #24]
 8002700:	613b      	str	r3, [r7, #16]
 8002702:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002704:	e066      	b.n	80027d4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002706:	697a      	ldr	r2, [r7, #20]
 8002708:	6a39      	ldr	r1, [r7, #32]
 800270a:	68f8      	ldr	r0, [r7, #12]
 800270c:	f000 fb50 	bl	8002db0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d00d      	beq.n	8002732 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271a:	2b04      	cmp	r3, #4
 800271c:	d107      	bne.n	800272e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800272c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e06b      	b.n	800280a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002736:	781a      	ldrb	r2, [r3, #0]
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002742:	1c5a      	adds	r2, r3, #1
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800274c:	b29b      	uxth	r3, r3
 800274e:	3b01      	subs	r3, #1
 8002750:	b29a      	uxth	r2, r3
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800275a:	3b01      	subs	r3, #1
 800275c:	b29a      	uxth	r2, r3
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	695b      	ldr	r3, [r3, #20]
 8002768:	f003 0304 	and.w	r3, r3, #4
 800276c:	2b04      	cmp	r3, #4
 800276e:	d11b      	bne.n	80027a8 <HAL_I2C_Master_Transmit+0x188>
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002774:	2b00      	cmp	r3, #0
 8002776:	d017      	beq.n	80027a8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800277c:	781a      	ldrb	r2, [r3, #0]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002788:	1c5a      	adds	r2, r3, #1
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002792:	b29b      	uxth	r3, r3
 8002794:	3b01      	subs	r3, #1
 8002796:	b29a      	uxth	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027a0:	3b01      	subs	r3, #1
 80027a2:	b29a      	uxth	r2, r3
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027a8:	697a      	ldr	r2, [r7, #20]
 80027aa:	6a39      	ldr	r1, [r7, #32]
 80027ac:	68f8      	ldr	r0, [r7, #12]
 80027ae:	f000 fb47 	bl	8002e40 <I2C_WaitOnBTFFlagUntilTimeout>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d00d      	beq.n	80027d4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027bc:	2b04      	cmp	r3, #4
 80027be:	d107      	bne.n	80027d0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027ce:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e01a      	b.n	800280a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d194      	bne.n	8002706 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2220      	movs	r2, #32
 80027f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2200      	movs	r2, #0
 80027f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2200      	movs	r2, #0
 8002800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002804:	2300      	movs	r3, #0
 8002806:	e000      	b.n	800280a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002808:	2302      	movs	r3, #2
  }
}
 800280a:	4618      	mov	r0, r3
 800280c:	3718      	adds	r7, #24
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	00100002 	.word	0x00100002
 8002818:	ffff0000 	.word	0xffff0000

0800281c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b08a      	sub	sp, #40	@ 0x28
 8002820:	af02      	add	r7, sp, #8
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	607a      	str	r2, [r7, #4]
 8002826:	603b      	str	r3, [r7, #0]
 8002828:	460b      	mov	r3, r1
 800282a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800282c:	f7ff faf8 	bl	8001e20 <HAL_GetTick>
 8002830:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002832:	2300      	movs	r3, #0
 8002834:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800283c:	b2db      	uxtb	r3, r3
 800283e:	2b20      	cmp	r3, #32
 8002840:	f040 8111 	bne.w	8002a66 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	9300      	str	r3, [sp, #0]
 8002848:	2319      	movs	r3, #25
 800284a:	2201      	movs	r2, #1
 800284c:	4988      	ldr	r1, [pc, #544]	@ (8002a70 <HAL_I2C_IsDeviceReady+0x254>)
 800284e:	68f8      	ldr	r0, [r7, #12]
 8002850:	f000 f994 	bl	8002b7c <I2C_WaitOnFlagUntilTimeout>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800285a:	2302      	movs	r3, #2
 800285c:	e104      	b.n	8002a68 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002864:	2b01      	cmp	r3, #1
 8002866:	d101      	bne.n	800286c <HAL_I2C_IsDeviceReady+0x50>
 8002868:	2302      	movs	r3, #2
 800286a:	e0fd      	b.n	8002a68 <HAL_I2C_IsDeviceReady+0x24c>
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2201      	movs	r2, #1
 8002870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	2b01      	cmp	r3, #1
 8002880:	d007      	beq.n	8002892 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f042 0201 	orr.w	r2, r2, #1
 8002890:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2224      	movs	r2, #36	@ 0x24
 80028a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2200      	movs	r2, #0
 80028ae:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	4a70      	ldr	r2, [pc, #448]	@ (8002a74 <HAL_I2C_IsDeviceReady+0x258>)
 80028b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80028c4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	9300      	str	r3, [sp, #0]
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f000 f952 	bl	8002b7c <I2C_WaitOnFlagUntilTimeout>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00d      	beq.n	80028fa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028ec:	d103      	bne.n	80028f6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028f4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e0b6      	b.n	8002a68 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80028fa:	897b      	ldrh	r3, [r7, #10]
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	461a      	mov	r2, r3
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002908:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800290a:	f7ff fa89 	bl	8001e20 <HAL_GetTick>
 800290e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	695b      	ldr	r3, [r3, #20]
 8002916:	f003 0302 	and.w	r3, r3, #2
 800291a:	2b02      	cmp	r3, #2
 800291c:	bf0c      	ite	eq
 800291e:	2301      	moveq	r3, #1
 8002920:	2300      	movne	r3, #0
 8002922:	b2db      	uxtb	r3, r3
 8002924:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	695b      	ldr	r3, [r3, #20]
 800292c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002930:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002934:	bf0c      	ite	eq
 8002936:	2301      	moveq	r3, #1
 8002938:	2300      	movne	r3, #0
 800293a:	b2db      	uxtb	r3, r3
 800293c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800293e:	e025      	b.n	800298c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002940:	f7ff fa6e 	bl	8001e20 <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	683a      	ldr	r2, [r7, #0]
 800294c:	429a      	cmp	r2, r3
 800294e:	d302      	bcc.n	8002956 <HAL_I2C_IsDeviceReady+0x13a>
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d103      	bne.n	800295e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	22a0      	movs	r2, #160	@ 0xa0
 800295a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	695b      	ldr	r3, [r3, #20]
 8002964:	f003 0302 	and.w	r3, r3, #2
 8002968:	2b02      	cmp	r3, #2
 800296a:	bf0c      	ite	eq
 800296c:	2301      	moveq	r3, #1
 800296e:	2300      	movne	r3, #0
 8002970:	b2db      	uxtb	r3, r3
 8002972:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800297e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002982:	bf0c      	ite	eq
 8002984:	2301      	moveq	r3, #1
 8002986:	2300      	movne	r3, #0
 8002988:	b2db      	uxtb	r3, r3
 800298a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002992:	b2db      	uxtb	r3, r3
 8002994:	2ba0      	cmp	r3, #160	@ 0xa0
 8002996:	d005      	beq.n	80029a4 <HAL_I2C_IsDeviceReady+0x188>
 8002998:	7dfb      	ldrb	r3, [r7, #23]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d102      	bne.n	80029a4 <HAL_I2C_IsDeviceReady+0x188>
 800299e:	7dbb      	ldrb	r3, [r7, #22]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d0cd      	beq.n	8002940 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2220      	movs	r2, #32
 80029a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	695b      	ldr	r3, [r3, #20]
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d129      	bne.n	8002a0e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029c8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029ca:	2300      	movs	r3, #0
 80029cc:	613b      	str	r3, [r7, #16]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	695b      	ldr	r3, [r3, #20]
 80029d4:	613b      	str	r3, [r7, #16]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	699b      	ldr	r3, [r3, #24]
 80029dc:	613b      	str	r3, [r7, #16]
 80029de:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	9300      	str	r3, [sp, #0]
 80029e4:	2319      	movs	r3, #25
 80029e6:	2201      	movs	r2, #1
 80029e8:	4921      	ldr	r1, [pc, #132]	@ (8002a70 <HAL_I2C_IsDeviceReady+0x254>)
 80029ea:	68f8      	ldr	r0, [r7, #12]
 80029ec:	f000 f8c6 	bl	8002b7c <I2C_WaitOnFlagUntilTimeout>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d001      	beq.n	80029fa <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e036      	b.n	8002a68 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2220      	movs	r2, #32
 80029fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	e02c      	b.n	8002a68 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a1c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002a26:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	9300      	str	r3, [sp, #0]
 8002a2c:	2319      	movs	r3, #25
 8002a2e:	2201      	movs	r2, #1
 8002a30:	490f      	ldr	r1, [pc, #60]	@ (8002a70 <HAL_I2C_IsDeviceReady+0x254>)
 8002a32:	68f8      	ldr	r0, [r7, #12]
 8002a34:	f000 f8a2 	bl	8002b7c <I2C_WaitOnFlagUntilTimeout>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e012      	b.n	8002a68 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002a42:	69bb      	ldr	r3, [r7, #24]
 8002a44:	3301      	adds	r3, #1
 8002a46:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	f4ff af32 	bcc.w	80028b6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2220      	movs	r2, #32
 8002a56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e000      	b.n	8002a68 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002a66:	2302      	movs	r3, #2
  }
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3720      	adds	r7, #32
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	00100002 	.word	0x00100002
 8002a74:	ffff0000 	.word	0xffff0000

08002a78 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b088      	sub	sp, #32
 8002a7c:	af02      	add	r7, sp, #8
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	607a      	str	r2, [r7, #4]
 8002a82:	603b      	str	r3, [r7, #0]
 8002a84:	460b      	mov	r3, r1
 8002a86:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a8c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	2b08      	cmp	r3, #8
 8002a92:	d006      	beq.n	8002aa2 <I2C_MasterRequestWrite+0x2a>
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d003      	beq.n	8002aa2 <I2C_MasterRequestWrite+0x2a>
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002aa0:	d108      	bne.n	8002ab4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ab0:	601a      	str	r2, [r3, #0]
 8002ab2:	e00b      	b.n	8002acc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab8:	2b12      	cmp	r3, #18
 8002aba:	d107      	bne.n	8002acc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002aca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	9300      	str	r3, [sp, #0]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ad8:	68f8      	ldr	r0, [r7, #12]
 8002ada:	f000 f84f 	bl	8002b7c <I2C_WaitOnFlagUntilTimeout>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d00d      	beq.n	8002b00 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002af2:	d103      	bne.n	8002afc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002afa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002afc:	2303      	movs	r3, #3
 8002afe:	e035      	b.n	8002b6c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	691b      	ldr	r3, [r3, #16]
 8002b04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b08:	d108      	bne.n	8002b1c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b0a:	897b      	ldrh	r3, [r7, #10]
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	461a      	mov	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002b18:	611a      	str	r2, [r3, #16]
 8002b1a:	e01b      	b.n	8002b54 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002b1c:	897b      	ldrh	r3, [r7, #10]
 8002b1e:	11db      	asrs	r3, r3, #7
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	f003 0306 	and.w	r3, r3, #6
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	f063 030f 	orn	r3, r3, #15
 8002b2c:	b2da      	uxtb	r2, r3
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	490e      	ldr	r1, [pc, #56]	@ (8002b74 <I2C_MasterRequestWrite+0xfc>)
 8002b3a:	68f8      	ldr	r0, [r7, #12]
 8002b3c:	f000 f898 	bl	8002c70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e010      	b.n	8002b6c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002b4a:	897b      	ldrh	r3, [r7, #10]
 8002b4c:	b2da      	uxtb	r2, r3
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	4907      	ldr	r1, [pc, #28]	@ (8002b78 <I2C_MasterRequestWrite+0x100>)
 8002b5a:	68f8      	ldr	r0, [r7, #12]
 8002b5c:	f000 f888 	bl	8002c70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d001      	beq.n	8002b6a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e000      	b.n	8002b6c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002b6a:	2300      	movs	r3, #0
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3718      	adds	r7, #24
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	00010008 	.word	0x00010008
 8002b78:	00010002 	.word	0x00010002

08002b7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	603b      	str	r3, [r7, #0]
 8002b88:	4613      	mov	r3, r2
 8002b8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b8c:	e048      	b.n	8002c20 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b94:	d044      	beq.n	8002c20 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b96:	f7ff f943 	bl	8001e20 <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	683a      	ldr	r2, [r7, #0]
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d302      	bcc.n	8002bac <I2C_WaitOnFlagUntilTimeout+0x30>
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d139      	bne.n	8002c20 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	0c1b      	lsrs	r3, r3, #16
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d10d      	bne.n	8002bd2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	695b      	ldr	r3, [r3, #20]
 8002bbc:	43da      	mvns	r2, r3
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	b29b      	uxth	r3, r3
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	bf0c      	ite	eq
 8002bc8:	2301      	moveq	r3, #1
 8002bca:	2300      	movne	r3, #0
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	461a      	mov	r2, r3
 8002bd0:	e00c      	b.n	8002bec <I2C_WaitOnFlagUntilTimeout+0x70>
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	43da      	mvns	r2, r3
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	4013      	ands	r3, r2
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	bf0c      	ite	eq
 8002be4:	2301      	moveq	r3, #1
 8002be6:	2300      	movne	r3, #0
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	461a      	mov	r2, r3
 8002bec:	79fb      	ldrb	r3, [r7, #7]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d116      	bne.n	8002c20 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2220      	movs	r2, #32
 8002bfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c0c:	f043 0220 	orr.w	r2, r3, #32
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e023      	b.n	8002c68 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	0c1b      	lsrs	r3, r3, #16
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d10d      	bne.n	8002c46 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	695b      	ldr	r3, [r3, #20]
 8002c30:	43da      	mvns	r2, r3
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	4013      	ands	r3, r2
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	bf0c      	ite	eq
 8002c3c:	2301      	moveq	r3, #1
 8002c3e:	2300      	movne	r3, #0
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	461a      	mov	r2, r3
 8002c44:	e00c      	b.n	8002c60 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	43da      	mvns	r2, r3
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	4013      	ands	r3, r2
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	bf0c      	ite	eq
 8002c58:	2301      	moveq	r3, #1
 8002c5a:	2300      	movne	r3, #0
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	461a      	mov	r2, r3
 8002c60:	79fb      	ldrb	r3, [r7, #7]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d093      	beq.n	8002b8e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c66:	2300      	movs	r3, #0
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3710      	adds	r7, #16
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
 8002c7c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c7e:	e071      	b.n	8002d64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c8e:	d123      	bne.n	8002cd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c9e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ca8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2220      	movs	r2, #32
 8002cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc4:	f043 0204 	orr.w	r2, r3, #4
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e067      	b.n	8002da8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cde:	d041      	beq.n	8002d64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ce0:	f7ff f89e 	bl	8001e20 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d302      	bcc.n	8002cf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d136      	bne.n	8002d64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	0c1b      	lsrs	r3, r3, #16
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d10c      	bne.n	8002d1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	695b      	ldr	r3, [r3, #20]
 8002d06:	43da      	mvns	r2, r3
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	bf14      	ite	ne
 8002d12:	2301      	movne	r3, #1
 8002d14:	2300      	moveq	r3, #0
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	e00b      	b.n	8002d32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	699b      	ldr	r3, [r3, #24]
 8002d20:	43da      	mvns	r2, r3
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	4013      	ands	r3, r2
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	bf14      	ite	ne
 8002d2c:	2301      	movne	r3, #1
 8002d2e:	2300      	moveq	r3, #0
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d016      	beq.n	8002d64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2220      	movs	r2, #32
 8002d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d50:	f043 0220 	orr.w	r2, r3, #32
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e021      	b.n	8002da8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	0c1b      	lsrs	r3, r3, #16
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d10c      	bne.n	8002d88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	695b      	ldr	r3, [r3, #20]
 8002d74:	43da      	mvns	r2, r3
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	bf14      	ite	ne
 8002d80:	2301      	movne	r3, #1
 8002d82:	2300      	moveq	r3, #0
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	e00b      	b.n	8002da0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	699b      	ldr	r3, [r3, #24]
 8002d8e:	43da      	mvns	r2, r3
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	4013      	ands	r3, r2
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	bf14      	ite	ne
 8002d9a:	2301      	movne	r3, #1
 8002d9c:	2300      	moveq	r3, #0
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	f47f af6d 	bne.w	8002c80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3710      	adds	r7, #16
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b084      	sub	sp, #16
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002dbc:	e034      	b.n	8002e28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002dbe:	68f8      	ldr	r0, [r7, #12]
 8002dc0:	f000 f886 	bl	8002ed0 <I2C_IsAcknowledgeFailed>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e034      	b.n	8002e38 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dd4:	d028      	beq.n	8002e28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dd6:	f7ff f823 	bl	8001e20 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	68ba      	ldr	r2, [r7, #8]
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d302      	bcc.n	8002dec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d11d      	bne.n	8002e28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	695b      	ldr	r3, [r3, #20]
 8002df2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002df6:	2b80      	cmp	r3, #128	@ 0x80
 8002df8:	d016      	beq.n	8002e28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2220      	movs	r2, #32
 8002e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e14:	f043 0220 	orr.w	r2, r3, #32
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e007      	b.n	8002e38 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e32:	2b80      	cmp	r3, #128	@ 0x80
 8002e34:	d1c3      	bne.n	8002dbe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e36:	2300      	movs	r3, #0
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3710      	adds	r7, #16
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e4c:	e034      	b.n	8002eb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 f83e 	bl	8002ed0 <I2C_IsAcknowledgeFailed>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e034      	b.n	8002ec8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e64:	d028      	beq.n	8002eb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e66:	f7fe ffdb 	bl	8001e20 <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	68ba      	ldr	r2, [r7, #8]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d302      	bcc.n	8002e7c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d11d      	bne.n	8002eb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	f003 0304 	and.w	r3, r3, #4
 8002e86:	2b04      	cmp	r3, #4
 8002e88:	d016      	beq.n	8002eb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2220      	movs	r2, #32
 8002e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea4:	f043 0220 	orr.w	r2, r3, #32
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e007      	b.n	8002ec8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	f003 0304 	and.w	r3, r3, #4
 8002ec2:	2b04      	cmp	r3, #4
 8002ec4:	d1c3      	bne.n	8002e4e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3710      	adds	r7, #16
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	695b      	ldr	r3, [r3, #20]
 8002ede:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ee2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ee6:	d11b      	bne.n	8002f20 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ef0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2220      	movs	r2, #32
 8002efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f0c:	f043 0204 	orr.w	r2, r3, #4
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e000      	b.n	8002f22 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	370c      	adds	r7, #12
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bc80      	pop	{r7}
 8002f2a:	4770      	bx	lr

08002f2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d101      	bne.n	8002f40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e0cc      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f40:	4b68      	ldr	r3, [pc, #416]	@ (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 030f 	and.w	r3, r3, #15
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d90c      	bls.n	8002f68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f4e:	4b65      	ldr	r3, [pc, #404]	@ (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f50:	683a      	ldr	r2, [r7, #0]
 8002f52:	b2d2      	uxtb	r2, r2
 8002f54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f56:	4b63      	ldr	r3, [pc, #396]	@ (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 030f 	and.w	r3, r3, #15
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d001      	beq.n	8002f68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e0b8      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0302 	and.w	r3, r3, #2
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d020      	beq.n	8002fb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0304 	and.w	r3, r3, #4
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d005      	beq.n	8002f8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f80:	4b59      	ldr	r3, [pc, #356]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	4a58      	ldr	r2, [pc, #352]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f86:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f8a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0308 	and.w	r3, r3, #8
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d005      	beq.n	8002fa4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f98:	4b53      	ldr	r3, [pc, #332]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	4a52      	ldr	r2, [pc, #328]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002fa2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fa4:	4b50      	ldr	r3, [pc, #320]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	494d      	ldr	r1, [pc, #308]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d044      	beq.n	800304c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d107      	bne.n	8002fda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fca:	4b47      	ldr	r3, [pc, #284]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d119      	bne.n	800300a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e07f      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d003      	beq.n	8002fea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fe6:	2b03      	cmp	r3, #3
 8002fe8:	d107      	bne.n	8002ffa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fea:	4b3f      	ldr	r3, [pc, #252]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d109      	bne.n	800300a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e06f      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ffa:	4b3b      	ldr	r3, [pc, #236]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e067      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800300a:	4b37      	ldr	r3, [pc, #220]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f023 0203 	bic.w	r2, r3, #3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	4934      	ldr	r1, [pc, #208]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003018:	4313      	orrs	r3, r2
 800301a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800301c:	f7fe ff00 	bl	8001e20 <HAL_GetTick>
 8003020:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003022:	e00a      	b.n	800303a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003024:	f7fe fefc 	bl	8001e20 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003032:	4293      	cmp	r3, r2
 8003034:	d901      	bls.n	800303a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e04f      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800303a:	4b2b      	ldr	r3, [pc, #172]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 020c 	and.w	r2, r3, #12
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	429a      	cmp	r2, r3
 800304a:	d1eb      	bne.n	8003024 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800304c:	4b25      	ldr	r3, [pc, #148]	@ (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 030f 	and.w	r3, r3, #15
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	429a      	cmp	r2, r3
 8003058:	d20c      	bcs.n	8003074 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800305a:	4b22      	ldr	r3, [pc, #136]	@ (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 800305c:	683a      	ldr	r2, [r7, #0]
 800305e:	b2d2      	uxtb	r2, r2
 8003060:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003062:	4b20      	ldr	r3, [pc, #128]	@ (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 030f 	and.w	r3, r3, #15
 800306a:	683a      	ldr	r2, [r7, #0]
 800306c:	429a      	cmp	r2, r3
 800306e:	d001      	beq.n	8003074 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e032      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b00      	cmp	r3, #0
 800307e:	d008      	beq.n	8003092 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003080:	4b19      	ldr	r3, [pc, #100]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	4916      	ldr	r1, [pc, #88]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 800308e:	4313      	orrs	r3, r2
 8003090:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0308 	and.w	r3, r3, #8
 800309a:	2b00      	cmp	r3, #0
 800309c:	d009      	beq.n	80030b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800309e:	4b12      	ldr	r3, [pc, #72]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	00db      	lsls	r3, r3, #3
 80030ac:	490e      	ldr	r1, [pc, #56]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 80030ae:	4313      	orrs	r3, r2
 80030b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030b2:	f000 f853 	bl	800315c <HAL_RCC_GetSysClockFreq>
 80030b6:	4602      	mov	r2, r0
 80030b8:	4b0b      	ldr	r3, [pc, #44]	@ (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	091b      	lsrs	r3, r3, #4
 80030be:	f003 030f 	and.w	r3, r3, #15
 80030c2:	490a      	ldr	r1, [pc, #40]	@ (80030ec <HAL_RCC_ClockConfig+0x1c0>)
 80030c4:	5ccb      	ldrb	r3, [r1, r3]
 80030c6:	fa22 f303 	lsr.w	r3, r2, r3
 80030ca:	4a09      	ldr	r2, [pc, #36]	@ (80030f0 <HAL_RCC_ClockConfig+0x1c4>)
 80030cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80030ce:	4b09      	ldr	r3, [pc, #36]	@ (80030f4 <HAL_RCC_ClockConfig+0x1c8>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fe fe62 	bl	8001d9c <HAL_InitTick>

  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	40023c00 	.word	0x40023c00
 80030e8:	40023800 	.word	0x40023800
 80030ec:	080094b8 	.word	0x080094b8
 80030f0:	20000008 	.word	0x20000008
 80030f4:	2000000c 	.word	0x2000000c

080030f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030fc:	4b02      	ldr	r3, [pc, #8]	@ (8003108 <HAL_RCC_GetHCLKFreq+0x10>)
 80030fe:	681b      	ldr	r3, [r3, #0]
}
 8003100:	4618      	mov	r0, r3
 8003102:	46bd      	mov	sp, r7
 8003104:	bc80      	pop	{r7}
 8003106:	4770      	bx	lr
 8003108:	20000008 	.word	0x20000008

0800310c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003110:	f7ff fff2 	bl	80030f8 <HAL_RCC_GetHCLKFreq>
 8003114:	4602      	mov	r2, r0
 8003116:	4b05      	ldr	r3, [pc, #20]	@ (800312c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	0a9b      	lsrs	r3, r3, #10
 800311c:	f003 0307 	and.w	r3, r3, #7
 8003120:	4903      	ldr	r1, [pc, #12]	@ (8003130 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003122:	5ccb      	ldrb	r3, [r1, r3]
 8003124:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003128:	4618      	mov	r0, r3
 800312a:	bd80      	pop	{r7, pc}
 800312c:	40023800 	.word	0x40023800
 8003130:	080094c8 	.word	0x080094c8

08003134 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003138:	f7ff ffde 	bl	80030f8 <HAL_RCC_GetHCLKFreq>
 800313c:	4602      	mov	r2, r0
 800313e:	4b05      	ldr	r3, [pc, #20]	@ (8003154 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	0b5b      	lsrs	r3, r3, #13
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	4903      	ldr	r1, [pc, #12]	@ (8003158 <HAL_RCC_GetPCLK2Freq+0x24>)
 800314a:	5ccb      	ldrb	r3, [r1, r3]
 800314c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003150:	4618      	mov	r0, r3
 8003152:	bd80      	pop	{r7, pc}
 8003154:	40023800 	.word	0x40023800
 8003158:	080094c8 	.word	0x080094c8

0800315c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800315c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003160:	b0ae      	sub	sp, #184	@ 0xb8
 8003162:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003164:	2300      	movs	r3, #0
 8003166:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800316a:	2300      	movs	r3, #0
 800316c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003170:	2300      	movs	r3, #0
 8003172:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003176:	2300      	movs	r3, #0
 8003178:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800317c:	2300      	movs	r3, #0
 800317e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003182:	4bcf      	ldr	r3, [pc, #828]	@ (80034c0 <HAL_RCC_GetSysClockFreq+0x364>)
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	f003 030c 	and.w	r3, r3, #12
 800318a:	2b0c      	cmp	r3, #12
 800318c:	f200 8211 	bhi.w	80035b2 <HAL_RCC_GetSysClockFreq+0x456>
 8003190:	a201      	add	r2, pc, #4	@ (adr r2, 8003198 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003196:	bf00      	nop
 8003198:	080031cd 	.word	0x080031cd
 800319c:	080035b3 	.word	0x080035b3
 80031a0:	080035b3 	.word	0x080035b3
 80031a4:	080035b3 	.word	0x080035b3
 80031a8:	080031d5 	.word	0x080031d5
 80031ac:	080035b3 	.word	0x080035b3
 80031b0:	080035b3 	.word	0x080035b3
 80031b4:	080035b3 	.word	0x080035b3
 80031b8:	080031dd 	.word	0x080031dd
 80031bc:	080035b3 	.word	0x080035b3
 80031c0:	080035b3 	.word	0x080035b3
 80031c4:	080035b3 	.word	0x080035b3
 80031c8:	080033d9 	.word	0x080033d9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031cc:	4bbd      	ldr	r3, [pc, #756]	@ (80034c4 <HAL_RCC_GetSysClockFreq+0x368>)
 80031ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80031d2:	e1f2      	b.n	80035ba <HAL_RCC_GetSysClockFreq+0x45e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031d4:	4bbc      	ldr	r3, [pc, #752]	@ (80034c8 <HAL_RCC_GetSysClockFreq+0x36c>)
 80031d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80031da:	e1ee      	b.n	80035ba <HAL_RCC_GetSysClockFreq+0x45e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031dc:	4bb8      	ldr	r3, [pc, #736]	@ (80034c0 <HAL_RCC_GetSysClockFreq+0x364>)
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031e8:	4bb5      	ldr	r3, [pc, #724]	@ (80034c0 <HAL_RCC_GetSysClockFreq+0x364>)
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d075      	beq.n	80032e0 <HAL_RCC_GetSysClockFreq+0x184>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031f4:	4bb2      	ldr	r3, [pc, #712]	@ (80034c0 <HAL_RCC_GetSysClockFreq+0x364>)
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	099b      	lsrs	r3, r3, #6
 80031fa:	2200      	movs	r2, #0
 80031fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003200:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003204:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003208:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800320c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003210:	2300      	movs	r3, #0
 8003212:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003216:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800321a:	4622      	mov	r2, r4
 800321c:	462b      	mov	r3, r5
 800321e:	f04f 0000 	mov.w	r0, #0
 8003222:	f04f 0100 	mov.w	r1, #0
 8003226:	0159      	lsls	r1, r3, #5
 8003228:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800322c:	0150      	lsls	r0, r2, #5
 800322e:	4602      	mov	r2, r0
 8003230:	460b      	mov	r3, r1
 8003232:	4621      	mov	r1, r4
 8003234:	1a51      	subs	r1, r2, r1
 8003236:	6439      	str	r1, [r7, #64]	@ 0x40
 8003238:	4629      	mov	r1, r5
 800323a:	eb63 0301 	sbc.w	r3, r3, r1
 800323e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003240:	f04f 0200 	mov.w	r2, #0
 8003244:	f04f 0300 	mov.w	r3, #0
 8003248:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800324c:	4649      	mov	r1, r9
 800324e:	018b      	lsls	r3, r1, #6
 8003250:	4641      	mov	r1, r8
 8003252:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003256:	4641      	mov	r1, r8
 8003258:	018a      	lsls	r2, r1, #6
 800325a:	46c4      	mov	ip, r8
 800325c:	ebb2 0c0c 	subs.w	ip, r2, ip
 8003260:	f8c7 c038 	str.w	ip, [r7, #56]	@ 0x38
 8003264:	4649      	mov	r1, r9
 8003266:	eb63 0301 	sbc.w	r3, r3, r1
 800326a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800326c:	f04f 0200 	mov.w	r2, #0
 8003270:	f04f 0300 	mov.w	r3, #0
 8003274:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003278:	4649      	mov	r1, r9
 800327a:	00cb      	lsls	r3, r1, #3
 800327c:	46c4      	mov	ip, r8
 800327e:	ea43 735c 	orr.w	r3, r3, ip, lsr #29
 8003282:	4641      	mov	r1, r8
 8003284:	00ca      	lsls	r2, r1, #3
 8003286:	4610      	mov	r0, r2
 8003288:	4619      	mov	r1, r3
 800328a:	4603      	mov	r3, r0
 800328c:	4622      	mov	r2, r4
 800328e:	189b      	adds	r3, r3, r2
 8003290:	633b      	str	r3, [r7, #48]	@ 0x30
 8003292:	462b      	mov	r3, r5
 8003294:	460a      	mov	r2, r1
 8003296:	eb42 0303 	adc.w	r3, r2, r3
 800329a:	637b      	str	r3, [r7, #52]	@ 0x34
 800329c:	f04f 0200 	mov.w	r2, #0
 80032a0:	f04f 0300 	mov.w	r3, #0
 80032a4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80032a8:	4629      	mov	r1, r5
 80032aa:	024b      	lsls	r3, r1, #9
 80032ac:	4620      	mov	r0, r4
 80032ae:	4629      	mov	r1, r5
 80032b0:	4604      	mov	r4, r0
 80032b2:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80032b6:	4601      	mov	r1, r0
 80032b8:	024a      	lsls	r2, r1, #9
 80032ba:	4610      	mov	r0, r2
 80032bc:	4619      	mov	r1, r3
 80032be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80032c2:	2200      	movs	r2, #0
 80032c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80032c8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80032cc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80032d0:	f7fd fcfa 	bl	8000cc8 <__aeabi_uldivmod>
 80032d4:	4602      	mov	r2, r0
 80032d6:	460b      	mov	r3, r1
 80032d8:	4613      	mov	r3, r2
 80032da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80032de:	e069      	b.n	80033b4 <HAL_RCC_GetSysClockFreq+0x258>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032e0:	4b77      	ldr	r3, [pc, #476]	@ (80034c0 <HAL_RCC_GetSysClockFreq+0x364>)
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	099b      	lsrs	r3, r3, #6
 80032e6:	2200      	movs	r2, #0
 80032e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80032ec:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80032f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80032f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80032fa:	2300      	movs	r3, #0
 80032fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80032fe:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003302:	4622      	mov	r2, r4
 8003304:	462b      	mov	r3, r5
 8003306:	f04f 0000 	mov.w	r0, #0
 800330a:	f04f 0100 	mov.w	r1, #0
 800330e:	0159      	lsls	r1, r3, #5
 8003310:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003314:	0150      	lsls	r0, r2, #5
 8003316:	4602      	mov	r2, r0
 8003318:	460b      	mov	r3, r1
 800331a:	4621      	mov	r1, r4
 800331c:	1a51      	subs	r1, r2, r1
 800331e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003320:	4629      	mov	r1, r5
 8003322:	eb63 0301 	sbc.w	r3, r3, r1
 8003326:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003328:	f04f 0200 	mov.w	r2, #0
 800332c:	f04f 0300 	mov.w	r3, #0
 8003330:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003334:	4649      	mov	r1, r9
 8003336:	018b      	lsls	r3, r1, #6
 8003338:	4641      	mov	r1, r8
 800333a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800333e:	4641      	mov	r1, r8
 8003340:	018a      	lsls	r2, r1, #6
 8003342:	46c4      	mov	ip, r8
 8003344:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003348:	4649      	mov	r1, r9
 800334a:	eb63 0b01 	sbc.w	fp, r3, r1
 800334e:	f04f 0200 	mov.w	r2, #0
 8003352:	f04f 0300 	mov.w	r3, #0
 8003356:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800335a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800335e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003362:	4692      	mov	sl, r2
 8003364:	469b      	mov	fp, r3
 8003366:	4623      	mov	r3, r4
 8003368:	eb1a 0303 	adds.w	r3, sl, r3
 800336c:	623b      	str	r3, [r7, #32]
 800336e:	462b      	mov	r3, r5
 8003370:	eb4b 0303 	adc.w	r3, fp, r3
 8003374:	627b      	str	r3, [r7, #36]	@ 0x24
 8003376:	f04f 0200 	mov.w	r2, #0
 800337a:	f04f 0300 	mov.w	r3, #0
 800337e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003382:	4629      	mov	r1, r5
 8003384:	028b      	lsls	r3, r1, #10
 8003386:	4620      	mov	r0, r4
 8003388:	4629      	mov	r1, r5
 800338a:	4604      	mov	r4, r0
 800338c:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003390:	4601      	mov	r1, r0
 8003392:	028a      	lsls	r2, r1, #10
 8003394:	4610      	mov	r0, r2
 8003396:	4619      	mov	r1, r3
 8003398:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800339c:	2200      	movs	r2, #0
 800339e:	673b      	str	r3, [r7, #112]	@ 0x70
 80033a0:	677a      	str	r2, [r7, #116]	@ 0x74
 80033a2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80033a6:	f7fd fc8f 	bl	8000cc8 <__aeabi_uldivmod>
 80033aa:	4602      	mov	r2, r0
 80033ac:	460b      	mov	r3, r1
 80033ae:	4613      	mov	r3, r2
 80033b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80033b4:	4b42      	ldr	r3, [pc, #264]	@ (80034c0 <HAL_RCC_GetSysClockFreq+0x364>)
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	0c1b      	lsrs	r3, r3, #16
 80033ba:	f003 0303 	and.w	r3, r3, #3
 80033be:	3301      	adds	r3, #1
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80033c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80033ca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80033ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80033d6:	e0f0      	b.n	80035ba <HAL_RCC_GetSysClockFreq+0x45e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033d8:	4b39      	ldr	r3, [pc, #228]	@ (80034c0 <HAL_RCC_GetSysClockFreq+0x364>)
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033e4:	4b36      	ldr	r3, [pc, #216]	@ (80034c0 <HAL_RCC_GetSysClockFreq+0x364>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d06d      	beq.n	80034cc <HAL_RCC_GetSysClockFreq+0x370>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033f0:	4b33      	ldr	r3, [pc, #204]	@ (80034c0 <HAL_RCC_GetSysClockFreq+0x364>)
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	099b      	lsrs	r3, r3, #6
 80033f6:	2200      	movs	r2, #0
 80033f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80033fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80033fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80033fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003402:	663b      	str	r3, [r7, #96]	@ 0x60
 8003404:	2300      	movs	r3, #0
 8003406:	667b      	str	r3, [r7, #100]	@ 0x64
 8003408:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800340c:	4622      	mov	r2, r4
 800340e:	462b      	mov	r3, r5
 8003410:	f04f 0000 	mov.w	r0, #0
 8003414:	f04f 0100 	mov.w	r1, #0
 8003418:	0159      	lsls	r1, r3, #5
 800341a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800341e:	0150      	lsls	r0, r2, #5
 8003420:	4602      	mov	r2, r0
 8003422:	460b      	mov	r3, r1
 8003424:	4621      	mov	r1, r4
 8003426:	1a51      	subs	r1, r2, r1
 8003428:	61b9      	str	r1, [r7, #24]
 800342a:	4629      	mov	r1, r5
 800342c:	eb63 0301 	sbc.w	r3, r3, r1
 8003430:	61fb      	str	r3, [r7, #28]
 8003432:	f04f 0200 	mov.w	r2, #0
 8003436:	f04f 0300 	mov.w	r3, #0
 800343a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800343e:	4659      	mov	r1, fp
 8003440:	018b      	lsls	r3, r1, #6
 8003442:	4651      	mov	r1, sl
 8003444:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003448:	4651      	mov	r1, sl
 800344a:	018a      	lsls	r2, r1, #6
 800344c:	46d4      	mov	ip, sl
 800344e:	ebb2 080c 	subs.w	r8, r2, ip
 8003452:	4659      	mov	r1, fp
 8003454:	eb63 0901 	sbc.w	r9, r3, r1
 8003458:	f04f 0200 	mov.w	r2, #0
 800345c:	f04f 0300 	mov.w	r3, #0
 8003460:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003464:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003468:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800346c:	4690      	mov	r8, r2
 800346e:	4699      	mov	r9, r3
 8003470:	4623      	mov	r3, r4
 8003472:	eb18 0303 	adds.w	r3, r8, r3
 8003476:	613b      	str	r3, [r7, #16]
 8003478:	462b      	mov	r3, r5
 800347a:	eb49 0303 	adc.w	r3, r9, r3
 800347e:	617b      	str	r3, [r7, #20]
 8003480:	f04f 0200 	mov.w	r2, #0
 8003484:	f04f 0300 	mov.w	r3, #0
 8003488:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800348c:	4629      	mov	r1, r5
 800348e:	024b      	lsls	r3, r1, #9
 8003490:	4620      	mov	r0, r4
 8003492:	4629      	mov	r1, r5
 8003494:	4604      	mov	r4, r0
 8003496:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 800349a:	4601      	mov	r1, r0
 800349c:	024a      	lsls	r2, r1, #9
 800349e:	4610      	mov	r0, r2
 80034a0:	4619      	mov	r1, r3
 80034a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80034a6:	2200      	movs	r2, #0
 80034a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80034aa:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80034ac:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80034b0:	f7fd fc0a 	bl	8000cc8 <__aeabi_uldivmod>
 80034b4:	4602      	mov	r2, r0
 80034b6:	460b      	mov	r3, r1
 80034b8:	4613      	mov	r3, r2
 80034ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80034be:	e068      	b.n	8003592 <HAL_RCC_GetSysClockFreq+0x436>
 80034c0:	40023800 	.word	0x40023800
 80034c4:	00f42400 	.word	0x00f42400
 80034c8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034cc:	4b3e      	ldr	r3, [pc, #248]	@ (80035c8 <HAL_RCC_GetSysClockFreq+0x46c>)
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	099b      	lsrs	r3, r3, #6
 80034d2:	2200      	movs	r2, #0
 80034d4:	4618      	mov	r0, r3
 80034d6:	4611      	mov	r1, r2
 80034d8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80034dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80034de:	2300      	movs	r3, #0
 80034e0:	657b      	str	r3, [r7, #84]	@ 0x54
 80034e2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80034e6:	4642      	mov	r2, r8
 80034e8:	464b      	mov	r3, r9
 80034ea:	f04f 0000 	mov.w	r0, #0
 80034ee:	f04f 0100 	mov.w	r1, #0
 80034f2:	0159      	lsls	r1, r3, #5
 80034f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034f8:	0150      	lsls	r0, r2, #5
 80034fa:	4602      	mov	r2, r0
 80034fc:	460b      	mov	r3, r1
 80034fe:	4641      	mov	r1, r8
 8003500:	1a51      	subs	r1, r2, r1
 8003502:	60b9      	str	r1, [r7, #8]
 8003504:	4649      	mov	r1, r9
 8003506:	eb63 0301 	sbc.w	r3, r3, r1
 800350a:	60fb      	str	r3, [r7, #12]
 800350c:	f04f 0200 	mov.w	r2, #0
 8003510:	f04f 0300 	mov.w	r3, #0
 8003514:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003518:	4659      	mov	r1, fp
 800351a:	018b      	lsls	r3, r1, #6
 800351c:	4651      	mov	r1, sl
 800351e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003522:	4651      	mov	r1, sl
 8003524:	018a      	lsls	r2, r1, #6
 8003526:	46d4      	mov	ip, sl
 8003528:	ebb2 040c 	subs.w	r4, r2, ip
 800352c:	4659      	mov	r1, fp
 800352e:	eb63 0501 	sbc.w	r5, r3, r1
 8003532:	f04f 0200 	mov.w	r2, #0
 8003536:	f04f 0300 	mov.w	r3, #0
 800353a:	00eb      	lsls	r3, r5, #3
 800353c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003540:	00e2      	lsls	r2, r4, #3
 8003542:	4614      	mov	r4, r2
 8003544:	461d      	mov	r5, r3
 8003546:	4643      	mov	r3, r8
 8003548:	18e3      	adds	r3, r4, r3
 800354a:	603b      	str	r3, [r7, #0]
 800354c:	464b      	mov	r3, r9
 800354e:	eb45 0303 	adc.w	r3, r5, r3
 8003552:	607b      	str	r3, [r7, #4]
 8003554:	f04f 0200 	mov.w	r2, #0
 8003558:	f04f 0300 	mov.w	r3, #0
 800355c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003560:	4629      	mov	r1, r5
 8003562:	028b      	lsls	r3, r1, #10
 8003564:	4620      	mov	r0, r4
 8003566:	4629      	mov	r1, r5
 8003568:	4604      	mov	r4, r0
 800356a:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800356e:	4601      	mov	r1, r0
 8003570:	028a      	lsls	r2, r1, #10
 8003572:	4610      	mov	r0, r2
 8003574:	4619      	mov	r1, r3
 8003576:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800357a:	2200      	movs	r2, #0
 800357c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800357e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003580:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003584:	f7fd fba0 	bl	8000cc8 <__aeabi_uldivmod>
 8003588:	4602      	mov	r2, r0
 800358a:	460b      	mov	r3, r1
 800358c:	4613      	mov	r3, r2
 800358e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003592:	4b0d      	ldr	r3, [pc, #52]	@ (80035c8 <HAL_RCC_GetSysClockFreq+0x46c>)
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	0f1b      	lsrs	r3, r3, #28
 8003598:	f003 0307 	and.w	r3, r3, #7
 800359c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80035a0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80035a4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80035a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80035b0:	e003      	b.n	80035ba <HAL_RCC_GetSysClockFreq+0x45e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035b2:	4b06      	ldr	r3, [pc, #24]	@ (80035cc <HAL_RCC_GetSysClockFreq+0x470>)
 80035b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80035b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035ba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	37b8      	adds	r7, #184	@ 0xb8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035c8:	40023800 	.word	0x40023800
 80035cc:	00f42400 	.word	0x00f42400

080035d0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b086      	sub	sp, #24
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d101      	bne.n	80035e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e28d      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	f000 8083 	beq.w	80036f6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80035f0:	4b94      	ldr	r3, [pc, #592]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	f003 030c 	and.w	r3, r3, #12
 80035f8:	2b04      	cmp	r3, #4
 80035fa:	d019      	beq.n	8003630 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80035fc:	4b91      	ldr	r3, [pc, #580]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f003 030c 	and.w	r3, r3, #12
        || \
 8003604:	2b08      	cmp	r3, #8
 8003606:	d106      	bne.n	8003616 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003608:	4b8e      	ldr	r3, [pc, #568]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003610:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003614:	d00c      	beq.n	8003630 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003616:	4b8b      	ldr	r3, [pc, #556]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800361e:	2b0c      	cmp	r3, #12
 8003620:	d112      	bne.n	8003648 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003622:	4b88      	ldr	r3, [pc, #544]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800362a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800362e:	d10b      	bne.n	8003648 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003630:	4b84      	ldr	r3, [pc, #528]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003638:	2b00      	cmp	r3, #0
 800363a:	d05b      	beq.n	80036f4 <HAL_RCC_OscConfig+0x124>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d157      	bne.n	80036f4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e25a      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003650:	d106      	bne.n	8003660 <HAL_RCC_OscConfig+0x90>
 8003652:	4b7c      	ldr	r3, [pc, #496]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a7b      	ldr	r2, [pc, #492]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003658:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800365c:	6013      	str	r3, [r2, #0]
 800365e:	e01d      	b.n	800369c <HAL_RCC_OscConfig+0xcc>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003668:	d10c      	bne.n	8003684 <HAL_RCC_OscConfig+0xb4>
 800366a:	4b76      	ldr	r3, [pc, #472]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a75      	ldr	r2, [pc, #468]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003670:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003674:	6013      	str	r3, [r2, #0]
 8003676:	4b73      	ldr	r3, [pc, #460]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a72      	ldr	r2, [pc, #456]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 800367c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003680:	6013      	str	r3, [r2, #0]
 8003682:	e00b      	b.n	800369c <HAL_RCC_OscConfig+0xcc>
 8003684:	4b6f      	ldr	r3, [pc, #444]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a6e      	ldr	r2, [pc, #440]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 800368a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800368e:	6013      	str	r3, [r2, #0]
 8003690:	4b6c      	ldr	r3, [pc, #432]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a6b      	ldr	r2, [pc, #428]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003696:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800369a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d013      	beq.n	80036cc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a4:	f7fe fbbc 	bl	8001e20 <HAL_GetTick>
 80036a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036aa:	e008      	b.n	80036be <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036ac:	f7fe fbb8 	bl	8001e20 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b64      	cmp	r3, #100	@ 0x64
 80036b8:	d901      	bls.n	80036be <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e21f      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036be:	4b61      	ldr	r3, [pc, #388]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d0f0      	beq.n	80036ac <HAL_RCC_OscConfig+0xdc>
 80036ca:	e014      	b.n	80036f6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036cc:	f7fe fba8 	bl	8001e20 <HAL_GetTick>
 80036d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036d2:	e008      	b.n	80036e6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036d4:	f7fe fba4 	bl	8001e20 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b64      	cmp	r3, #100	@ 0x64
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e20b      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036e6:	4b57      	ldr	r3, [pc, #348]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d1f0      	bne.n	80036d4 <HAL_RCC_OscConfig+0x104>
 80036f2:	e000      	b.n	80036f6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d06f      	beq.n	80037e2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003702:	4b50      	ldr	r3, [pc, #320]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	f003 030c 	and.w	r3, r3, #12
 800370a:	2b00      	cmp	r3, #0
 800370c:	d017      	beq.n	800373e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800370e:	4b4d      	ldr	r3, [pc, #308]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	f003 030c 	and.w	r3, r3, #12
        || \
 8003716:	2b08      	cmp	r3, #8
 8003718:	d105      	bne.n	8003726 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800371a:	4b4a      	ldr	r3, [pc, #296]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00b      	beq.n	800373e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003726:	4b47      	ldr	r3, [pc, #284]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800372e:	2b0c      	cmp	r3, #12
 8003730:	d11c      	bne.n	800376c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003732:	4b44      	ldr	r3, [pc, #272]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d116      	bne.n	800376c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800373e:	4b41      	ldr	r3, [pc, #260]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0302 	and.w	r3, r3, #2
 8003746:	2b00      	cmp	r3, #0
 8003748:	d005      	beq.n	8003756 <HAL_RCC_OscConfig+0x186>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d001      	beq.n	8003756 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e1d3      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003756:	4b3b      	ldr	r3, [pc, #236]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	00db      	lsls	r3, r3, #3
 8003764:	4937      	ldr	r1, [pc, #220]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003766:	4313      	orrs	r3, r2
 8003768:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800376a:	e03a      	b.n	80037e2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d020      	beq.n	80037b6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003774:	4b34      	ldr	r3, [pc, #208]	@ (8003848 <HAL_RCC_OscConfig+0x278>)
 8003776:	2201      	movs	r2, #1
 8003778:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800377a:	f7fe fb51 	bl	8001e20 <HAL_GetTick>
 800377e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003780:	e008      	b.n	8003794 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003782:	f7fe fb4d 	bl	8001e20 <HAL_GetTick>
 8003786:	4602      	mov	r2, r0
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	1ad3      	subs	r3, r2, r3
 800378c:	2b02      	cmp	r3, #2
 800378e:	d901      	bls.n	8003794 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	e1b4      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003794:	4b2b      	ldr	r3, [pc, #172]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0302 	and.w	r3, r3, #2
 800379c:	2b00      	cmp	r3, #0
 800379e:	d0f0      	beq.n	8003782 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037a0:	4b28      	ldr	r3, [pc, #160]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	691b      	ldr	r3, [r3, #16]
 80037ac:	00db      	lsls	r3, r3, #3
 80037ae:	4925      	ldr	r1, [pc, #148]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 80037b0:	4313      	orrs	r3, r2
 80037b2:	600b      	str	r3, [r1, #0]
 80037b4:	e015      	b.n	80037e2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037b6:	4b24      	ldr	r3, [pc, #144]	@ (8003848 <HAL_RCC_OscConfig+0x278>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037bc:	f7fe fb30 	bl	8001e20 <HAL_GetTick>
 80037c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037c2:	e008      	b.n	80037d6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037c4:	f7fe fb2c 	bl	8001e20 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e193      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0302 	and.w	r3, r3, #2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1f0      	bne.n	80037c4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0308 	and.w	r3, r3, #8
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d036      	beq.n	800385c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d016      	beq.n	8003824 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037f6:	4b15      	ldr	r3, [pc, #84]	@ (800384c <HAL_RCC_OscConfig+0x27c>)
 80037f8:	2201      	movs	r2, #1
 80037fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037fc:	f7fe fb10 	bl	8001e20 <HAL_GetTick>
 8003800:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003802:	e008      	b.n	8003816 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003804:	f7fe fb0c 	bl	8001e20 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b02      	cmp	r3, #2
 8003810:	d901      	bls.n	8003816 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e173      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003816:	4b0b      	ldr	r3, [pc, #44]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003818:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800381a:	f003 0302 	and.w	r3, r3, #2
 800381e:	2b00      	cmp	r3, #0
 8003820:	d0f0      	beq.n	8003804 <HAL_RCC_OscConfig+0x234>
 8003822:	e01b      	b.n	800385c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003824:	4b09      	ldr	r3, [pc, #36]	@ (800384c <HAL_RCC_OscConfig+0x27c>)
 8003826:	2200      	movs	r2, #0
 8003828:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800382a:	f7fe faf9 	bl	8001e20 <HAL_GetTick>
 800382e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003830:	e00e      	b.n	8003850 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003832:	f7fe faf5 	bl	8001e20 <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b02      	cmp	r3, #2
 800383e:	d907      	bls.n	8003850 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e15c      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
 8003844:	40023800 	.word	0x40023800
 8003848:	42470000 	.word	0x42470000
 800384c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003850:	4b8a      	ldr	r3, [pc, #552]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003852:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b00      	cmp	r3, #0
 800385a:	d1ea      	bne.n	8003832 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0304 	and.w	r3, r3, #4
 8003864:	2b00      	cmp	r3, #0
 8003866:	f000 8097 	beq.w	8003998 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800386a:	2300      	movs	r3, #0
 800386c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800386e:	4b83      	ldr	r3, [pc, #524]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003872:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d10f      	bne.n	800389a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800387a:	2300      	movs	r3, #0
 800387c:	60bb      	str	r3, [r7, #8]
 800387e:	4b7f      	ldr	r3, [pc, #508]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003882:	4a7e      	ldr	r2, [pc, #504]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003884:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003888:	6413      	str	r3, [r2, #64]	@ 0x40
 800388a:	4b7c      	ldr	r3, [pc, #496]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 800388c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800388e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003892:	60bb      	str	r3, [r7, #8]
 8003894:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003896:	2301      	movs	r3, #1
 8003898:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800389a:	4b79      	ldr	r3, [pc, #484]	@ (8003a80 <HAL_RCC_OscConfig+0x4b0>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d118      	bne.n	80038d8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038a6:	4b76      	ldr	r3, [pc, #472]	@ (8003a80 <HAL_RCC_OscConfig+0x4b0>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a75      	ldr	r2, [pc, #468]	@ (8003a80 <HAL_RCC_OscConfig+0x4b0>)
 80038ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038b2:	f7fe fab5 	bl	8001e20 <HAL_GetTick>
 80038b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038b8:	e008      	b.n	80038cc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038ba:	f7fe fab1 	bl	8001e20 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d901      	bls.n	80038cc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80038c8:	2303      	movs	r3, #3
 80038ca:	e118      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038cc:	4b6c      	ldr	r3, [pc, #432]	@ (8003a80 <HAL_RCC_OscConfig+0x4b0>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d0f0      	beq.n	80038ba <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d106      	bne.n	80038ee <HAL_RCC_OscConfig+0x31e>
 80038e0:	4b66      	ldr	r3, [pc, #408]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 80038e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e4:	4a65      	ldr	r2, [pc, #404]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 80038e6:	f043 0301 	orr.w	r3, r3, #1
 80038ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80038ec:	e01c      	b.n	8003928 <HAL_RCC_OscConfig+0x358>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	2b05      	cmp	r3, #5
 80038f4:	d10c      	bne.n	8003910 <HAL_RCC_OscConfig+0x340>
 80038f6:	4b61      	ldr	r3, [pc, #388]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 80038f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038fa:	4a60      	ldr	r2, [pc, #384]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 80038fc:	f043 0304 	orr.w	r3, r3, #4
 8003900:	6713      	str	r3, [r2, #112]	@ 0x70
 8003902:	4b5e      	ldr	r3, [pc, #376]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003906:	4a5d      	ldr	r2, [pc, #372]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003908:	f043 0301 	orr.w	r3, r3, #1
 800390c:	6713      	str	r3, [r2, #112]	@ 0x70
 800390e:	e00b      	b.n	8003928 <HAL_RCC_OscConfig+0x358>
 8003910:	4b5a      	ldr	r3, [pc, #360]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003912:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003914:	4a59      	ldr	r2, [pc, #356]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003916:	f023 0301 	bic.w	r3, r3, #1
 800391a:	6713      	str	r3, [r2, #112]	@ 0x70
 800391c:	4b57      	ldr	r3, [pc, #348]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 800391e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003920:	4a56      	ldr	r2, [pc, #344]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003922:	f023 0304 	bic.w	r3, r3, #4
 8003926:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d015      	beq.n	800395c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003930:	f7fe fa76 	bl	8001e20 <HAL_GetTick>
 8003934:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003936:	e00a      	b.n	800394e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003938:	f7fe fa72 	bl	8001e20 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003946:	4293      	cmp	r3, r2
 8003948:	d901      	bls.n	800394e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e0d7      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800394e:	4b4b      	ldr	r3, [pc, #300]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003950:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003952:	f003 0302 	and.w	r3, r3, #2
 8003956:	2b00      	cmp	r3, #0
 8003958:	d0ee      	beq.n	8003938 <HAL_RCC_OscConfig+0x368>
 800395a:	e014      	b.n	8003986 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800395c:	f7fe fa60 	bl	8001e20 <HAL_GetTick>
 8003960:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003962:	e00a      	b.n	800397a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003964:	f7fe fa5c 	bl	8001e20 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003972:	4293      	cmp	r3, r2
 8003974:	d901      	bls.n	800397a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e0c1      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800397a:	4b40      	ldr	r3, [pc, #256]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 800397c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800397e:	f003 0302 	and.w	r3, r3, #2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d1ee      	bne.n	8003964 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003986:	7dfb      	ldrb	r3, [r7, #23]
 8003988:	2b01      	cmp	r3, #1
 800398a:	d105      	bne.n	8003998 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800398c:	4b3b      	ldr	r3, [pc, #236]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 800398e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003990:	4a3a      	ldr	r2, [pc, #232]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003992:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003996:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	699b      	ldr	r3, [r3, #24]
 800399c:	2b00      	cmp	r3, #0
 800399e:	f000 80ad 	beq.w	8003afc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039a2:	4b36      	ldr	r3, [pc, #216]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	f003 030c 	and.w	r3, r3, #12
 80039aa:	2b08      	cmp	r3, #8
 80039ac:	d060      	beq.n	8003a70 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	699b      	ldr	r3, [r3, #24]
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d145      	bne.n	8003a42 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039b6:	4b33      	ldr	r3, [pc, #204]	@ (8003a84 <HAL_RCC_OscConfig+0x4b4>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039bc:	f7fe fa30 	bl	8001e20 <HAL_GetTick>
 80039c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039c2:	e008      	b.n	80039d6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039c4:	f7fe fa2c 	bl	8001e20 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e093      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039d6:	4b29      	ldr	r3, [pc, #164]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1f0      	bne.n	80039c4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	69da      	ldr	r2, [r3, #28]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a1b      	ldr	r3, [r3, #32]
 80039ea:	431a      	orrs	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f0:	019b      	lsls	r3, r3, #6
 80039f2:	431a      	orrs	r2, r3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f8:	085b      	lsrs	r3, r3, #1
 80039fa:	3b01      	subs	r3, #1
 80039fc:	041b      	lsls	r3, r3, #16
 80039fe:	431a      	orrs	r2, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a04:	061b      	lsls	r3, r3, #24
 8003a06:	431a      	orrs	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a0c:	071b      	lsls	r3, r3, #28
 8003a0e:	491b      	ldr	r1, [pc, #108]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003a10:	4313      	orrs	r3, r2
 8003a12:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a14:	4b1b      	ldr	r3, [pc, #108]	@ (8003a84 <HAL_RCC_OscConfig+0x4b4>)
 8003a16:	2201      	movs	r2, #1
 8003a18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a1a:	f7fe fa01 	bl	8001e20 <HAL_GetTick>
 8003a1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a20:	e008      	b.n	8003a34 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a22:	f7fe f9fd 	bl	8001e20 <HAL_GetTick>
 8003a26:	4602      	mov	r2, r0
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	1ad3      	subs	r3, r2, r3
 8003a2c:	2b02      	cmp	r3, #2
 8003a2e:	d901      	bls.n	8003a34 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e064      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a34:	4b11      	ldr	r3, [pc, #68]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d0f0      	beq.n	8003a22 <HAL_RCC_OscConfig+0x452>
 8003a40:	e05c      	b.n	8003afc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a42:	4b10      	ldr	r3, [pc, #64]	@ (8003a84 <HAL_RCC_OscConfig+0x4b4>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a48:	f7fe f9ea 	bl	8001e20 <HAL_GetTick>
 8003a4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a4e:	e008      	b.n	8003a62 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a50:	f7fe f9e6 	bl	8001e20 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e04d      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a62:	4b06      	ldr	r3, [pc, #24]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d1f0      	bne.n	8003a50 <HAL_RCC_OscConfig+0x480>
 8003a6e:	e045      	b.n	8003afc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	699b      	ldr	r3, [r3, #24]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d107      	bne.n	8003a88 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e040      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
 8003a7c:	40023800 	.word	0x40023800
 8003a80:	40007000 	.word	0x40007000
 8003a84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a88:	4b1f      	ldr	r3, [pc, #124]	@ (8003b08 <HAL_RCC_OscConfig+0x538>)
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	699b      	ldr	r3, [r3, #24]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d030      	beq.n	8003af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d129      	bne.n	8003af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d122      	bne.n	8003af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ab8:	4013      	ands	r3, r2
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003abe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d119      	bne.n	8003af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ace:	085b      	lsrs	r3, r3, #1
 8003ad0:	3b01      	subs	r3, #1
 8003ad2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d10f      	bne.n	8003af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d107      	bne.n	8003af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d001      	beq.n	8003afc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e000      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3718      	adds	r7, #24
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	40023800 	.word	0x40023800

08003b0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e042      	b.n	8003ba4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d106      	bne.n	8003b38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f7fd ffaa 	bl	8001a8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2224      	movs	r2, #36	@ 0x24
 8003b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	68da      	ldr	r2, [r3, #12]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f000 f82b 	bl	8003bac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	691a      	ldr	r2, [r3, #16]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	695a      	ldr	r2, [r3, #20]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	68da      	ldr	r2, [r3, #12]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2220      	movs	r2, #32
 8003b90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2220      	movs	r2, #32
 8003b98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3708      	adds	r7, #8
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}

08003bac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003bac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bb0:	b0c0      	sub	sp, #256	@ 0x100
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	691b      	ldr	r3, [r3, #16]
 8003bc0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bc8:	68d9      	ldr	r1, [r3, #12]
 8003bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	ea40 0301 	orr.w	r3, r0, r1
 8003bd4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bda:	689a      	ldr	r2, [r3, #8]
 8003bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	431a      	orrs	r2, r3
 8003be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	431a      	orrs	r2, r3
 8003bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bf0:	69db      	ldr	r3, [r3, #28]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003c04:	f021 010c 	bic.w	r1, r1, #12
 8003c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003c12:	430b      	orrs	r3, r1
 8003c14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c26:	6999      	ldr	r1, [r3, #24]
 8003c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	ea40 0301 	orr.w	r3, r0, r1
 8003c32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	4b91      	ldr	r3, [pc, #580]	@ (8003e80 <UART_SetConfig+0x2d4>)
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d005      	beq.n	8003c4c <UART_SetConfig+0xa0>
 8003c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	4b8f      	ldr	r3, [pc, #572]	@ (8003e84 <UART_SetConfig+0x2d8>)
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d104      	bne.n	8003c56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003c4c:	f7ff fa72 	bl	8003134 <HAL_RCC_GetPCLK2Freq>
 8003c50:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003c54:	e003      	b.n	8003c5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003c56:	f7ff fa59 	bl	800310c <HAL_RCC_GetPCLK1Freq>
 8003c5a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c62:	69db      	ldr	r3, [r3, #28]
 8003c64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c68:	f040 8110 	bne.w	8003e8c <UART_SetConfig+0x2e0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003c6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c70:	2200      	movs	r2, #0
 8003c72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003c76:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003c7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003c7e:	4622      	mov	r2, r4
 8003c80:	462b      	mov	r3, r5
 8003c82:	1891      	adds	r1, r2, r2
 8003c84:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003c86:	415b      	adcs	r3, r3
 8003c88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003c8e:	4620      	mov	r0, r4
 8003c90:	4629      	mov	r1, r5
 8003c92:	4604      	mov	r4, r0
 8003c94:	eb12 0804 	adds.w	r8, r2, r4
 8003c98:	460c      	mov	r4, r1
 8003c9a:	eb43 0904 	adc.w	r9, r3, r4
 8003c9e:	f04f 0200 	mov.w	r2, #0
 8003ca2:	f04f 0300 	mov.w	r3, #0
 8003ca6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003caa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003cae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003cb2:	4690      	mov	r8, r2
 8003cb4:	4699      	mov	r9, r3
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	eb18 0303 	adds.w	r3, r8, r3
 8003cbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003cc0:	460b      	mov	r3, r1
 8003cc2:	eb49 0303 	adc.w	r3, r9, r3
 8003cc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003cca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003cd6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003cda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003cde:	460b      	mov	r3, r1
 8003ce0:	18db      	adds	r3, r3, r3
 8003ce2:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	eb42 0303 	adc.w	r3, r2, r3
 8003cea:	657b      	str	r3, [r7, #84]	@ 0x54
 8003cec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003cf0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003cf4:	f7fc ffe8 	bl	8000cc8 <__aeabi_uldivmod>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	4b62      	ldr	r3, [pc, #392]	@ (8003e88 <UART_SetConfig+0x2dc>)
 8003cfe:	fba3 2302 	umull	r2, r3, r3, r2
 8003d02:	095b      	lsrs	r3, r3, #5
 8003d04:	011c      	lsls	r4, r3, #4
 8003d06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d10:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003d14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003d18:	4642      	mov	r2, r8
 8003d1a:	464b      	mov	r3, r9
 8003d1c:	1891      	adds	r1, r2, r2
 8003d1e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003d20:	415b      	adcs	r3, r3
 8003d22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003d28:	4645      	mov	r5, r8
 8003d2a:	eb12 0a05 	adds.w	sl, r2, r5
 8003d2e:	4640      	mov	r0, r8
 8003d30:	4649      	mov	r1, r9
 8003d32:	460d      	mov	r5, r1
 8003d34:	eb43 0b05 	adc.w	fp, r3, r5
 8003d38:	f04f 0200 	mov.w	r2, #0
 8003d3c:	f04f 0300 	mov.w	r3, #0
 8003d40:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d44:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d48:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d4c:	4692      	mov	sl, r2
 8003d4e:	469b      	mov	fp, r3
 8003d50:	4603      	mov	r3, r0
 8003d52:	eb1a 0303 	adds.w	r3, sl, r3
 8003d56:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	eb4b 0303 	adc.w	r3, fp, r3
 8003d60:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d70:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003d74:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003d78:	460b      	mov	r3, r1
 8003d7a:	18db      	adds	r3, r3, r3
 8003d7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d7e:	4613      	mov	r3, r2
 8003d80:	eb42 0303 	adc.w	r3, r2, r3
 8003d84:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d86:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003d8a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003d8e:	f7fc ff9b 	bl	8000cc8 <__aeabi_uldivmod>
 8003d92:	4602      	mov	r2, r0
 8003d94:	460b      	mov	r3, r1
 8003d96:	4611      	mov	r1, r2
 8003d98:	4b3b      	ldr	r3, [pc, #236]	@ (8003e88 <UART_SetConfig+0x2dc>)
 8003d9a:	fba3 2301 	umull	r2, r3, r3, r1
 8003d9e:	095b      	lsrs	r3, r3, #5
 8003da0:	2264      	movs	r2, #100	@ 0x64
 8003da2:	fb02 f303 	mul.w	r3, r2, r3
 8003da6:	1acb      	subs	r3, r1, r3
 8003da8:	00db      	lsls	r3, r3, #3
 8003daa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003dae:	4b36      	ldr	r3, [pc, #216]	@ (8003e88 <UART_SetConfig+0x2dc>)
 8003db0:	fba3 2302 	umull	r2, r3, r3, r2
 8003db4:	095b      	lsrs	r3, r3, #5
 8003db6:	005b      	lsls	r3, r3, #1
 8003db8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003dbc:	441c      	add	r4, r3
 8003dbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003dc8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003dcc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003dd0:	4642      	mov	r2, r8
 8003dd2:	464b      	mov	r3, r9
 8003dd4:	1891      	adds	r1, r2, r2
 8003dd6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003dd8:	415b      	adcs	r3, r3
 8003dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ddc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003de0:	4641      	mov	r1, r8
 8003de2:	1851      	adds	r1, r2, r1
 8003de4:	6339      	str	r1, [r7, #48]	@ 0x30
 8003de6:	4649      	mov	r1, r9
 8003de8:	414b      	adcs	r3, r1
 8003dea:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dec:	f04f 0200 	mov.w	r2, #0
 8003df0:	f04f 0300 	mov.w	r3, #0
 8003df4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003df8:	4659      	mov	r1, fp
 8003dfa:	00cb      	lsls	r3, r1, #3
 8003dfc:	4655      	mov	r5, sl
 8003dfe:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8003e02:	4651      	mov	r1, sl
 8003e04:	00ca      	lsls	r2, r1, #3
 8003e06:	4610      	mov	r0, r2
 8003e08:	4619      	mov	r1, r3
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	4642      	mov	r2, r8
 8003e0e:	189b      	adds	r3, r3, r2
 8003e10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e14:	464b      	mov	r3, r9
 8003e16:	460a      	mov	r2, r1
 8003e18:	eb42 0303 	adc.w	r3, r2, r3
 8003e1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e2c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003e30:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003e34:	460b      	mov	r3, r1
 8003e36:	18db      	adds	r3, r3, r3
 8003e38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	eb42 0303 	adc.w	r3, r2, r3
 8003e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e42:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e46:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003e4a:	f7fc ff3d 	bl	8000cc8 <__aeabi_uldivmod>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	460b      	mov	r3, r1
 8003e52:	4b0d      	ldr	r3, [pc, #52]	@ (8003e88 <UART_SetConfig+0x2dc>)
 8003e54:	fba3 1302 	umull	r1, r3, r3, r2
 8003e58:	095b      	lsrs	r3, r3, #5
 8003e5a:	2164      	movs	r1, #100	@ 0x64
 8003e5c:	fb01 f303 	mul.w	r3, r1, r3
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	00db      	lsls	r3, r3, #3
 8003e64:	3332      	adds	r3, #50	@ 0x32
 8003e66:	4a08      	ldr	r2, [pc, #32]	@ (8003e88 <UART_SetConfig+0x2dc>)
 8003e68:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6c:	095b      	lsrs	r3, r3, #5
 8003e6e:	f003 0207 	and.w	r2, r3, #7
 8003e72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4422      	add	r2, r4
 8003e7a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003e7c:	e10a      	b.n	8004094 <UART_SetConfig+0x4e8>
 8003e7e:	bf00      	nop
 8003e80:	40011000 	.word	0x40011000
 8003e84:	40011400 	.word	0x40011400
 8003e88:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e90:	2200      	movs	r2, #0
 8003e92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003e96:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003e9a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003e9e:	4642      	mov	r2, r8
 8003ea0:	464b      	mov	r3, r9
 8003ea2:	1891      	adds	r1, r2, r2
 8003ea4:	6239      	str	r1, [r7, #32]
 8003ea6:	415b      	adcs	r3, r3
 8003ea8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003eaa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003eae:	4641      	mov	r1, r8
 8003eb0:	1854      	adds	r4, r2, r1
 8003eb2:	46cc      	mov	ip, r9
 8003eb4:	eb43 050c 	adc.w	r5, r3, ip
 8003eb8:	f04f 0200 	mov.w	r2, #0
 8003ebc:	f04f 0300 	mov.w	r3, #0
 8003ec0:	00eb      	lsls	r3, r5, #3
 8003ec2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ec6:	00e2      	lsls	r2, r4, #3
 8003ec8:	4614      	mov	r4, r2
 8003eca:	461d      	mov	r5, r3
 8003ecc:	4640      	mov	r0, r8
 8003ece:	4649      	mov	r1, r9
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	18e3      	adds	r3, r4, r3
 8003ed4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003ed8:	460b      	mov	r3, r1
 8003eda:	eb45 0303 	adc.w	r3, r5, r3
 8003ede:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003eee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003ef2:	f04f 0200 	mov.w	r2, #0
 8003ef6:	f04f 0300 	mov.w	r3, #0
 8003efa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003efe:	4629      	mov	r1, r5
 8003f00:	008b      	lsls	r3, r1, #2
 8003f02:	4620      	mov	r0, r4
 8003f04:	4629      	mov	r1, r5
 8003f06:	4604      	mov	r4, r0
 8003f08:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8003f0c:	4601      	mov	r1, r0
 8003f0e:	008a      	lsls	r2, r1, #2
 8003f10:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003f14:	f7fc fed8 	bl	8000cc8 <__aeabi_uldivmod>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	4b60      	ldr	r3, [pc, #384]	@ (80040a0 <UART_SetConfig+0x4f4>)
 8003f1e:	fba3 2302 	umull	r2, r3, r3, r2
 8003f22:	095b      	lsrs	r3, r3, #5
 8003f24:	011c      	lsls	r4, r3, #4
 8003f26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003f30:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003f34:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003f38:	4642      	mov	r2, r8
 8003f3a:	464b      	mov	r3, r9
 8003f3c:	1891      	adds	r1, r2, r2
 8003f3e:	61b9      	str	r1, [r7, #24]
 8003f40:	415b      	adcs	r3, r3
 8003f42:	61fb      	str	r3, [r7, #28]
 8003f44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f48:	4641      	mov	r1, r8
 8003f4a:	1851      	adds	r1, r2, r1
 8003f4c:	6139      	str	r1, [r7, #16]
 8003f4e:	4649      	mov	r1, r9
 8003f50:	414b      	adcs	r3, r1
 8003f52:	617b      	str	r3, [r7, #20]
 8003f54:	f04f 0200 	mov.w	r2, #0
 8003f58:	f04f 0300 	mov.w	r3, #0
 8003f5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f60:	4659      	mov	r1, fp
 8003f62:	00cb      	lsls	r3, r1, #3
 8003f64:	4655      	mov	r5, sl
 8003f66:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8003f6a:	4651      	mov	r1, sl
 8003f6c:	00ca      	lsls	r2, r1, #3
 8003f6e:	4610      	mov	r0, r2
 8003f70:	4619      	mov	r1, r3
 8003f72:	4603      	mov	r3, r0
 8003f74:	4642      	mov	r2, r8
 8003f76:	189b      	adds	r3, r3, r2
 8003f78:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003f7c:	464b      	mov	r3, r9
 8003f7e:	460a      	mov	r2, r1
 8003f80:	eb42 0303 	adc.w	r3, r2, r3
 8003f84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003f92:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003f94:	f04f 0200 	mov.w	r2, #0
 8003f98:	f04f 0300 	mov.w	r3, #0
 8003f9c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003fa0:	4649      	mov	r1, r9
 8003fa2:	008b      	lsls	r3, r1, #2
 8003fa4:	4645      	mov	r5, r8
 8003fa6:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 8003faa:	4641      	mov	r1, r8
 8003fac:	008a      	lsls	r2, r1, #2
 8003fae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003fb2:	f7fc fe89 	bl	8000cc8 <__aeabi_uldivmod>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	460b      	mov	r3, r1
 8003fba:	4611      	mov	r1, r2
 8003fbc:	4b38      	ldr	r3, [pc, #224]	@ (80040a0 <UART_SetConfig+0x4f4>)
 8003fbe:	fba3 2301 	umull	r2, r3, r3, r1
 8003fc2:	095b      	lsrs	r3, r3, #5
 8003fc4:	2264      	movs	r2, #100	@ 0x64
 8003fc6:	fb02 f303 	mul.w	r3, r2, r3
 8003fca:	1acb      	subs	r3, r1, r3
 8003fcc:	011b      	lsls	r3, r3, #4
 8003fce:	3332      	adds	r3, #50	@ 0x32
 8003fd0:	4a33      	ldr	r2, [pc, #204]	@ (80040a0 <UART_SetConfig+0x4f4>)
 8003fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd6:	095b      	lsrs	r3, r3, #5
 8003fd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fdc:	441c      	add	r4, r3
 8003fde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	673b      	str	r3, [r7, #112]	@ 0x70
 8003fe6:	677a      	str	r2, [r7, #116]	@ 0x74
 8003fe8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003fec:	4642      	mov	r2, r8
 8003fee:	464b      	mov	r3, r9
 8003ff0:	1891      	adds	r1, r2, r2
 8003ff2:	60b9      	str	r1, [r7, #8]
 8003ff4:	415b      	adcs	r3, r3
 8003ff6:	60fb      	str	r3, [r7, #12]
 8003ff8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ffc:	4641      	mov	r1, r8
 8003ffe:	1851      	adds	r1, r2, r1
 8004000:	6039      	str	r1, [r7, #0]
 8004002:	4649      	mov	r1, r9
 8004004:	414b      	adcs	r3, r1
 8004006:	607b      	str	r3, [r7, #4]
 8004008:	f04f 0200 	mov.w	r2, #0
 800400c:	f04f 0300 	mov.w	r3, #0
 8004010:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004014:	4659      	mov	r1, fp
 8004016:	00cb      	lsls	r3, r1, #3
 8004018:	4655      	mov	r5, sl
 800401a:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800401e:	4651      	mov	r1, sl
 8004020:	00ca      	lsls	r2, r1, #3
 8004022:	4610      	mov	r0, r2
 8004024:	4619      	mov	r1, r3
 8004026:	4603      	mov	r3, r0
 8004028:	4642      	mov	r2, r8
 800402a:	189b      	adds	r3, r3, r2
 800402c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800402e:	464b      	mov	r3, r9
 8004030:	460a      	mov	r2, r1
 8004032:	eb42 0303 	adc.w	r3, r2, r3
 8004036:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	663b      	str	r3, [r7, #96]	@ 0x60
 8004042:	667a      	str	r2, [r7, #100]	@ 0x64
 8004044:	f04f 0200 	mov.w	r2, #0
 8004048:	f04f 0300 	mov.w	r3, #0
 800404c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004050:	4649      	mov	r1, r9
 8004052:	008b      	lsls	r3, r1, #2
 8004054:	4645      	mov	r5, r8
 8004056:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 800405a:	4641      	mov	r1, r8
 800405c:	008a      	lsls	r2, r1, #2
 800405e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004062:	f7fc fe31 	bl	8000cc8 <__aeabi_uldivmod>
 8004066:	4602      	mov	r2, r0
 8004068:	460b      	mov	r3, r1
 800406a:	4b0d      	ldr	r3, [pc, #52]	@ (80040a0 <UART_SetConfig+0x4f4>)
 800406c:	fba3 1302 	umull	r1, r3, r3, r2
 8004070:	095b      	lsrs	r3, r3, #5
 8004072:	2164      	movs	r1, #100	@ 0x64
 8004074:	fb01 f303 	mul.w	r3, r1, r3
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	011b      	lsls	r3, r3, #4
 800407c:	3332      	adds	r3, #50	@ 0x32
 800407e:	4a08      	ldr	r2, [pc, #32]	@ (80040a0 <UART_SetConfig+0x4f4>)
 8004080:	fba2 2303 	umull	r2, r3, r2, r3
 8004084:	095b      	lsrs	r3, r3, #5
 8004086:	f003 020f 	and.w	r2, r3, #15
 800408a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4422      	add	r2, r4
 8004092:	609a      	str	r2, [r3, #8]
}
 8004094:	bf00      	nop
 8004096:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800409a:	46bd      	mov	sp, r7
 800409c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040a0:	51eb851f 	.word	0x51eb851f

080040a4 <__cvt>:
 80040a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040a8:	b088      	sub	sp, #32
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	461d      	mov	r5, r3
 80040ae:	4614      	mov	r4, r2
 80040b0:	bfbc      	itt	lt
 80040b2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80040b6:	4614      	movlt	r4, r2
 80040b8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80040ba:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80040bc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80040c0:	bfb6      	itet	lt
 80040c2:	461d      	movlt	r5, r3
 80040c4:	2300      	movge	r3, #0
 80040c6:	232d      	movlt	r3, #45	@ 0x2d
 80040c8:	7013      	strb	r3, [r2, #0]
 80040ca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80040cc:	f023 0820 	bic.w	r8, r3, #32
 80040d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80040d4:	d005      	beq.n	80040e2 <__cvt+0x3e>
 80040d6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80040da:	d100      	bne.n	80040de <__cvt+0x3a>
 80040dc:	3601      	adds	r6, #1
 80040de:	2302      	movs	r3, #2
 80040e0:	e000      	b.n	80040e4 <__cvt+0x40>
 80040e2:	2303      	movs	r3, #3
 80040e4:	aa07      	add	r2, sp, #28
 80040e6:	9204      	str	r2, [sp, #16]
 80040e8:	aa06      	add	r2, sp, #24
 80040ea:	e9cd a202 	strd	sl, r2, [sp, #8]
 80040ee:	e9cd 3600 	strd	r3, r6, [sp]
 80040f2:	4622      	mov	r2, r4
 80040f4:	462b      	mov	r3, r5
 80040f6:	f001 f867 	bl	80051c8 <_dtoa_r>
 80040fa:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80040fe:	4607      	mov	r7, r0
 8004100:	d119      	bne.n	8004136 <__cvt+0x92>
 8004102:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004104:	07db      	lsls	r3, r3, #31
 8004106:	d50e      	bpl.n	8004126 <__cvt+0x82>
 8004108:	eb00 0906 	add.w	r9, r0, r6
 800410c:	2200      	movs	r2, #0
 800410e:	2300      	movs	r3, #0
 8004110:	4620      	mov	r0, r4
 8004112:	4629      	mov	r1, r5
 8004114:	f7fc fcf8 	bl	8000b08 <__aeabi_dcmpeq>
 8004118:	b108      	cbz	r0, 800411e <__cvt+0x7a>
 800411a:	f8cd 901c 	str.w	r9, [sp, #28]
 800411e:	2230      	movs	r2, #48	@ 0x30
 8004120:	9b07      	ldr	r3, [sp, #28]
 8004122:	454b      	cmp	r3, r9
 8004124:	d31e      	bcc.n	8004164 <__cvt+0xc0>
 8004126:	9b07      	ldr	r3, [sp, #28]
 8004128:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800412a:	1bdb      	subs	r3, r3, r7
 800412c:	4638      	mov	r0, r7
 800412e:	6013      	str	r3, [r2, #0]
 8004130:	b008      	add	sp, #32
 8004132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004136:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800413a:	eb00 0906 	add.w	r9, r0, r6
 800413e:	d1e5      	bne.n	800410c <__cvt+0x68>
 8004140:	7803      	ldrb	r3, [r0, #0]
 8004142:	2b30      	cmp	r3, #48	@ 0x30
 8004144:	d10a      	bne.n	800415c <__cvt+0xb8>
 8004146:	2200      	movs	r2, #0
 8004148:	2300      	movs	r3, #0
 800414a:	4620      	mov	r0, r4
 800414c:	4629      	mov	r1, r5
 800414e:	f7fc fcdb 	bl	8000b08 <__aeabi_dcmpeq>
 8004152:	b918      	cbnz	r0, 800415c <__cvt+0xb8>
 8004154:	f1c6 0601 	rsb	r6, r6, #1
 8004158:	f8ca 6000 	str.w	r6, [sl]
 800415c:	f8da 3000 	ldr.w	r3, [sl]
 8004160:	4499      	add	r9, r3
 8004162:	e7d3      	b.n	800410c <__cvt+0x68>
 8004164:	1c59      	adds	r1, r3, #1
 8004166:	9107      	str	r1, [sp, #28]
 8004168:	701a      	strb	r2, [r3, #0]
 800416a:	e7d9      	b.n	8004120 <__cvt+0x7c>

0800416c <__exponent>:
 800416c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800416e:	2900      	cmp	r1, #0
 8004170:	bfba      	itte	lt
 8004172:	4249      	neglt	r1, r1
 8004174:	232d      	movlt	r3, #45	@ 0x2d
 8004176:	232b      	movge	r3, #43	@ 0x2b
 8004178:	2909      	cmp	r1, #9
 800417a:	7002      	strb	r2, [r0, #0]
 800417c:	7043      	strb	r3, [r0, #1]
 800417e:	dd29      	ble.n	80041d4 <__exponent+0x68>
 8004180:	f10d 0307 	add.w	r3, sp, #7
 8004184:	461d      	mov	r5, r3
 8004186:	270a      	movs	r7, #10
 8004188:	461a      	mov	r2, r3
 800418a:	fbb1 f6f7 	udiv	r6, r1, r7
 800418e:	fb07 1416 	mls	r4, r7, r6, r1
 8004192:	3430      	adds	r4, #48	@ 0x30
 8004194:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004198:	460c      	mov	r4, r1
 800419a:	2c63      	cmp	r4, #99	@ 0x63
 800419c:	f103 33ff 	add.w	r3, r3, #4294967295
 80041a0:	4631      	mov	r1, r6
 80041a2:	dcf1      	bgt.n	8004188 <__exponent+0x1c>
 80041a4:	3130      	adds	r1, #48	@ 0x30
 80041a6:	1e94      	subs	r4, r2, #2
 80041a8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80041ac:	1c41      	adds	r1, r0, #1
 80041ae:	4623      	mov	r3, r4
 80041b0:	42ab      	cmp	r3, r5
 80041b2:	d30a      	bcc.n	80041ca <__exponent+0x5e>
 80041b4:	f10d 0309 	add.w	r3, sp, #9
 80041b8:	1a9b      	subs	r3, r3, r2
 80041ba:	42ac      	cmp	r4, r5
 80041bc:	bf88      	it	hi
 80041be:	2300      	movhi	r3, #0
 80041c0:	3302      	adds	r3, #2
 80041c2:	4403      	add	r3, r0
 80041c4:	1a18      	subs	r0, r3, r0
 80041c6:	b003      	add	sp, #12
 80041c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041ca:	f813 6b01 	ldrb.w	r6, [r3], #1
 80041ce:	f801 6f01 	strb.w	r6, [r1, #1]!
 80041d2:	e7ed      	b.n	80041b0 <__exponent+0x44>
 80041d4:	2330      	movs	r3, #48	@ 0x30
 80041d6:	3130      	adds	r1, #48	@ 0x30
 80041d8:	7083      	strb	r3, [r0, #2]
 80041da:	70c1      	strb	r1, [r0, #3]
 80041dc:	1d03      	adds	r3, r0, #4
 80041de:	e7f1      	b.n	80041c4 <__exponent+0x58>

080041e0 <_printf_float>:
 80041e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041e4:	b091      	sub	sp, #68	@ 0x44
 80041e6:	460c      	mov	r4, r1
 80041e8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80041ec:	4616      	mov	r6, r2
 80041ee:	461f      	mov	r7, r3
 80041f0:	4605      	mov	r5, r0
 80041f2:	f000 fee5 	bl	8004fc0 <_localeconv_r>
 80041f6:	6803      	ldr	r3, [r0, #0]
 80041f8:	9308      	str	r3, [sp, #32]
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7fc f858 	bl	80002b0 <strlen>
 8004200:	2300      	movs	r3, #0
 8004202:	930e      	str	r3, [sp, #56]	@ 0x38
 8004204:	f8d8 3000 	ldr.w	r3, [r8]
 8004208:	9009      	str	r0, [sp, #36]	@ 0x24
 800420a:	3307      	adds	r3, #7
 800420c:	f023 0307 	bic.w	r3, r3, #7
 8004210:	f103 0208 	add.w	r2, r3, #8
 8004214:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004218:	f8d4 b000 	ldr.w	fp, [r4]
 800421c:	f8c8 2000 	str.w	r2, [r8]
 8004220:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004224:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004228:	930b      	str	r3, [sp, #44]	@ 0x2c
 800422a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800422e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004232:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004236:	4b9d      	ldr	r3, [pc, #628]	@ (80044ac <_printf_float+0x2cc>)
 8004238:	f04f 32ff 	mov.w	r2, #4294967295
 800423c:	f7fc fc96 	bl	8000b6c <__aeabi_dcmpun>
 8004240:	bb70      	cbnz	r0, 80042a0 <_printf_float+0xc0>
 8004242:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004246:	4b99      	ldr	r3, [pc, #612]	@ (80044ac <_printf_float+0x2cc>)
 8004248:	f04f 32ff 	mov.w	r2, #4294967295
 800424c:	f7fc fc70 	bl	8000b30 <__aeabi_dcmple>
 8004250:	bb30      	cbnz	r0, 80042a0 <_printf_float+0xc0>
 8004252:	2200      	movs	r2, #0
 8004254:	2300      	movs	r3, #0
 8004256:	4640      	mov	r0, r8
 8004258:	4649      	mov	r1, r9
 800425a:	f7fc fc5f 	bl	8000b1c <__aeabi_dcmplt>
 800425e:	b110      	cbz	r0, 8004266 <_printf_float+0x86>
 8004260:	232d      	movs	r3, #45	@ 0x2d
 8004262:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004266:	4a92      	ldr	r2, [pc, #584]	@ (80044b0 <_printf_float+0x2d0>)
 8004268:	4b92      	ldr	r3, [pc, #584]	@ (80044b4 <_printf_float+0x2d4>)
 800426a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800426e:	bf8c      	ite	hi
 8004270:	4690      	movhi	r8, r2
 8004272:	4698      	movls	r8, r3
 8004274:	2303      	movs	r3, #3
 8004276:	6123      	str	r3, [r4, #16]
 8004278:	f02b 0304 	bic.w	r3, fp, #4
 800427c:	6023      	str	r3, [r4, #0]
 800427e:	f04f 0900 	mov.w	r9, #0
 8004282:	9700      	str	r7, [sp, #0]
 8004284:	4633      	mov	r3, r6
 8004286:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004288:	4621      	mov	r1, r4
 800428a:	4628      	mov	r0, r5
 800428c:	f000 f9d4 	bl	8004638 <_printf_common>
 8004290:	3001      	adds	r0, #1
 8004292:	f040 808f 	bne.w	80043b4 <_printf_float+0x1d4>
 8004296:	f04f 30ff 	mov.w	r0, #4294967295
 800429a:	b011      	add	sp, #68	@ 0x44
 800429c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042a0:	4642      	mov	r2, r8
 80042a2:	464b      	mov	r3, r9
 80042a4:	4640      	mov	r0, r8
 80042a6:	4649      	mov	r1, r9
 80042a8:	f7fc fc60 	bl	8000b6c <__aeabi_dcmpun>
 80042ac:	b140      	cbz	r0, 80042c0 <_printf_float+0xe0>
 80042ae:	464b      	mov	r3, r9
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	bfbc      	itt	lt
 80042b4:	232d      	movlt	r3, #45	@ 0x2d
 80042b6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80042ba:	4a7f      	ldr	r2, [pc, #508]	@ (80044b8 <_printf_float+0x2d8>)
 80042bc:	4b7f      	ldr	r3, [pc, #508]	@ (80044bc <_printf_float+0x2dc>)
 80042be:	e7d4      	b.n	800426a <_printf_float+0x8a>
 80042c0:	6863      	ldr	r3, [r4, #4]
 80042c2:	1c5a      	adds	r2, r3, #1
 80042c4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80042c8:	d13f      	bne.n	800434a <_printf_float+0x16a>
 80042ca:	2306      	movs	r3, #6
 80042cc:	6063      	str	r3, [r4, #4]
 80042ce:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80042d2:	2200      	movs	r2, #0
 80042d4:	6023      	str	r3, [r4, #0]
 80042d6:	9206      	str	r2, [sp, #24]
 80042d8:	aa0e      	add	r2, sp, #56	@ 0x38
 80042da:	e9cd a204 	strd	sl, r2, [sp, #16]
 80042de:	aa0d      	add	r2, sp, #52	@ 0x34
 80042e0:	9203      	str	r2, [sp, #12]
 80042e2:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80042e6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80042ea:	6863      	ldr	r3, [r4, #4]
 80042ec:	9300      	str	r3, [sp, #0]
 80042ee:	4642      	mov	r2, r8
 80042f0:	464b      	mov	r3, r9
 80042f2:	4628      	mov	r0, r5
 80042f4:	910a      	str	r1, [sp, #40]	@ 0x28
 80042f6:	f7ff fed5 	bl	80040a4 <__cvt>
 80042fa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80042fc:	2947      	cmp	r1, #71	@ 0x47
 80042fe:	4680      	mov	r8, r0
 8004300:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004302:	d128      	bne.n	8004356 <_printf_float+0x176>
 8004304:	1cc8      	adds	r0, r1, #3
 8004306:	db02      	blt.n	800430e <_printf_float+0x12e>
 8004308:	6863      	ldr	r3, [r4, #4]
 800430a:	4299      	cmp	r1, r3
 800430c:	dd40      	ble.n	8004390 <_printf_float+0x1b0>
 800430e:	f1aa 0a02 	sub.w	sl, sl, #2
 8004312:	fa5f fa8a 	uxtb.w	sl, sl
 8004316:	3901      	subs	r1, #1
 8004318:	4652      	mov	r2, sl
 800431a:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800431e:	910d      	str	r1, [sp, #52]	@ 0x34
 8004320:	f7ff ff24 	bl	800416c <__exponent>
 8004324:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004326:	1813      	adds	r3, r2, r0
 8004328:	2a01      	cmp	r2, #1
 800432a:	4681      	mov	r9, r0
 800432c:	6123      	str	r3, [r4, #16]
 800432e:	dc02      	bgt.n	8004336 <_printf_float+0x156>
 8004330:	6822      	ldr	r2, [r4, #0]
 8004332:	07d2      	lsls	r2, r2, #31
 8004334:	d501      	bpl.n	800433a <_printf_float+0x15a>
 8004336:	3301      	adds	r3, #1
 8004338:	6123      	str	r3, [r4, #16]
 800433a:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800433e:	2b00      	cmp	r3, #0
 8004340:	d09f      	beq.n	8004282 <_printf_float+0xa2>
 8004342:	232d      	movs	r3, #45	@ 0x2d
 8004344:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004348:	e79b      	b.n	8004282 <_printf_float+0xa2>
 800434a:	2947      	cmp	r1, #71	@ 0x47
 800434c:	d1bf      	bne.n	80042ce <_printf_float+0xee>
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1bd      	bne.n	80042ce <_printf_float+0xee>
 8004352:	2301      	movs	r3, #1
 8004354:	e7ba      	b.n	80042cc <_printf_float+0xec>
 8004356:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800435a:	d9dc      	bls.n	8004316 <_printf_float+0x136>
 800435c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004360:	d118      	bne.n	8004394 <_printf_float+0x1b4>
 8004362:	2900      	cmp	r1, #0
 8004364:	6863      	ldr	r3, [r4, #4]
 8004366:	dd0b      	ble.n	8004380 <_printf_float+0x1a0>
 8004368:	6121      	str	r1, [r4, #16]
 800436a:	b913      	cbnz	r3, 8004372 <_printf_float+0x192>
 800436c:	6822      	ldr	r2, [r4, #0]
 800436e:	07d0      	lsls	r0, r2, #31
 8004370:	d502      	bpl.n	8004378 <_printf_float+0x198>
 8004372:	3301      	adds	r3, #1
 8004374:	440b      	add	r3, r1
 8004376:	6123      	str	r3, [r4, #16]
 8004378:	65a1      	str	r1, [r4, #88]	@ 0x58
 800437a:	f04f 0900 	mov.w	r9, #0
 800437e:	e7dc      	b.n	800433a <_printf_float+0x15a>
 8004380:	b913      	cbnz	r3, 8004388 <_printf_float+0x1a8>
 8004382:	6822      	ldr	r2, [r4, #0]
 8004384:	07d2      	lsls	r2, r2, #31
 8004386:	d501      	bpl.n	800438c <_printf_float+0x1ac>
 8004388:	3302      	adds	r3, #2
 800438a:	e7f4      	b.n	8004376 <_printf_float+0x196>
 800438c:	2301      	movs	r3, #1
 800438e:	e7f2      	b.n	8004376 <_printf_float+0x196>
 8004390:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004394:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004396:	4299      	cmp	r1, r3
 8004398:	db05      	blt.n	80043a6 <_printf_float+0x1c6>
 800439a:	6823      	ldr	r3, [r4, #0]
 800439c:	6121      	str	r1, [r4, #16]
 800439e:	07d8      	lsls	r0, r3, #31
 80043a0:	d5ea      	bpl.n	8004378 <_printf_float+0x198>
 80043a2:	1c4b      	adds	r3, r1, #1
 80043a4:	e7e7      	b.n	8004376 <_printf_float+0x196>
 80043a6:	2900      	cmp	r1, #0
 80043a8:	bfd4      	ite	le
 80043aa:	f1c1 0202 	rsble	r2, r1, #2
 80043ae:	2201      	movgt	r2, #1
 80043b0:	4413      	add	r3, r2
 80043b2:	e7e0      	b.n	8004376 <_printf_float+0x196>
 80043b4:	6823      	ldr	r3, [r4, #0]
 80043b6:	055a      	lsls	r2, r3, #21
 80043b8:	d407      	bmi.n	80043ca <_printf_float+0x1ea>
 80043ba:	6923      	ldr	r3, [r4, #16]
 80043bc:	4642      	mov	r2, r8
 80043be:	4631      	mov	r1, r6
 80043c0:	4628      	mov	r0, r5
 80043c2:	47b8      	blx	r7
 80043c4:	3001      	adds	r0, #1
 80043c6:	d12b      	bne.n	8004420 <_printf_float+0x240>
 80043c8:	e765      	b.n	8004296 <_printf_float+0xb6>
 80043ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80043ce:	f240 80dd 	bls.w	800458c <_printf_float+0x3ac>
 80043d2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80043d6:	2200      	movs	r2, #0
 80043d8:	2300      	movs	r3, #0
 80043da:	f7fc fb95 	bl	8000b08 <__aeabi_dcmpeq>
 80043de:	2800      	cmp	r0, #0
 80043e0:	d033      	beq.n	800444a <_printf_float+0x26a>
 80043e2:	4a37      	ldr	r2, [pc, #220]	@ (80044c0 <_printf_float+0x2e0>)
 80043e4:	2301      	movs	r3, #1
 80043e6:	4631      	mov	r1, r6
 80043e8:	4628      	mov	r0, r5
 80043ea:	47b8      	blx	r7
 80043ec:	3001      	adds	r0, #1
 80043ee:	f43f af52 	beq.w	8004296 <_printf_float+0xb6>
 80043f2:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80043f6:	4543      	cmp	r3, r8
 80043f8:	db02      	blt.n	8004400 <_printf_float+0x220>
 80043fa:	6823      	ldr	r3, [r4, #0]
 80043fc:	07d8      	lsls	r0, r3, #31
 80043fe:	d50f      	bpl.n	8004420 <_printf_float+0x240>
 8004400:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004404:	4631      	mov	r1, r6
 8004406:	4628      	mov	r0, r5
 8004408:	47b8      	blx	r7
 800440a:	3001      	adds	r0, #1
 800440c:	f43f af43 	beq.w	8004296 <_printf_float+0xb6>
 8004410:	f04f 0900 	mov.w	r9, #0
 8004414:	f108 38ff 	add.w	r8, r8, #4294967295
 8004418:	f104 0a1a 	add.w	sl, r4, #26
 800441c:	45c8      	cmp	r8, r9
 800441e:	dc09      	bgt.n	8004434 <_printf_float+0x254>
 8004420:	6823      	ldr	r3, [r4, #0]
 8004422:	079b      	lsls	r3, r3, #30
 8004424:	f100 8103 	bmi.w	800462e <_printf_float+0x44e>
 8004428:	68e0      	ldr	r0, [r4, #12]
 800442a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800442c:	4298      	cmp	r0, r3
 800442e:	bfb8      	it	lt
 8004430:	4618      	movlt	r0, r3
 8004432:	e732      	b.n	800429a <_printf_float+0xba>
 8004434:	2301      	movs	r3, #1
 8004436:	4652      	mov	r2, sl
 8004438:	4631      	mov	r1, r6
 800443a:	4628      	mov	r0, r5
 800443c:	47b8      	blx	r7
 800443e:	3001      	adds	r0, #1
 8004440:	f43f af29 	beq.w	8004296 <_printf_float+0xb6>
 8004444:	f109 0901 	add.w	r9, r9, #1
 8004448:	e7e8      	b.n	800441c <_printf_float+0x23c>
 800444a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800444c:	2b00      	cmp	r3, #0
 800444e:	dc39      	bgt.n	80044c4 <_printf_float+0x2e4>
 8004450:	4a1b      	ldr	r2, [pc, #108]	@ (80044c0 <_printf_float+0x2e0>)
 8004452:	2301      	movs	r3, #1
 8004454:	4631      	mov	r1, r6
 8004456:	4628      	mov	r0, r5
 8004458:	47b8      	blx	r7
 800445a:	3001      	adds	r0, #1
 800445c:	f43f af1b 	beq.w	8004296 <_printf_float+0xb6>
 8004460:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004464:	ea59 0303 	orrs.w	r3, r9, r3
 8004468:	d102      	bne.n	8004470 <_printf_float+0x290>
 800446a:	6823      	ldr	r3, [r4, #0]
 800446c:	07d9      	lsls	r1, r3, #31
 800446e:	d5d7      	bpl.n	8004420 <_printf_float+0x240>
 8004470:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004474:	4631      	mov	r1, r6
 8004476:	4628      	mov	r0, r5
 8004478:	47b8      	blx	r7
 800447a:	3001      	adds	r0, #1
 800447c:	f43f af0b 	beq.w	8004296 <_printf_float+0xb6>
 8004480:	f04f 0a00 	mov.w	sl, #0
 8004484:	f104 0b1a 	add.w	fp, r4, #26
 8004488:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800448a:	425b      	negs	r3, r3
 800448c:	4553      	cmp	r3, sl
 800448e:	dc01      	bgt.n	8004494 <_printf_float+0x2b4>
 8004490:	464b      	mov	r3, r9
 8004492:	e793      	b.n	80043bc <_printf_float+0x1dc>
 8004494:	2301      	movs	r3, #1
 8004496:	465a      	mov	r2, fp
 8004498:	4631      	mov	r1, r6
 800449a:	4628      	mov	r0, r5
 800449c:	47b8      	blx	r7
 800449e:	3001      	adds	r0, #1
 80044a0:	f43f aef9 	beq.w	8004296 <_printf_float+0xb6>
 80044a4:	f10a 0a01 	add.w	sl, sl, #1
 80044a8:	e7ee      	b.n	8004488 <_printf_float+0x2a8>
 80044aa:	bf00      	nop
 80044ac:	7fefffff 	.word	0x7fefffff
 80044b0:	080094d4 	.word	0x080094d4
 80044b4:	080094d0 	.word	0x080094d0
 80044b8:	080094dc 	.word	0x080094dc
 80044bc:	080094d8 	.word	0x080094d8
 80044c0:	080094e0 	.word	0x080094e0
 80044c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80044c6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80044ca:	4553      	cmp	r3, sl
 80044cc:	bfa8      	it	ge
 80044ce:	4653      	movge	r3, sl
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	4699      	mov	r9, r3
 80044d4:	dc36      	bgt.n	8004544 <_printf_float+0x364>
 80044d6:	f04f 0b00 	mov.w	fp, #0
 80044da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80044de:	f104 021a 	add.w	r2, r4, #26
 80044e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80044e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80044e6:	eba3 0309 	sub.w	r3, r3, r9
 80044ea:	455b      	cmp	r3, fp
 80044ec:	dc31      	bgt.n	8004552 <_printf_float+0x372>
 80044ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80044f0:	459a      	cmp	sl, r3
 80044f2:	dc3a      	bgt.n	800456a <_printf_float+0x38a>
 80044f4:	6823      	ldr	r3, [r4, #0]
 80044f6:	07da      	lsls	r2, r3, #31
 80044f8:	d437      	bmi.n	800456a <_printf_float+0x38a>
 80044fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80044fc:	ebaa 0903 	sub.w	r9, sl, r3
 8004500:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004502:	ebaa 0303 	sub.w	r3, sl, r3
 8004506:	4599      	cmp	r9, r3
 8004508:	bfa8      	it	ge
 800450a:	4699      	movge	r9, r3
 800450c:	f1b9 0f00 	cmp.w	r9, #0
 8004510:	dc33      	bgt.n	800457a <_printf_float+0x39a>
 8004512:	f04f 0800 	mov.w	r8, #0
 8004516:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800451a:	f104 0b1a 	add.w	fp, r4, #26
 800451e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004520:	ebaa 0303 	sub.w	r3, sl, r3
 8004524:	eba3 0309 	sub.w	r3, r3, r9
 8004528:	4543      	cmp	r3, r8
 800452a:	f77f af79 	ble.w	8004420 <_printf_float+0x240>
 800452e:	2301      	movs	r3, #1
 8004530:	465a      	mov	r2, fp
 8004532:	4631      	mov	r1, r6
 8004534:	4628      	mov	r0, r5
 8004536:	47b8      	blx	r7
 8004538:	3001      	adds	r0, #1
 800453a:	f43f aeac 	beq.w	8004296 <_printf_float+0xb6>
 800453e:	f108 0801 	add.w	r8, r8, #1
 8004542:	e7ec      	b.n	800451e <_printf_float+0x33e>
 8004544:	4642      	mov	r2, r8
 8004546:	4631      	mov	r1, r6
 8004548:	4628      	mov	r0, r5
 800454a:	47b8      	blx	r7
 800454c:	3001      	adds	r0, #1
 800454e:	d1c2      	bne.n	80044d6 <_printf_float+0x2f6>
 8004550:	e6a1      	b.n	8004296 <_printf_float+0xb6>
 8004552:	2301      	movs	r3, #1
 8004554:	4631      	mov	r1, r6
 8004556:	4628      	mov	r0, r5
 8004558:	920a      	str	r2, [sp, #40]	@ 0x28
 800455a:	47b8      	blx	r7
 800455c:	3001      	adds	r0, #1
 800455e:	f43f ae9a 	beq.w	8004296 <_printf_float+0xb6>
 8004562:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004564:	f10b 0b01 	add.w	fp, fp, #1
 8004568:	e7bb      	b.n	80044e2 <_printf_float+0x302>
 800456a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800456e:	4631      	mov	r1, r6
 8004570:	4628      	mov	r0, r5
 8004572:	47b8      	blx	r7
 8004574:	3001      	adds	r0, #1
 8004576:	d1c0      	bne.n	80044fa <_printf_float+0x31a>
 8004578:	e68d      	b.n	8004296 <_printf_float+0xb6>
 800457a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800457c:	464b      	mov	r3, r9
 800457e:	4442      	add	r2, r8
 8004580:	4631      	mov	r1, r6
 8004582:	4628      	mov	r0, r5
 8004584:	47b8      	blx	r7
 8004586:	3001      	adds	r0, #1
 8004588:	d1c3      	bne.n	8004512 <_printf_float+0x332>
 800458a:	e684      	b.n	8004296 <_printf_float+0xb6>
 800458c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004590:	f1ba 0f01 	cmp.w	sl, #1
 8004594:	dc01      	bgt.n	800459a <_printf_float+0x3ba>
 8004596:	07db      	lsls	r3, r3, #31
 8004598:	d536      	bpl.n	8004608 <_printf_float+0x428>
 800459a:	2301      	movs	r3, #1
 800459c:	4642      	mov	r2, r8
 800459e:	4631      	mov	r1, r6
 80045a0:	4628      	mov	r0, r5
 80045a2:	47b8      	blx	r7
 80045a4:	3001      	adds	r0, #1
 80045a6:	f43f ae76 	beq.w	8004296 <_printf_float+0xb6>
 80045aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80045ae:	4631      	mov	r1, r6
 80045b0:	4628      	mov	r0, r5
 80045b2:	47b8      	blx	r7
 80045b4:	3001      	adds	r0, #1
 80045b6:	f43f ae6e 	beq.w	8004296 <_printf_float+0xb6>
 80045ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80045be:	2200      	movs	r2, #0
 80045c0:	2300      	movs	r3, #0
 80045c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80045c6:	f7fc fa9f 	bl	8000b08 <__aeabi_dcmpeq>
 80045ca:	b9c0      	cbnz	r0, 80045fe <_printf_float+0x41e>
 80045cc:	4653      	mov	r3, sl
 80045ce:	f108 0201 	add.w	r2, r8, #1
 80045d2:	4631      	mov	r1, r6
 80045d4:	4628      	mov	r0, r5
 80045d6:	47b8      	blx	r7
 80045d8:	3001      	adds	r0, #1
 80045da:	d10c      	bne.n	80045f6 <_printf_float+0x416>
 80045dc:	e65b      	b.n	8004296 <_printf_float+0xb6>
 80045de:	2301      	movs	r3, #1
 80045e0:	465a      	mov	r2, fp
 80045e2:	4631      	mov	r1, r6
 80045e4:	4628      	mov	r0, r5
 80045e6:	47b8      	blx	r7
 80045e8:	3001      	adds	r0, #1
 80045ea:	f43f ae54 	beq.w	8004296 <_printf_float+0xb6>
 80045ee:	f108 0801 	add.w	r8, r8, #1
 80045f2:	45d0      	cmp	r8, sl
 80045f4:	dbf3      	blt.n	80045de <_printf_float+0x3fe>
 80045f6:	464b      	mov	r3, r9
 80045f8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80045fc:	e6df      	b.n	80043be <_printf_float+0x1de>
 80045fe:	f04f 0800 	mov.w	r8, #0
 8004602:	f104 0b1a 	add.w	fp, r4, #26
 8004606:	e7f4      	b.n	80045f2 <_printf_float+0x412>
 8004608:	2301      	movs	r3, #1
 800460a:	4642      	mov	r2, r8
 800460c:	e7e1      	b.n	80045d2 <_printf_float+0x3f2>
 800460e:	2301      	movs	r3, #1
 8004610:	464a      	mov	r2, r9
 8004612:	4631      	mov	r1, r6
 8004614:	4628      	mov	r0, r5
 8004616:	47b8      	blx	r7
 8004618:	3001      	adds	r0, #1
 800461a:	f43f ae3c 	beq.w	8004296 <_printf_float+0xb6>
 800461e:	f108 0801 	add.w	r8, r8, #1
 8004622:	68e3      	ldr	r3, [r4, #12]
 8004624:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004626:	1a5b      	subs	r3, r3, r1
 8004628:	4543      	cmp	r3, r8
 800462a:	dcf0      	bgt.n	800460e <_printf_float+0x42e>
 800462c:	e6fc      	b.n	8004428 <_printf_float+0x248>
 800462e:	f04f 0800 	mov.w	r8, #0
 8004632:	f104 0919 	add.w	r9, r4, #25
 8004636:	e7f4      	b.n	8004622 <_printf_float+0x442>

08004638 <_printf_common>:
 8004638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800463c:	4616      	mov	r6, r2
 800463e:	4698      	mov	r8, r3
 8004640:	688a      	ldr	r2, [r1, #8]
 8004642:	690b      	ldr	r3, [r1, #16]
 8004644:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004648:	4293      	cmp	r3, r2
 800464a:	bfb8      	it	lt
 800464c:	4613      	movlt	r3, r2
 800464e:	6033      	str	r3, [r6, #0]
 8004650:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004654:	4607      	mov	r7, r0
 8004656:	460c      	mov	r4, r1
 8004658:	b10a      	cbz	r2, 800465e <_printf_common+0x26>
 800465a:	3301      	adds	r3, #1
 800465c:	6033      	str	r3, [r6, #0]
 800465e:	6823      	ldr	r3, [r4, #0]
 8004660:	0699      	lsls	r1, r3, #26
 8004662:	bf42      	ittt	mi
 8004664:	6833      	ldrmi	r3, [r6, #0]
 8004666:	3302      	addmi	r3, #2
 8004668:	6033      	strmi	r3, [r6, #0]
 800466a:	6825      	ldr	r5, [r4, #0]
 800466c:	f015 0506 	ands.w	r5, r5, #6
 8004670:	d106      	bne.n	8004680 <_printf_common+0x48>
 8004672:	f104 0a19 	add.w	sl, r4, #25
 8004676:	68e3      	ldr	r3, [r4, #12]
 8004678:	6832      	ldr	r2, [r6, #0]
 800467a:	1a9b      	subs	r3, r3, r2
 800467c:	42ab      	cmp	r3, r5
 800467e:	dc26      	bgt.n	80046ce <_printf_common+0x96>
 8004680:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004684:	6822      	ldr	r2, [r4, #0]
 8004686:	3b00      	subs	r3, #0
 8004688:	bf18      	it	ne
 800468a:	2301      	movne	r3, #1
 800468c:	0692      	lsls	r2, r2, #26
 800468e:	d42b      	bmi.n	80046e8 <_printf_common+0xb0>
 8004690:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004694:	4641      	mov	r1, r8
 8004696:	4638      	mov	r0, r7
 8004698:	47c8      	blx	r9
 800469a:	3001      	adds	r0, #1
 800469c:	d01e      	beq.n	80046dc <_printf_common+0xa4>
 800469e:	6823      	ldr	r3, [r4, #0]
 80046a0:	6922      	ldr	r2, [r4, #16]
 80046a2:	f003 0306 	and.w	r3, r3, #6
 80046a6:	2b04      	cmp	r3, #4
 80046a8:	bf02      	ittt	eq
 80046aa:	68e5      	ldreq	r5, [r4, #12]
 80046ac:	6833      	ldreq	r3, [r6, #0]
 80046ae:	1aed      	subeq	r5, r5, r3
 80046b0:	68a3      	ldr	r3, [r4, #8]
 80046b2:	bf0c      	ite	eq
 80046b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80046b8:	2500      	movne	r5, #0
 80046ba:	4293      	cmp	r3, r2
 80046bc:	bfc4      	itt	gt
 80046be:	1a9b      	subgt	r3, r3, r2
 80046c0:	18ed      	addgt	r5, r5, r3
 80046c2:	2600      	movs	r6, #0
 80046c4:	341a      	adds	r4, #26
 80046c6:	42b5      	cmp	r5, r6
 80046c8:	d11a      	bne.n	8004700 <_printf_common+0xc8>
 80046ca:	2000      	movs	r0, #0
 80046cc:	e008      	b.n	80046e0 <_printf_common+0xa8>
 80046ce:	2301      	movs	r3, #1
 80046d0:	4652      	mov	r2, sl
 80046d2:	4641      	mov	r1, r8
 80046d4:	4638      	mov	r0, r7
 80046d6:	47c8      	blx	r9
 80046d8:	3001      	adds	r0, #1
 80046da:	d103      	bne.n	80046e4 <_printf_common+0xac>
 80046dc:	f04f 30ff 	mov.w	r0, #4294967295
 80046e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046e4:	3501      	adds	r5, #1
 80046e6:	e7c6      	b.n	8004676 <_printf_common+0x3e>
 80046e8:	18e1      	adds	r1, r4, r3
 80046ea:	1c5a      	adds	r2, r3, #1
 80046ec:	2030      	movs	r0, #48	@ 0x30
 80046ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80046f2:	4422      	add	r2, r4
 80046f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80046f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80046fc:	3302      	adds	r3, #2
 80046fe:	e7c7      	b.n	8004690 <_printf_common+0x58>
 8004700:	2301      	movs	r3, #1
 8004702:	4622      	mov	r2, r4
 8004704:	4641      	mov	r1, r8
 8004706:	4638      	mov	r0, r7
 8004708:	47c8      	blx	r9
 800470a:	3001      	adds	r0, #1
 800470c:	d0e6      	beq.n	80046dc <_printf_common+0xa4>
 800470e:	3601      	adds	r6, #1
 8004710:	e7d9      	b.n	80046c6 <_printf_common+0x8e>
	...

08004714 <_printf_i>:
 8004714:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004718:	7e0f      	ldrb	r7, [r1, #24]
 800471a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800471c:	2f78      	cmp	r7, #120	@ 0x78
 800471e:	4691      	mov	r9, r2
 8004720:	4680      	mov	r8, r0
 8004722:	460c      	mov	r4, r1
 8004724:	469a      	mov	sl, r3
 8004726:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800472a:	d807      	bhi.n	800473c <_printf_i+0x28>
 800472c:	2f62      	cmp	r7, #98	@ 0x62
 800472e:	d80a      	bhi.n	8004746 <_printf_i+0x32>
 8004730:	2f00      	cmp	r7, #0
 8004732:	f000 80d1 	beq.w	80048d8 <_printf_i+0x1c4>
 8004736:	2f58      	cmp	r7, #88	@ 0x58
 8004738:	f000 80b8 	beq.w	80048ac <_printf_i+0x198>
 800473c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004740:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004744:	e03a      	b.n	80047bc <_printf_i+0xa8>
 8004746:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800474a:	2b15      	cmp	r3, #21
 800474c:	d8f6      	bhi.n	800473c <_printf_i+0x28>
 800474e:	a101      	add	r1, pc, #4	@ (adr r1, 8004754 <_printf_i+0x40>)
 8004750:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004754:	080047ad 	.word	0x080047ad
 8004758:	080047c1 	.word	0x080047c1
 800475c:	0800473d 	.word	0x0800473d
 8004760:	0800473d 	.word	0x0800473d
 8004764:	0800473d 	.word	0x0800473d
 8004768:	0800473d 	.word	0x0800473d
 800476c:	080047c1 	.word	0x080047c1
 8004770:	0800473d 	.word	0x0800473d
 8004774:	0800473d 	.word	0x0800473d
 8004778:	0800473d 	.word	0x0800473d
 800477c:	0800473d 	.word	0x0800473d
 8004780:	080048bf 	.word	0x080048bf
 8004784:	080047eb 	.word	0x080047eb
 8004788:	08004879 	.word	0x08004879
 800478c:	0800473d 	.word	0x0800473d
 8004790:	0800473d 	.word	0x0800473d
 8004794:	080048e1 	.word	0x080048e1
 8004798:	0800473d 	.word	0x0800473d
 800479c:	080047eb 	.word	0x080047eb
 80047a0:	0800473d 	.word	0x0800473d
 80047a4:	0800473d 	.word	0x0800473d
 80047a8:	08004881 	.word	0x08004881
 80047ac:	6833      	ldr	r3, [r6, #0]
 80047ae:	1d1a      	adds	r2, r3, #4
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	6032      	str	r2, [r6, #0]
 80047b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80047b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80047bc:	2301      	movs	r3, #1
 80047be:	e09c      	b.n	80048fa <_printf_i+0x1e6>
 80047c0:	6833      	ldr	r3, [r6, #0]
 80047c2:	6820      	ldr	r0, [r4, #0]
 80047c4:	1d19      	adds	r1, r3, #4
 80047c6:	6031      	str	r1, [r6, #0]
 80047c8:	0606      	lsls	r6, r0, #24
 80047ca:	d501      	bpl.n	80047d0 <_printf_i+0xbc>
 80047cc:	681d      	ldr	r5, [r3, #0]
 80047ce:	e003      	b.n	80047d8 <_printf_i+0xc4>
 80047d0:	0645      	lsls	r5, r0, #25
 80047d2:	d5fb      	bpl.n	80047cc <_printf_i+0xb8>
 80047d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80047d8:	2d00      	cmp	r5, #0
 80047da:	da03      	bge.n	80047e4 <_printf_i+0xd0>
 80047dc:	232d      	movs	r3, #45	@ 0x2d
 80047de:	426d      	negs	r5, r5
 80047e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047e4:	4858      	ldr	r0, [pc, #352]	@ (8004948 <_printf_i+0x234>)
 80047e6:	230a      	movs	r3, #10
 80047e8:	e011      	b.n	800480e <_printf_i+0xfa>
 80047ea:	6821      	ldr	r1, [r4, #0]
 80047ec:	6833      	ldr	r3, [r6, #0]
 80047ee:	0608      	lsls	r0, r1, #24
 80047f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80047f4:	d402      	bmi.n	80047fc <_printf_i+0xe8>
 80047f6:	0649      	lsls	r1, r1, #25
 80047f8:	bf48      	it	mi
 80047fa:	b2ad      	uxthmi	r5, r5
 80047fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80047fe:	4852      	ldr	r0, [pc, #328]	@ (8004948 <_printf_i+0x234>)
 8004800:	6033      	str	r3, [r6, #0]
 8004802:	bf14      	ite	ne
 8004804:	230a      	movne	r3, #10
 8004806:	2308      	moveq	r3, #8
 8004808:	2100      	movs	r1, #0
 800480a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800480e:	6866      	ldr	r6, [r4, #4]
 8004810:	60a6      	str	r6, [r4, #8]
 8004812:	2e00      	cmp	r6, #0
 8004814:	db05      	blt.n	8004822 <_printf_i+0x10e>
 8004816:	6821      	ldr	r1, [r4, #0]
 8004818:	432e      	orrs	r6, r5
 800481a:	f021 0104 	bic.w	r1, r1, #4
 800481e:	6021      	str	r1, [r4, #0]
 8004820:	d04b      	beq.n	80048ba <_printf_i+0x1a6>
 8004822:	4616      	mov	r6, r2
 8004824:	fbb5 f1f3 	udiv	r1, r5, r3
 8004828:	fb03 5711 	mls	r7, r3, r1, r5
 800482c:	5dc7      	ldrb	r7, [r0, r7]
 800482e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004832:	462f      	mov	r7, r5
 8004834:	42bb      	cmp	r3, r7
 8004836:	460d      	mov	r5, r1
 8004838:	d9f4      	bls.n	8004824 <_printf_i+0x110>
 800483a:	2b08      	cmp	r3, #8
 800483c:	d10b      	bne.n	8004856 <_printf_i+0x142>
 800483e:	6823      	ldr	r3, [r4, #0]
 8004840:	07df      	lsls	r7, r3, #31
 8004842:	d508      	bpl.n	8004856 <_printf_i+0x142>
 8004844:	6923      	ldr	r3, [r4, #16]
 8004846:	6861      	ldr	r1, [r4, #4]
 8004848:	4299      	cmp	r1, r3
 800484a:	bfde      	ittt	le
 800484c:	2330      	movle	r3, #48	@ 0x30
 800484e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004852:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004856:	1b92      	subs	r2, r2, r6
 8004858:	6122      	str	r2, [r4, #16]
 800485a:	f8cd a000 	str.w	sl, [sp]
 800485e:	464b      	mov	r3, r9
 8004860:	aa03      	add	r2, sp, #12
 8004862:	4621      	mov	r1, r4
 8004864:	4640      	mov	r0, r8
 8004866:	f7ff fee7 	bl	8004638 <_printf_common>
 800486a:	3001      	adds	r0, #1
 800486c:	d14a      	bne.n	8004904 <_printf_i+0x1f0>
 800486e:	f04f 30ff 	mov.w	r0, #4294967295
 8004872:	b004      	add	sp, #16
 8004874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004878:	6823      	ldr	r3, [r4, #0]
 800487a:	f043 0320 	orr.w	r3, r3, #32
 800487e:	6023      	str	r3, [r4, #0]
 8004880:	4832      	ldr	r0, [pc, #200]	@ (800494c <_printf_i+0x238>)
 8004882:	2778      	movs	r7, #120	@ 0x78
 8004884:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004888:	6823      	ldr	r3, [r4, #0]
 800488a:	6831      	ldr	r1, [r6, #0]
 800488c:	061f      	lsls	r7, r3, #24
 800488e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004892:	d402      	bmi.n	800489a <_printf_i+0x186>
 8004894:	065f      	lsls	r7, r3, #25
 8004896:	bf48      	it	mi
 8004898:	b2ad      	uxthmi	r5, r5
 800489a:	6031      	str	r1, [r6, #0]
 800489c:	07d9      	lsls	r1, r3, #31
 800489e:	bf44      	itt	mi
 80048a0:	f043 0320 	orrmi.w	r3, r3, #32
 80048a4:	6023      	strmi	r3, [r4, #0]
 80048a6:	b11d      	cbz	r5, 80048b0 <_printf_i+0x19c>
 80048a8:	2310      	movs	r3, #16
 80048aa:	e7ad      	b.n	8004808 <_printf_i+0xf4>
 80048ac:	4826      	ldr	r0, [pc, #152]	@ (8004948 <_printf_i+0x234>)
 80048ae:	e7e9      	b.n	8004884 <_printf_i+0x170>
 80048b0:	6823      	ldr	r3, [r4, #0]
 80048b2:	f023 0320 	bic.w	r3, r3, #32
 80048b6:	6023      	str	r3, [r4, #0]
 80048b8:	e7f6      	b.n	80048a8 <_printf_i+0x194>
 80048ba:	4616      	mov	r6, r2
 80048bc:	e7bd      	b.n	800483a <_printf_i+0x126>
 80048be:	6833      	ldr	r3, [r6, #0]
 80048c0:	6825      	ldr	r5, [r4, #0]
 80048c2:	6961      	ldr	r1, [r4, #20]
 80048c4:	1d18      	adds	r0, r3, #4
 80048c6:	6030      	str	r0, [r6, #0]
 80048c8:	062e      	lsls	r6, r5, #24
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	d501      	bpl.n	80048d2 <_printf_i+0x1be>
 80048ce:	6019      	str	r1, [r3, #0]
 80048d0:	e002      	b.n	80048d8 <_printf_i+0x1c4>
 80048d2:	0668      	lsls	r0, r5, #25
 80048d4:	d5fb      	bpl.n	80048ce <_printf_i+0x1ba>
 80048d6:	8019      	strh	r1, [r3, #0]
 80048d8:	2300      	movs	r3, #0
 80048da:	6123      	str	r3, [r4, #16]
 80048dc:	4616      	mov	r6, r2
 80048de:	e7bc      	b.n	800485a <_printf_i+0x146>
 80048e0:	6833      	ldr	r3, [r6, #0]
 80048e2:	1d1a      	adds	r2, r3, #4
 80048e4:	6032      	str	r2, [r6, #0]
 80048e6:	681e      	ldr	r6, [r3, #0]
 80048e8:	6862      	ldr	r2, [r4, #4]
 80048ea:	2100      	movs	r1, #0
 80048ec:	4630      	mov	r0, r6
 80048ee:	f7fb fc8f 	bl	8000210 <memchr>
 80048f2:	b108      	cbz	r0, 80048f8 <_printf_i+0x1e4>
 80048f4:	1b80      	subs	r0, r0, r6
 80048f6:	6060      	str	r0, [r4, #4]
 80048f8:	6863      	ldr	r3, [r4, #4]
 80048fa:	6123      	str	r3, [r4, #16]
 80048fc:	2300      	movs	r3, #0
 80048fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004902:	e7aa      	b.n	800485a <_printf_i+0x146>
 8004904:	6923      	ldr	r3, [r4, #16]
 8004906:	4632      	mov	r2, r6
 8004908:	4649      	mov	r1, r9
 800490a:	4640      	mov	r0, r8
 800490c:	47d0      	blx	sl
 800490e:	3001      	adds	r0, #1
 8004910:	d0ad      	beq.n	800486e <_printf_i+0x15a>
 8004912:	6823      	ldr	r3, [r4, #0]
 8004914:	079b      	lsls	r3, r3, #30
 8004916:	d413      	bmi.n	8004940 <_printf_i+0x22c>
 8004918:	68e0      	ldr	r0, [r4, #12]
 800491a:	9b03      	ldr	r3, [sp, #12]
 800491c:	4298      	cmp	r0, r3
 800491e:	bfb8      	it	lt
 8004920:	4618      	movlt	r0, r3
 8004922:	e7a6      	b.n	8004872 <_printf_i+0x15e>
 8004924:	2301      	movs	r3, #1
 8004926:	4632      	mov	r2, r6
 8004928:	4649      	mov	r1, r9
 800492a:	4640      	mov	r0, r8
 800492c:	47d0      	blx	sl
 800492e:	3001      	adds	r0, #1
 8004930:	d09d      	beq.n	800486e <_printf_i+0x15a>
 8004932:	3501      	adds	r5, #1
 8004934:	68e3      	ldr	r3, [r4, #12]
 8004936:	9903      	ldr	r1, [sp, #12]
 8004938:	1a5b      	subs	r3, r3, r1
 800493a:	42ab      	cmp	r3, r5
 800493c:	dcf2      	bgt.n	8004924 <_printf_i+0x210>
 800493e:	e7eb      	b.n	8004918 <_printf_i+0x204>
 8004940:	2500      	movs	r5, #0
 8004942:	f104 0619 	add.w	r6, r4, #25
 8004946:	e7f5      	b.n	8004934 <_printf_i+0x220>
 8004948:	080094e2 	.word	0x080094e2
 800494c:	080094f3 	.word	0x080094f3

08004950 <_scanf_float>:
 8004950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004954:	b087      	sub	sp, #28
 8004956:	4691      	mov	r9, r2
 8004958:	9303      	str	r3, [sp, #12]
 800495a:	688b      	ldr	r3, [r1, #8]
 800495c:	1e5a      	subs	r2, r3, #1
 800495e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004962:	bf81      	itttt	hi
 8004964:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004968:	eb03 0b05 	addhi.w	fp, r3, r5
 800496c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004970:	608b      	strhi	r3, [r1, #8]
 8004972:	680b      	ldr	r3, [r1, #0]
 8004974:	460a      	mov	r2, r1
 8004976:	f04f 0500 	mov.w	r5, #0
 800497a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800497e:	f842 3b1c 	str.w	r3, [r2], #28
 8004982:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004986:	4680      	mov	r8, r0
 8004988:	460c      	mov	r4, r1
 800498a:	bf98      	it	ls
 800498c:	f04f 0b00 	movls.w	fp, #0
 8004990:	9201      	str	r2, [sp, #4]
 8004992:	4616      	mov	r6, r2
 8004994:	46aa      	mov	sl, r5
 8004996:	462f      	mov	r7, r5
 8004998:	9502      	str	r5, [sp, #8]
 800499a:	68a2      	ldr	r2, [r4, #8]
 800499c:	b15a      	cbz	r2, 80049b6 <_scanf_float+0x66>
 800499e:	f8d9 3000 	ldr.w	r3, [r9]
 80049a2:	781b      	ldrb	r3, [r3, #0]
 80049a4:	2b4e      	cmp	r3, #78	@ 0x4e
 80049a6:	d863      	bhi.n	8004a70 <_scanf_float+0x120>
 80049a8:	2b40      	cmp	r3, #64	@ 0x40
 80049aa:	d83b      	bhi.n	8004a24 <_scanf_float+0xd4>
 80049ac:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80049b0:	b2c8      	uxtb	r0, r1
 80049b2:	280e      	cmp	r0, #14
 80049b4:	d939      	bls.n	8004a2a <_scanf_float+0xda>
 80049b6:	b11f      	cbz	r7, 80049c0 <_scanf_float+0x70>
 80049b8:	6823      	ldr	r3, [r4, #0]
 80049ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049be:	6023      	str	r3, [r4, #0]
 80049c0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80049c4:	f1ba 0f01 	cmp.w	sl, #1
 80049c8:	f200 8114 	bhi.w	8004bf4 <_scanf_float+0x2a4>
 80049cc:	9b01      	ldr	r3, [sp, #4]
 80049ce:	429e      	cmp	r6, r3
 80049d0:	f200 8105 	bhi.w	8004bde <_scanf_float+0x28e>
 80049d4:	2001      	movs	r0, #1
 80049d6:	b007      	add	sp, #28
 80049d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049dc:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80049e0:	2a0d      	cmp	r2, #13
 80049e2:	d8e8      	bhi.n	80049b6 <_scanf_float+0x66>
 80049e4:	a101      	add	r1, pc, #4	@ (adr r1, 80049ec <_scanf_float+0x9c>)
 80049e6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80049ea:	bf00      	nop
 80049ec:	08004b35 	.word	0x08004b35
 80049f0:	080049b7 	.word	0x080049b7
 80049f4:	080049b7 	.word	0x080049b7
 80049f8:	080049b7 	.word	0x080049b7
 80049fc:	08004b91 	.word	0x08004b91
 8004a00:	08004b6b 	.word	0x08004b6b
 8004a04:	080049b7 	.word	0x080049b7
 8004a08:	080049b7 	.word	0x080049b7
 8004a0c:	08004b43 	.word	0x08004b43
 8004a10:	080049b7 	.word	0x080049b7
 8004a14:	080049b7 	.word	0x080049b7
 8004a18:	080049b7 	.word	0x080049b7
 8004a1c:	080049b7 	.word	0x080049b7
 8004a20:	08004aff 	.word	0x08004aff
 8004a24:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004a28:	e7da      	b.n	80049e0 <_scanf_float+0x90>
 8004a2a:	290e      	cmp	r1, #14
 8004a2c:	d8c3      	bhi.n	80049b6 <_scanf_float+0x66>
 8004a2e:	a001      	add	r0, pc, #4	@ (adr r0, 8004a34 <_scanf_float+0xe4>)
 8004a30:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004a34:	08004aef 	.word	0x08004aef
 8004a38:	080049b7 	.word	0x080049b7
 8004a3c:	08004aef 	.word	0x08004aef
 8004a40:	08004b7f 	.word	0x08004b7f
 8004a44:	080049b7 	.word	0x080049b7
 8004a48:	08004a91 	.word	0x08004a91
 8004a4c:	08004ad5 	.word	0x08004ad5
 8004a50:	08004ad5 	.word	0x08004ad5
 8004a54:	08004ad5 	.word	0x08004ad5
 8004a58:	08004ad5 	.word	0x08004ad5
 8004a5c:	08004ad5 	.word	0x08004ad5
 8004a60:	08004ad5 	.word	0x08004ad5
 8004a64:	08004ad5 	.word	0x08004ad5
 8004a68:	08004ad5 	.word	0x08004ad5
 8004a6c:	08004ad5 	.word	0x08004ad5
 8004a70:	2b6e      	cmp	r3, #110	@ 0x6e
 8004a72:	d809      	bhi.n	8004a88 <_scanf_float+0x138>
 8004a74:	2b60      	cmp	r3, #96	@ 0x60
 8004a76:	d8b1      	bhi.n	80049dc <_scanf_float+0x8c>
 8004a78:	2b54      	cmp	r3, #84	@ 0x54
 8004a7a:	d07b      	beq.n	8004b74 <_scanf_float+0x224>
 8004a7c:	2b59      	cmp	r3, #89	@ 0x59
 8004a7e:	d19a      	bne.n	80049b6 <_scanf_float+0x66>
 8004a80:	2d07      	cmp	r5, #7
 8004a82:	d198      	bne.n	80049b6 <_scanf_float+0x66>
 8004a84:	2508      	movs	r5, #8
 8004a86:	e02f      	b.n	8004ae8 <_scanf_float+0x198>
 8004a88:	2b74      	cmp	r3, #116	@ 0x74
 8004a8a:	d073      	beq.n	8004b74 <_scanf_float+0x224>
 8004a8c:	2b79      	cmp	r3, #121	@ 0x79
 8004a8e:	e7f6      	b.n	8004a7e <_scanf_float+0x12e>
 8004a90:	6821      	ldr	r1, [r4, #0]
 8004a92:	05c8      	lsls	r0, r1, #23
 8004a94:	d51e      	bpl.n	8004ad4 <_scanf_float+0x184>
 8004a96:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004a9a:	6021      	str	r1, [r4, #0]
 8004a9c:	3701      	adds	r7, #1
 8004a9e:	f1bb 0f00 	cmp.w	fp, #0
 8004aa2:	d003      	beq.n	8004aac <_scanf_float+0x15c>
 8004aa4:	3201      	adds	r2, #1
 8004aa6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004aaa:	60a2      	str	r2, [r4, #8]
 8004aac:	68a3      	ldr	r3, [r4, #8]
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	60a3      	str	r3, [r4, #8]
 8004ab2:	6923      	ldr	r3, [r4, #16]
 8004ab4:	3301      	adds	r3, #1
 8004ab6:	6123      	str	r3, [r4, #16]
 8004ab8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004abc:	3b01      	subs	r3, #1
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	f8c9 3004 	str.w	r3, [r9, #4]
 8004ac4:	f340 8082 	ble.w	8004bcc <_scanf_float+0x27c>
 8004ac8:	f8d9 3000 	ldr.w	r3, [r9]
 8004acc:	3301      	adds	r3, #1
 8004ace:	f8c9 3000 	str.w	r3, [r9]
 8004ad2:	e762      	b.n	800499a <_scanf_float+0x4a>
 8004ad4:	eb1a 0105 	adds.w	r1, sl, r5
 8004ad8:	f47f af6d 	bne.w	80049b6 <_scanf_float+0x66>
 8004adc:	6822      	ldr	r2, [r4, #0]
 8004ade:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004ae2:	6022      	str	r2, [r4, #0]
 8004ae4:	460d      	mov	r5, r1
 8004ae6:	468a      	mov	sl, r1
 8004ae8:	f806 3b01 	strb.w	r3, [r6], #1
 8004aec:	e7de      	b.n	8004aac <_scanf_float+0x15c>
 8004aee:	6822      	ldr	r2, [r4, #0]
 8004af0:	0610      	lsls	r0, r2, #24
 8004af2:	f57f af60 	bpl.w	80049b6 <_scanf_float+0x66>
 8004af6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004afa:	6022      	str	r2, [r4, #0]
 8004afc:	e7f4      	b.n	8004ae8 <_scanf_float+0x198>
 8004afe:	f1ba 0f00 	cmp.w	sl, #0
 8004b02:	d10c      	bne.n	8004b1e <_scanf_float+0x1ce>
 8004b04:	b977      	cbnz	r7, 8004b24 <_scanf_float+0x1d4>
 8004b06:	6822      	ldr	r2, [r4, #0]
 8004b08:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004b0c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004b10:	d108      	bne.n	8004b24 <_scanf_float+0x1d4>
 8004b12:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004b16:	6022      	str	r2, [r4, #0]
 8004b18:	f04f 0a01 	mov.w	sl, #1
 8004b1c:	e7e4      	b.n	8004ae8 <_scanf_float+0x198>
 8004b1e:	f1ba 0f02 	cmp.w	sl, #2
 8004b22:	d050      	beq.n	8004bc6 <_scanf_float+0x276>
 8004b24:	2d01      	cmp	r5, #1
 8004b26:	d002      	beq.n	8004b2e <_scanf_float+0x1de>
 8004b28:	2d04      	cmp	r5, #4
 8004b2a:	f47f af44 	bne.w	80049b6 <_scanf_float+0x66>
 8004b2e:	3501      	adds	r5, #1
 8004b30:	b2ed      	uxtb	r5, r5
 8004b32:	e7d9      	b.n	8004ae8 <_scanf_float+0x198>
 8004b34:	f1ba 0f01 	cmp.w	sl, #1
 8004b38:	f47f af3d 	bne.w	80049b6 <_scanf_float+0x66>
 8004b3c:	f04f 0a02 	mov.w	sl, #2
 8004b40:	e7d2      	b.n	8004ae8 <_scanf_float+0x198>
 8004b42:	b975      	cbnz	r5, 8004b62 <_scanf_float+0x212>
 8004b44:	2f00      	cmp	r7, #0
 8004b46:	f47f af37 	bne.w	80049b8 <_scanf_float+0x68>
 8004b4a:	6822      	ldr	r2, [r4, #0]
 8004b4c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004b50:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004b54:	f040 80fe 	bne.w	8004d54 <_scanf_float+0x404>
 8004b58:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004b5c:	6022      	str	r2, [r4, #0]
 8004b5e:	2501      	movs	r5, #1
 8004b60:	e7c2      	b.n	8004ae8 <_scanf_float+0x198>
 8004b62:	2d03      	cmp	r5, #3
 8004b64:	d0e3      	beq.n	8004b2e <_scanf_float+0x1de>
 8004b66:	2d05      	cmp	r5, #5
 8004b68:	e7df      	b.n	8004b2a <_scanf_float+0x1da>
 8004b6a:	2d02      	cmp	r5, #2
 8004b6c:	f47f af23 	bne.w	80049b6 <_scanf_float+0x66>
 8004b70:	2503      	movs	r5, #3
 8004b72:	e7b9      	b.n	8004ae8 <_scanf_float+0x198>
 8004b74:	2d06      	cmp	r5, #6
 8004b76:	f47f af1e 	bne.w	80049b6 <_scanf_float+0x66>
 8004b7a:	2507      	movs	r5, #7
 8004b7c:	e7b4      	b.n	8004ae8 <_scanf_float+0x198>
 8004b7e:	6822      	ldr	r2, [r4, #0]
 8004b80:	0591      	lsls	r1, r2, #22
 8004b82:	f57f af18 	bpl.w	80049b6 <_scanf_float+0x66>
 8004b86:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004b8a:	6022      	str	r2, [r4, #0]
 8004b8c:	9702      	str	r7, [sp, #8]
 8004b8e:	e7ab      	b.n	8004ae8 <_scanf_float+0x198>
 8004b90:	6822      	ldr	r2, [r4, #0]
 8004b92:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004b96:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004b9a:	d005      	beq.n	8004ba8 <_scanf_float+0x258>
 8004b9c:	0550      	lsls	r0, r2, #21
 8004b9e:	f57f af0a 	bpl.w	80049b6 <_scanf_float+0x66>
 8004ba2:	2f00      	cmp	r7, #0
 8004ba4:	f000 80d6 	beq.w	8004d54 <_scanf_float+0x404>
 8004ba8:	0591      	lsls	r1, r2, #22
 8004baa:	bf58      	it	pl
 8004bac:	9902      	ldrpl	r1, [sp, #8]
 8004bae:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004bb2:	bf58      	it	pl
 8004bb4:	1a79      	subpl	r1, r7, r1
 8004bb6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004bba:	bf58      	it	pl
 8004bbc:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004bc0:	6022      	str	r2, [r4, #0]
 8004bc2:	2700      	movs	r7, #0
 8004bc4:	e790      	b.n	8004ae8 <_scanf_float+0x198>
 8004bc6:	f04f 0a03 	mov.w	sl, #3
 8004bca:	e78d      	b.n	8004ae8 <_scanf_float+0x198>
 8004bcc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004bd0:	4649      	mov	r1, r9
 8004bd2:	4640      	mov	r0, r8
 8004bd4:	4798      	blx	r3
 8004bd6:	2800      	cmp	r0, #0
 8004bd8:	f43f aedf 	beq.w	800499a <_scanf_float+0x4a>
 8004bdc:	e6eb      	b.n	80049b6 <_scanf_float+0x66>
 8004bde:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004be2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004be6:	464a      	mov	r2, r9
 8004be8:	4640      	mov	r0, r8
 8004bea:	4798      	blx	r3
 8004bec:	6923      	ldr	r3, [r4, #16]
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	6123      	str	r3, [r4, #16]
 8004bf2:	e6eb      	b.n	80049cc <_scanf_float+0x7c>
 8004bf4:	1e6b      	subs	r3, r5, #1
 8004bf6:	2b06      	cmp	r3, #6
 8004bf8:	d824      	bhi.n	8004c44 <_scanf_float+0x2f4>
 8004bfa:	2d02      	cmp	r5, #2
 8004bfc:	d836      	bhi.n	8004c6c <_scanf_float+0x31c>
 8004bfe:	9b01      	ldr	r3, [sp, #4]
 8004c00:	429e      	cmp	r6, r3
 8004c02:	f67f aee7 	bls.w	80049d4 <_scanf_float+0x84>
 8004c06:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c0a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004c0e:	464a      	mov	r2, r9
 8004c10:	4640      	mov	r0, r8
 8004c12:	4798      	blx	r3
 8004c14:	6923      	ldr	r3, [r4, #16]
 8004c16:	3b01      	subs	r3, #1
 8004c18:	6123      	str	r3, [r4, #16]
 8004c1a:	e7f0      	b.n	8004bfe <_scanf_float+0x2ae>
 8004c1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c20:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004c24:	464a      	mov	r2, r9
 8004c26:	4640      	mov	r0, r8
 8004c28:	4798      	blx	r3
 8004c2a:	6923      	ldr	r3, [r4, #16]
 8004c2c:	3b01      	subs	r3, #1
 8004c2e:	6123      	str	r3, [r4, #16]
 8004c30:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c34:	fa5f fa8a 	uxtb.w	sl, sl
 8004c38:	f1ba 0f02 	cmp.w	sl, #2
 8004c3c:	d1ee      	bne.n	8004c1c <_scanf_float+0x2cc>
 8004c3e:	3d03      	subs	r5, #3
 8004c40:	b2ed      	uxtb	r5, r5
 8004c42:	1b76      	subs	r6, r6, r5
 8004c44:	6823      	ldr	r3, [r4, #0]
 8004c46:	05da      	lsls	r2, r3, #23
 8004c48:	d530      	bpl.n	8004cac <_scanf_float+0x35c>
 8004c4a:	055b      	lsls	r3, r3, #21
 8004c4c:	d511      	bpl.n	8004c72 <_scanf_float+0x322>
 8004c4e:	9b01      	ldr	r3, [sp, #4]
 8004c50:	429e      	cmp	r6, r3
 8004c52:	f67f aebf 	bls.w	80049d4 <_scanf_float+0x84>
 8004c56:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c5a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004c5e:	464a      	mov	r2, r9
 8004c60:	4640      	mov	r0, r8
 8004c62:	4798      	blx	r3
 8004c64:	6923      	ldr	r3, [r4, #16]
 8004c66:	3b01      	subs	r3, #1
 8004c68:	6123      	str	r3, [r4, #16]
 8004c6a:	e7f0      	b.n	8004c4e <_scanf_float+0x2fe>
 8004c6c:	46aa      	mov	sl, r5
 8004c6e:	46b3      	mov	fp, r6
 8004c70:	e7de      	b.n	8004c30 <_scanf_float+0x2e0>
 8004c72:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004c76:	6923      	ldr	r3, [r4, #16]
 8004c78:	2965      	cmp	r1, #101	@ 0x65
 8004c7a:	f103 33ff 	add.w	r3, r3, #4294967295
 8004c7e:	f106 35ff 	add.w	r5, r6, #4294967295
 8004c82:	6123      	str	r3, [r4, #16]
 8004c84:	d00c      	beq.n	8004ca0 <_scanf_float+0x350>
 8004c86:	2945      	cmp	r1, #69	@ 0x45
 8004c88:	d00a      	beq.n	8004ca0 <_scanf_float+0x350>
 8004c8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c8e:	464a      	mov	r2, r9
 8004c90:	4640      	mov	r0, r8
 8004c92:	4798      	blx	r3
 8004c94:	6923      	ldr	r3, [r4, #16]
 8004c96:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	1eb5      	subs	r5, r6, #2
 8004c9e:	6123      	str	r3, [r4, #16]
 8004ca0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004ca4:	464a      	mov	r2, r9
 8004ca6:	4640      	mov	r0, r8
 8004ca8:	4798      	blx	r3
 8004caa:	462e      	mov	r6, r5
 8004cac:	6822      	ldr	r2, [r4, #0]
 8004cae:	f012 0210 	ands.w	r2, r2, #16
 8004cb2:	d001      	beq.n	8004cb8 <_scanf_float+0x368>
 8004cb4:	2000      	movs	r0, #0
 8004cb6:	e68e      	b.n	80049d6 <_scanf_float+0x86>
 8004cb8:	7032      	strb	r2, [r6, #0]
 8004cba:	6823      	ldr	r3, [r4, #0]
 8004cbc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004cc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cc4:	d125      	bne.n	8004d12 <_scanf_float+0x3c2>
 8004cc6:	9b02      	ldr	r3, [sp, #8]
 8004cc8:	429f      	cmp	r7, r3
 8004cca:	d00a      	beq.n	8004ce2 <_scanf_float+0x392>
 8004ccc:	1bda      	subs	r2, r3, r7
 8004cce:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004cd2:	429e      	cmp	r6, r3
 8004cd4:	bf28      	it	cs
 8004cd6:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004cda:	491f      	ldr	r1, [pc, #124]	@ (8004d58 <_scanf_float+0x408>)
 8004cdc:	4630      	mov	r0, r6
 8004cde:	f000 f901 	bl	8004ee4 <siprintf>
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	9901      	ldr	r1, [sp, #4]
 8004ce6:	4640      	mov	r0, r8
 8004ce8:	f002 fbd6 	bl	8007498 <_strtod_r>
 8004cec:	9b03      	ldr	r3, [sp, #12]
 8004cee:	6825      	ldr	r5, [r4, #0]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f015 0f02 	tst.w	r5, #2
 8004cf6:	4606      	mov	r6, r0
 8004cf8:	460f      	mov	r7, r1
 8004cfa:	f103 0204 	add.w	r2, r3, #4
 8004cfe:	d015      	beq.n	8004d2c <_scanf_float+0x3dc>
 8004d00:	9903      	ldr	r1, [sp, #12]
 8004d02:	600a      	str	r2, [r1, #0]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	e9c3 6700 	strd	r6, r7, [r3]
 8004d0a:	68e3      	ldr	r3, [r4, #12]
 8004d0c:	3301      	adds	r3, #1
 8004d0e:	60e3      	str	r3, [r4, #12]
 8004d10:	e7d0      	b.n	8004cb4 <_scanf_float+0x364>
 8004d12:	9b04      	ldr	r3, [sp, #16]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d0e4      	beq.n	8004ce2 <_scanf_float+0x392>
 8004d18:	9905      	ldr	r1, [sp, #20]
 8004d1a:	230a      	movs	r3, #10
 8004d1c:	3101      	adds	r1, #1
 8004d1e:	4640      	mov	r0, r8
 8004d20:	f002 fc3a 	bl	8007598 <_strtol_r>
 8004d24:	9b04      	ldr	r3, [sp, #16]
 8004d26:	9e05      	ldr	r6, [sp, #20]
 8004d28:	1ac2      	subs	r2, r0, r3
 8004d2a:	e7d0      	b.n	8004cce <_scanf_float+0x37e>
 8004d2c:	076d      	lsls	r5, r5, #29
 8004d2e:	d4e7      	bmi.n	8004d00 <_scanf_float+0x3b0>
 8004d30:	9d03      	ldr	r5, [sp, #12]
 8004d32:	602a      	str	r2, [r5, #0]
 8004d34:	681d      	ldr	r5, [r3, #0]
 8004d36:	4602      	mov	r2, r0
 8004d38:	460b      	mov	r3, r1
 8004d3a:	f7fb ff17 	bl	8000b6c <__aeabi_dcmpun>
 8004d3e:	b120      	cbz	r0, 8004d4a <_scanf_float+0x3fa>
 8004d40:	4806      	ldr	r0, [pc, #24]	@ (8004d5c <_scanf_float+0x40c>)
 8004d42:	f000 f9b5 	bl	80050b0 <nanf>
 8004d46:	6028      	str	r0, [r5, #0]
 8004d48:	e7df      	b.n	8004d0a <_scanf_float+0x3ba>
 8004d4a:	4630      	mov	r0, r6
 8004d4c:	4639      	mov	r1, r7
 8004d4e:	f7fb ff6b 	bl	8000c28 <__aeabi_d2f>
 8004d52:	e7f8      	b.n	8004d46 <_scanf_float+0x3f6>
 8004d54:	2700      	movs	r7, #0
 8004d56:	e633      	b.n	80049c0 <_scanf_float+0x70>
 8004d58:	08009504 	.word	0x08009504
 8004d5c:	08009645 	.word	0x08009645

08004d60 <std>:
 8004d60:	2300      	movs	r3, #0
 8004d62:	b510      	push	{r4, lr}
 8004d64:	4604      	mov	r4, r0
 8004d66:	e9c0 3300 	strd	r3, r3, [r0]
 8004d6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d6e:	6083      	str	r3, [r0, #8]
 8004d70:	8181      	strh	r1, [r0, #12]
 8004d72:	6643      	str	r3, [r0, #100]	@ 0x64
 8004d74:	81c2      	strh	r2, [r0, #14]
 8004d76:	6183      	str	r3, [r0, #24]
 8004d78:	4619      	mov	r1, r3
 8004d7a:	2208      	movs	r2, #8
 8004d7c:	305c      	adds	r0, #92	@ 0x5c
 8004d7e:	f000 f916 	bl	8004fae <memset>
 8004d82:	4b0d      	ldr	r3, [pc, #52]	@ (8004db8 <std+0x58>)
 8004d84:	6263      	str	r3, [r4, #36]	@ 0x24
 8004d86:	4b0d      	ldr	r3, [pc, #52]	@ (8004dbc <std+0x5c>)
 8004d88:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8004dc0 <std+0x60>)
 8004d8c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8004dc4 <std+0x64>)
 8004d90:	6323      	str	r3, [r4, #48]	@ 0x30
 8004d92:	4b0d      	ldr	r3, [pc, #52]	@ (8004dc8 <std+0x68>)
 8004d94:	6224      	str	r4, [r4, #32]
 8004d96:	429c      	cmp	r4, r3
 8004d98:	d006      	beq.n	8004da8 <std+0x48>
 8004d9a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004d9e:	4294      	cmp	r4, r2
 8004da0:	d002      	beq.n	8004da8 <std+0x48>
 8004da2:	33d0      	adds	r3, #208	@ 0xd0
 8004da4:	429c      	cmp	r4, r3
 8004da6:	d105      	bne.n	8004db4 <std+0x54>
 8004da8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004dac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004db0:	f000 b97a 	b.w	80050a8 <__retarget_lock_init_recursive>
 8004db4:	bd10      	pop	{r4, pc}
 8004db6:	bf00      	nop
 8004db8:	08004f29 	.word	0x08004f29
 8004dbc:	08004f4b 	.word	0x08004f4b
 8004dc0:	08004f83 	.word	0x08004f83
 8004dc4:	08004fa7 	.word	0x08004fa7
 8004dc8:	200006a4 	.word	0x200006a4

08004dcc <stdio_exit_handler>:
 8004dcc:	4a02      	ldr	r2, [pc, #8]	@ (8004dd8 <stdio_exit_handler+0xc>)
 8004dce:	4903      	ldr	r1, [pc, #12]	@ (8004ddc <stdio_exit_handler+0x10>)
 8004dd0:	4803      	ldr	r0, [pc, #12]	@ (8004de0 <stdio_exit_handler+0x14>)
 8004dd2:	f000 b869 	b.w	8004ea8 <_fwalk_sglue>
 8004dd6:	bf00      	nop
 8004dd8:	20000014 	.word	0x20000014
 8004ddc:	0800794d 	.word	0x0800794d
 8004de0:	20000024 	.word	0x20000024

08004de4 <cleanup_stdio>:
 8004de4:	6841      	ldr	r1, [r0, #4]
 8004de6:	4b0c      	ldr	r3, [pc, #48]	@ (8004e18 <cleanup_stdio+0x34>)
 8004de8:	4299      	cmp	r1, r3
 8004dea:	b510      	push	{r4, lr}
 8004dec:	4604      	mov	r4, r0
 8004dee:	d001      	beq.n	8004df4 <cleanup_stdio+0x10>
 8004df0:	f002 fdac 	bl	800794c <_fflush_r>
 8004df4:	68a1      	ldr	r1, [r4, #8]
 8004df6:	4b09      	ldr	r3, [pc, #36]	@ (8004e1c <cleanup_stdio+0x38>)
 8004df8:	4299      	cmp	r1, r3
 8004dfa:	d002      	beq.n	8004e02 <cleanup_stdio+0x1e>
 8004dfc:	4620      	mov	r0, r4
 8004dfe:	f002 fda5 	bl	800794c <_fflush_r>
 8004e02:	68e1      	ldr	r1, [r4, #12]
 8004e04:	4b06      	ldr	r3, [pc, #24]	@ (8004e20 <cleanup_stdio+0x3c>)
 8004e06:	4299      	cmp	r1, r3
 8004e08:	d004      	beq.n	8004e14 <cleanup_stdio+0x30>
 8004e0a:	4620      	mov	r0, r4
 8004e0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e10:	f002 bd9c 	b.w	800794c <_fflush_r>
 8004e14:	bd10      	pop	{r4, pc}
 8004e16:	bf00      	nop
 8004e18:	200006a4 	.word	0x200006a4
 8004e1c:	2000070c 	.word	0x2000070c
 8004e20:	20000774 	.word	0x20000774

08004e24 <global_stdio_init.part.0>:
 8004e24:	b510      	push	{r4, lr}
 8004e26:	4b0b      	ldr	r3, [pc, #44]	@ (8004e54 <global_stdio_init.part.0+0x30>)
 8004e28:	4c0b      	ldr	r4, [pc, #44]	@ (8004e58 <global_stdio_init.part.0+0x34>)
 8004e2a:	4a0c      	ldr	r2, [pc, #48]	@ (8004e5c <global_stdio_init.part.0+0x38>)
 8004e2c:	601a      	str	r2, [r3, #0]
 8004e2e:	4620      	mov	r0, r4
 8004e30:	2200      	movs	r2, #0
 8004e32:	2104      	movs	r1, #4
 8004e34:	f7ff ff94 	bl	8004d60 <std>
 8004e38:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	2109      	movs	r1, #9
 8004e40:	f7ff ff8e 	bl	8004d60 <std>
 8004e44:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004e48:	2202      	movs	r2, #2
 8004e4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e4e:	2112      	movs	r1, #18
 8004e50:	f7ff bf86 	b.w	8004d60 <std>
 8004e54:	200007dc 	.word	0x200007dc
 8004e58:	200006a4 	.word	0x200006a4
 8004e5c:	08004dcd 	.word	0x08004dcd

08004e60 <__sfp_lock_acquire>:
 8004e60:	4801      	ldr	r0, [pc, #4]	@ (8004e68 <__sfp_lock_acquire+0x8>)
 8004e62:	f000 b922 	b.w	80050aa <__retarget_lock_acquire_recursive>
 8004e66:	bf00      	nop
 8004e68:	200007e5 	.word	0x200007e5

08004e6c <__sfp_lock_release>:
 8004e6c:	4801      	ldr	r0, [pc, #4]	@ (8004e74 <__sfp_lock_release+0x8>)
 8004e6e:	f000 b91d 	b.w	80050ac <__retarget_lock_release_recursive>
 8004e72:	bf00      	nop
 8004e74:	200007e5 	.word	0x200007e5

08004e78 <__sinit>:
 8004e78:	b510      	push	{r4, lr}
 8004e7a:	4604      	mov	r4, r0
 8004e7c:	f7ff fff0 	bl	8004e60 <__sfp_lock_acquire>
 8004e80:	6a23      	ldr	r3, [r4, #32]
 8004e82:	b11b      	cbz	r3, 8004e8c <__sinit+0x14>
 8004e84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e88:	f7ff bff0 	b.w	8004e6c <__sfp_lock_release>
 8004e8c:	4b04      	ldr	r3, [pc, #16]	@ (8004ea0 <__sinit+0x28>)
 8004e8e:	6223      	str	r3, [r4, #32]
 8004e90:	4b04      	ldr	r3, [pc, #16]	@ (8004ea4 <__sinit+0x2c>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d1f5      	bne.n	8004e84 <__sinit+0xc>
 8004e98:	f7ff ffc4 	bl	8004e24 <global_stdio_init.part.0>
 8004e9c:	e7f2      	b.n	8004e84 <__sinit+0xc>
 8004e9e:	bf00      	nop
 8004ea0:	08004de5 	.word	0x08004de5
 8004ea4:	200007dc 	.word	0x200007dc

08004ea8 <_fwalk_sglue>:
 8004ea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004eac:	4607      	mov	r7, r0
 8004eae:	4688      	mov	r8, r1
 8004eb0:	4614      	mov	r4, r2
 8004eb2:	2600      	movs	r6, #0
 8004eb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004eb8:	f1b9 0901 	subs.w	r9, r9, #1
 8004ebc:	d505      	bpl.n	8004eca <_fwalk_sglue+0x22>
 8004ebe:	6824      	ldr	r4, [r4, #0]
 8004ec0:	2c00      	cmp	r4, #0
 8004ec2:	d1f7      	bne.n	8004eb4 <_fwalk_sglue+0xc>
 8004ec4:	4630      	mov	r0, r6
 8004ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004eca:	89ab      	ldrh	r3, [r5, #12]
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d907      	bls.n	8004ee0 <_fwalk_sglue+0x38>
 8004ed0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	d003      	beq.n	8004ee0 <_fwalk_sglue+0x38>
 8004ed8:	4629      	mov	r1, r5
 8004eda:	4638      	mov	r0, r7
 8004edc:	47c0      	blx	r8
 8004ede:	4306      	orrs	r6, r0
 8004ee0:	3568      	adds	r5, #104	@ 0x68
 8004ee2:	e7e9      	b.n	8004eb8 <_fwalk_sglue+0x10>

08004ee4 <siprintf>:
 8004ee4:	b40e      	push	{r1, r2, r3}
 8004ee6:	b510      	push	{r4, lr}
 8004ee8:	b09d      	sub	sp, #116	@ 0x74
 8004eea:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004eec:	9002      	str	r0, [sp, #8]
 8004eee:	9006      	str	r0, [sp, #24]
 8004ef0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004ef4:	480a      	ldr	r0, [pc, #40]	@ (8004f20 <siprintf+0x3c>)
 8004ef6:	9107      	str	r1, [sp, #28]
 8004ef8:	9104      	str	r1, [sp, #16]
 8004efa:	490a      	ldr	r1, [pc, #40]	@ (8004f24 <siprintf+0x40>)
 8004efc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f00:	9105      	str	r1, [sp, #20]
 8004f02:	2400      	movs	r4, #0
 8004f04:	a902      	add	r1, sp, #8
 8004f06:	6800      	ldr	r0, [r0, #0]
 8004f08:	9301      	str	r3, [sp, #4]
 8004f0a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004f0c:	f002 fba2 	bl	8007654 <_svfiprintf_r>
 8004f10:	9b02      	ldr	r3, [sp, #8]
 8004f12:	701c      	strb	r4, [r3, #0]
 8004f14:	b01d      	add	sp, #116	@ 0x74
 8004f16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f1a:	b003      	add	sp, #12
 8004f1c:	4770      	bx	lr
 8004f1e:	bf00      	nop
 8004f20:	20000020 	.word	0x20000020
 8004f24:	ffff0208 	.word	0xffff0208

08004f28 <__sread>:
 8004f28:	b510      	push	{r4, lr}
 8004f2a:	460c      	mov	r4, r1
 8004f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f30:	f000 f86c 	bl	800500c <_read_r>
 8004f34:	2800      	cmp	r0, #0
 8004f36:	bfab      	itete	ge
 8004f38:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004f3a:	89a3      	ldrhlt	r3, [r4, #12]
 8004f3c:	181b      	addge	r3, r3, r0
 8004f3e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004f42:	bfac      	ite	ge
 8004f44:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004f46:	81a3      	strhlt	r3, [r4, #12]
 8004f48:	bd10      	pop	{r4, pc}

08004f4a <__swrite>:
 8004f4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f4e:	461f      	mov	r7, r3
 8004f50:	898b      	ldrh	r3, [r1, #12]
 8004f52:	05db      	lsls	r3, r3, #23
 8004f54:	4605      	mov	r5, r0
 8004f56:	460c      	mov	r4, r1
 8004f58:	4616      	mov	r6, r2
 8004f5a:	d505      	bpl.n	8004f68 <__swrite+0x1e>
 8004f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f60:	2302      	movs	r3, #2
 8004f62:	2200      	movs	r2, #0
 8004f64:	f000 f840 	bl	8004fe8 <_lseek_r>
 8004f68:	89a3      	ldrh	r3, [r4, #12]
 8004f6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f6e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f72:	81a3      	strh	r3, [r4, #12]
 8004f74:	4632      	mov	r2, r6
 8004f76:	463b      	mov	r3, r7
 8004f78:	4628      	mov	r0, r5
 8004f7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f7e:	f000 b857 	b.w	8005030 <_write_r>

08004f82 <__sseek>:
 8004f82:	b510      	push	{r4, lr}
 8004f84:	460c      	mov	r4, r1
 8004f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f8a:	f000 f82d 	bl	8004fe8 <_lseek_r>
 8004f8e:	1c43      	adds	r3, r0, #1
 8004f90:	89a3      	ldrh	r3, [r4, #12]
 8004f92:	bf15      	itete	ne
 8004f94:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004f96:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004f9a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004f9e:	81a3      	strheq	r3, [r4, #12]
 8004fa0:	bf18      	it	ne
 8004fa2:	81a3      	strhne	r3, [r4, #12]
 8004fa4:	bd10      	pop	{r4, pc}

08004fa6 <__sclose>:
 8004fa6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004faa:	f000 b80d 	b.w	8004fc8 <_close_r>

08004fae <memset>:
 8004fae:	4402      	add	r2, r0
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d100      	bne.n	8004fb8 <memset+0xa>
 8004fb6:	4770      	bx	lr
 8004fb8:	f803 1b01 	strb.w	r1, [r3], #1
 8004fbc:	e7f9      	b.n	8004fb2 <memset+0x4>
	...

08004fc0 <_localeconv_r>:
 8004fc0:	4800      	ldr	r0, [pc, #0]	@ (8004fc4 <_localeconv_r+0x4>)
 8004fc2:	4770      	bx	lr
 8004fc4:	20000160 	.word	0x20000160

08004fc8 <_close_r>:
 8004fc8:	b538      	push	{r3, r4, r5, lr}
 8004fca:	4d06      	ldr	r5, [pc, #24]	@ (8004fe4 <_close_r+0x1c>)
 8004fcc:	2300      	movs	r3, #0
 8004fce:	4604      	mov	r4, r0
 8004fd0:	4608      	mov	r0, r1
 8004fd2:	602b      	str	r3, [r5, #0]
 8004fd4:	f7fc fe29 	bl	8001c2a <_close>
 8004fd8:	1c43      	adds	r3, r0, #1
 8004fda:	d102      	bne.n	8004fe2 <_close_r+0x1a>
 8004fdc:	682b      	ldr	r3, [r5, #0]
 8004fde:	b103      	cbz	r3, 8004fe2 <_close_r+0x1a>
 8004fe0:	6023      	str	r3, [r4, #0]
 8004fe2:	bd38      	pop	{r3, r4, r5, pc}
 8004fe4:	200007e0 	.word	0x200007e0

08004fe8 <_lseek_r>:
 8004fe8:	b538      	push	{r3, r4, r5, lr}
 8004fea:	4d07      	ldr	r5, [pc, #28]	@ (8005008 <_lseek_r+0x20>)
 8004fec:	4604      	mov	r4, r0
 8004fee:	4608      	mov	r0, r1
 8004ff0:	4611      	mov	r1, r2
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	602a      	str	r2, [r5, #0]
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	f7fc fe3b 	bl	8001c72 <_lseek>
 8004ffc:	1c43      	adds	r3, r0, #1
 8004ffe:	d102      	bne.n	8005006 <_lseek_r+0x1e>
 8005000:	682b      	ldr	r3, [r5, #0]
 8005002:	b103      	cbz	r3, 8005006 <_lseek_r+0x1e>
 8005004:	6023      	str	r3, [r4, #0]
 8005006:	bd38      	pop	{r3, r4, r5, pc}
 8005008:	200007e0 	.word	0x200007e0

0800500c <_read_r>:
 800500c:	b538      	push	{r3, r4, r5, lr}
 800500e:	4d07      	ldr	r5, [pc, #28]	@ (800502c <_read_r+0x20>)
 8005010:	4604      	mov	r4, r0
 8005012:	4608      	mov	r0, r1
 8005014:	4611      	mov	r1, r2
 8005016:	2200      	movs	r2, #0
 8005018:	602a      	str	r2, [r5, #0]
 800501a:	461a      	mov	r2, r3
 800501c:	f7fc fdcc 	bl	8001bb8 <_read>
 8005020:	1c43      	adds	r3, r0, #1
 8005022:	d102      	bne.n	800502a <_read_r+0x1e>
 8005024:	682b      	ldr	r3, [r5, #0]
 8005026:	b103      	cbz	r3, 800502a <_read_r+0x1e>
 8005028:	6023      	str	r3, [r4, #0]
 800502a:	bd38      	pop	{r3, r4, r5, pc}
 800502c:	200007e0 	.word	0x200007e0

08005030 <_write_r>:
 8005030:	b538      	push	{r3, r4, r5, lr}
 8005032:	4d07      	ldr	r5, [pc, #28]	@ (8005050 <_write_r+0x20>)
 8005034:	4604      	mov	r4, r0
 8005036:	4608      	mov	r0, r1
 8005038:	4611      	mov	r1, r2
 800503a:	2200      	movs	r2, #0
 800503c:	602a      	str	r2, [r5, #0]
 800503e:	461a      	mov	r2, r3
 8005040:	f7fc fdd7 	bl	8001bf2 <_write>
 8005044:	1c43      	adds	r3, r0, #1
 8005046:	d102      	bne.n	800504e <_write_r+0x1e>
 8005048:	682b      	ldr	r3, [r5, #0]
 800504a:	b103      	cbz	r3, 800504e <_write_r+0x1e>
 800504c:	6023      	str	r3, [r4, #0]
 800504e:	bd38      	pop	{r3, r4, r5, pc}
 8005050:	200007e0 	.word	0x200007e0

08005054 <__errno>:
 8005054:	4b01      	ldr	r3, [pc, #4]	@ (800505c <__errno+0x8>)
 8005056:	6818      	ldr	r0, [r3, #0]
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop
 800505c:	20000020 	.word	0x20000020

08005060 <__libc_init_array>:
 8005060:	b570      	push	{r4, r5, r6, lr}
 8005062:	4d0d      	ldr	r5, [pc, #52]	@ (8005098 <__libc_init_array+0x38>)
 8005064:	4c0d      	ldr	r4, [pc, #52]	@ (800509c <__libc_init_array+0x3c>)
 8005066:	1b64      	subs	r4, r4, r5
 8005068:	10a4      	asrs	r4, r4, #2
 800506a:	2600      	movs	r6, #0
 800506c:	42a6      	cmp	r6, r4
 800506e:	d109      	bne.n	8005084 <__libc_init_array+0x24>
 8005070:	4d0b      	ldr	r5, [pc, #44]	@ (80050a0 <__libc_init_array+0x40>)
 8005072:	4c0c      	ldr	r4, [pc, #48]	@ (80050a4 <__libc_init_array+0x44>)
 8005074:	f003 fb56 	bl	8008724 <_init>
 8005078:	1b64      	subs	r4, r4, r5
 800507a:	10a4      	asrs	r4, r4, #2
 800507c:	2600      	movs	r6, #0
 800507e:	42a6      	cmp	r6, r4
 8005080:	d105      	bne.n	800508e <__libc_init_array+0x2e>
 8005082:	bd70      	pop	{r4, r5, r6, pc}
 8005084:	f855 3b04 	ldr.w	r3, [r5], #4
 8005088:	4798      	blx	r3
 800508a:	3601      	adds	r6, #1
 800508c:	e7ee      	b.n	800506c <__libc_init_array+0xc>
 800508e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005092:	4798      	blx	r3
 8005094:	3601      	adds	r6, #1
 8005096:	e7f2      	b.n	800507e <__libc_init_array+0x1e>
 8005098:	08009904 	.word	0x08009904
 800509c:	08009904 	.word	0x08009904
 80050a0:	08009904 	.word	0x08009904
 80050a4:	08009908 	.word	0x08009908

080050a8 <__retarget_lock_init_recursive>:
 80050a8:	4770      	bx	lr

080050aa <__retarget_lock_acquire_recursive>:
 80050aa:	4770      	bx	lr

080050ac <__retarget_lock_release_recursive>:
 80050ac:	4770      	bx	lr
	...

080050b0 <nanf>:
 80050b0:	4800      	ldr	r0, [pc, #0]	@ (80050b4 <nanf+0x4>)
 80050b2:	4770      	bx	lr
 80050b4:	7fc00000 	.word	0x7fc00000

080050b8 <quorem>:
 80050b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050bc:	6903      	ldr	r3, [r0, #16]
 80050be:	690c      	ldr	r4, [r1, #16]
 80050c0:	42a3      	cmp	r3, r4
 80050c2:	4607      	mov	r7, r0
 80050c4:	db7e      	blt.n	80051c4 <quorem+0x10c>
 80050c6:	3c01      	subs	r4, #1
 80050c8:	f101 0814 	add.w	r8, r1, #20
 80050cc:	00a3      	lsls	r3, r4, #2
 80050ce:	f100 0514 	add.w	r5, r0, #20
 80050d2:	9300      	str	r3, [sp, #0]
 80050d4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80050d8:	9301      	str	r3, [sp, #4]
 80050da:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80050de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80050e2:	3301      	adds	r3, #1
 80050e4:	429a      	cmp	r2, r3
 80050e6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80050ea:	fbb2 f6f3 	udiv	r6, r2, r3
 80050ee:	d32e      	bcc.n	800514e <quorem+0x96>
 80050f0:	f04f 0a00 	mov.w	sl, #0
 80050f4:	46c4      	mov	ip, r8
 80050f6:	46ae      	mov	lr, r5
 80050f8:	46d3      	mov	fp, sl
 80050fa:	f85c 3b04 	ldr.w	r3, [ip], #4
 80050fe:	b298      	uxth	r0, r3
 8005100:	fb06 a000 	mla	r0, r6, r0, sl
 8005104:	0c02      	lsrs	r2, r0, #16
 8005106:	0c1b      	lsrs	r3, r3, #16
 8005108:	fb06 2303 	mla	r3, r6, r3, r2
 800510c:	f8de 2000 	ldr.w	r2, [lr]
 8005110:	b280      	uxth	r0, r0
 8005112:	b292      	uxth	r2, r2
 8005114:	1a12      	subs	r2, r2, r0
 8005116:	445a      	add	r2, fp
 8005118:	f8de 0000 	ldr.w	r0, [lr]
 800511c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005120:	b29b      	uxth	r3, r3
 8005122:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005126:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800512a:	b292      	uxth	r2, r2
 800512c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005130:	45e1      	cmp	r9, ip
 8005132:	f84e 2b04 	str.w	r2, [lr], #4
 8005136:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800513a:	d2de      	bcs.n	80050fa <quorem+0x42>
 800513c:	9b00      	ldr	r3, [sp, #0]
 800513e:	58eb      	ldr	r3, [r5, r3]
 8005140:	b92b      	cbnz	r3, 800514e <quorem+0x96>
 8005142:	9b01      	ldr	r3, [sp, #4]
 8005144:	3b04      	subs	r3, #4
 8005146:	429d      	cmp	r5, r3
 8005148:	461a      	mov	r2, r3
 800514a:	d32f      	bcc.n	80051ac <quorem+0xf4>
 800514c:	613c      	str	r4, [r7, #16]
 800514e:	4638      	mov	r0, r7
 8005150:	f001 f9c6 	bl	80064e0 <__mcmp>
 8005154:	2800      	cmp	r0, #0
 8005156:	db25      	blt.n	80051a4 <quorem+0xec>
 8005158:	4629      	mov	r1, r5
 800515a:	2000      	movs	r0, #0
 800515c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005160:	f8d1 c000 	ldr.w	ip, [r1]
 8005164:	fa1f fe82 	uxth.w	lr, r2
 8005168:	fa1f f38c 	uxth.w	r3, ip
 800516c:	eba3 030e 	sub.w	r3, r3, lr
 8005170:	4403      	add	r3, r0
 8005172:	0c12      	lsrs	r2, r2, #16
 8005174:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005178:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800517c:	b29b      	uxth	r3, r3
 800517e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005182:	45c1      	cmp	r9, r8
 8005184:	f841 3b04 	str.w	r3, [r1], #4
 8005188:	ea4f 4022 	mov.w	r0, r2, asr #16
 800518c:	d2e6      	bcs.n	800515c <quorem+0xa4>
 800518e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005192:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005196:	b922      	cbnz	r2, 80051a2 <quorem+0xea>
 8005198:	3b04      	subs	r3, #4
 800519a:	429d      	cmp	r5, r3
 800519c:	461a      	mov	r2, r3
 800519e:	d30b      	bcc.n	80051b8 <quorem+0x100>
 80051a0:	613c      	str	r4, [r7, #16]
 80051a2:	3601      	adds	r6, #1
 80051a4:	4630      	mov	r0, r6
 80051a6:	b003      	add	sp, #12
 80051a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051ac:	6812      	ldr	r2, [r2, #0]
 80051ae:	3b04      	subs	r3, #4
 80051b0:	2a00      	cmp	r2, #0
 80051b2:	d1cb      	bne.n	800514c <quorem+0x94>
 80051b4:	3c01      	subs	r4, #1
 80051b6:	e7c6      	b.n	8005146 <quorem+0x8e>
 80051b8:	6812      	ldr	r2, [r2, #0]
 80051ba:	3b04      	subs	r3, #4
 80051bc:	2a00      	cmp	r2, #0
 80051be:	d1ef      	bne.n	80051a0 <quorem+0xe8>
 80051c0:	3c01      	subs	r4, #1
 80051c2:	e7ea      	b.n	800519a <quorem+0xe2>
 80051c4:	2000      	movs	r0, #0
 80051c6:	e7ee      	b.n	80051a6 <quorem+0xee>

080051c8 <_dtoa_r>:
 80051c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051cc:	69c7      	ldr	r7, [r0, #28]
 80051ce:	b097      	sub	sp, #92	@ 0x5c
 80051d0:	4614      	mov	r4, r2
 80051d2:	461d      	mov	r5, r3
 80051d4:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80051d8:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80051da:	4681      	mov	r9, r0
 80051dc:	b97f      	cbnz	r7, 80051fe <_dtoa_r+0x36>
 80051de:	2010      	movs	r0, #16
 80051e0:	f000 fe0c 	bl	8005dfc <malloc>
 80051e4:	4602      	mov	r2, r0
 80051e6:	f8c9 001c 	str.w	r0, [r9, #28]
 80051ea:	b920      	cbnz	r0, 80051f6 <_dtoa_r+0x2e>
 80051ec:	4baa      	ldr	r3, [pc, #680]	@ (8005498 <_dtoa_r+0x2d0>)
 80051ee:	21ef      	movs	r1, #239	@ 0xef
 80051f0:	48aa      	ldr	r0, [pc, #680]	@ (800549c <_dtoa_r+0x2d4>)
 80051f2:	f002 fc23 	bl	8007a3c <__assert_func>
 80051f6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80051fa:	6007      	str	r7, [r0, #0]
 80051fc:	60c7      	str	r7, [r0, #12]
 80051fe:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005202:	6819      	ldr	r1, [r3, #0]
 8005204:	b159      	cbz	r1, 800521e <_dtoa_r+0x56>
 8005206:	685a      	ldr	r2, [r3, #4]
 8005208:	604a      	str	r2, [r1, #4]
 800520a:	2301      	movs	r3, #1
 800520c:	4093      	lsls	r3, r2
 800520e:	608b      	str	r3, [r1, #8]
 8005210:	4648      	mov	r0, r9
 8005212:	f000 fee9 	bl	8005fe8 <_Bfree>
 8005216:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800521a:	2200      	movs	r2, #0
 800521c:	601a      	str	r2, [r3, #0]
 800521e:	1e2b      	subs	r3, r5, #0
 8005220:	bfb9      	ittee	lt
 8005222:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005226:	9307      	strlt	r3, [sp, #28]
 8005228:	2300      	movge	r3, #0
 800522a:	6033      	strge	r3, [r6, #0]
 800522c:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005230:	4b9b      	ldr	r3, [pc, #620]	@ (80054a0 <_dtoa_r+0x2d8>)
 8005232:	bfbc      	itt	lt
 8005234:	2201      	movlt	r2, #1
 8005236:	6032      	strlt	r2, [r6, #0]
 8005238:	ea33 0308 	bics.w	r3, r3, r8
 800523c:	d112      	bne.n	8005264 <_dtoa_r+0x9c>
 800523e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005240:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005244:	6013      	str	r3, [r2, #0]
 8005246:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800524a:	4323      	orrs	r3, r4
 800524c:	f000 855b 	beq.w	8005d06 <_dtoa_r+0xb3e>
 8005250:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005252:	f8df a250 	ldr.w	sl, [pc, #592]	@ 80054a4 <_dtoa_r+0x2dc>
 8005256:	2b00      	cmp	r3, #0
 8005258:	f000 855d 	beq.w	8005d16 <_dtoa_r+0xb4e>
 800525c:	f10a 0303 	add.w	r3, sl, #3
 8005260:	f000 bd57 	b.w	8005d12 <_dtoa_r+0xb4a>
 8005264:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005268:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800526c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005270:	2200      	movs	r2, #0
 8005272:	2300      	movs	r3, #0
 8005274:	f7fb fc48 	bl	8000b08 <__aeabi_dcmpeq>
 8005278:	4607      	mov	r7, r0
 800527a:	b158      	cbz	r0, 8005294 <_dtoa_r+0xcc>
 800527c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800527e:	2301      	movs	r3, #1
 8005280:	6013      	str	r3, [r2, #0]
 8005282:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005284:	b113      	cbz	r3, 800528c <_dtoa_r+0xc4>
 8005286:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005288:	4b87      	ldr	r3, [pc, #540]	@ (80054a8 <_dtoa_r+0x2e0>)
 800528a:	6013      	str	r3, [r2, #0]
 800528c:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 80054ac <_dtoa_r+0x2e4>
 8005290:	f000 bd41 	b.w	8005d16 <_dtoa_r+0xb4e>
 8005294:	ab14      	add	r3, sp, #80	@ 0x50
 8005296:	9301      	str	r3, [sp, #4]
 8005298:	ab15      	add	r3, sp, #84	@ 0x54
 800529a:	9300      	str	r3, [sp, #0]
 800529c:	4648      	mov	r0, r9
 800529e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80052a2:	f001 fa35 	bl	8006710 <__d2b>
 80052a6:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80052aa:	9003      	str	r0, [sp, #12]
 80052ac:	2e00      	cmp	r6, #0
 80052ae:	d077      	beq.n	80053a0 <_dtoa_r+0x1d8>
 80052b0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80052b2:	9712      	str	r7, [sp, #72]	@ 0x48
 80052b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80052bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80052c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80052c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80052c8:	4619      	mov	r1, r3
 80052ca:	2200      	movs	r2, #0
 80052cc:	4b78      	ldr	r3, [pc, #480]	@ (80054b0 <_dtoa_r+0x2e8>)
 80052ce:	f7fa fffb 	bl	80002c8 <__aeabi_dsub>
 80052d2:	a36b      	add	r3, pc, #428	@ (adr r3, 8005480 <_dtoa_r+0x2b8>)
 80052d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d8:	f7fb f9ae 	bl	8000638 <__aeabi_dmul>
 80052dc:	a36a      	add	r3, pc, #424	@ (adr r3, 8005488 <_dtoa_r+0x2c0>)
 80052de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e2:	f7fa fff3 	bl	80002cc <__adddf3>
 80052e6:	4604      	mov	r4, r0
 80052e8:	4630      	mov	r0, r6
 80052ea:	460d      	mov	r5, r1
 80052ec:	f7fb f93a 	bl	8000564 <__aeabi_i2d>
 80052f0:	a367      	add	r3, pc, #412	@ (adr r3, 8005490 <_dtoa_r+0x2c8>)
 80052f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f6:	f7fb f99f 	bl	8000638 <__aeabi_dmul>
 80052fa:	4602      	mov	r2, r0
 80052fc:	460b      	mov	r3, r1
 80052fe:	4620      	mov	r0, r4
 8005300:	4629      	mov	r1, r5
 8005302:	f7fa ffe3 	bl	80002cc <__adddf3>
 8005306:	4604      	mov	r4, r0
 8005308:	460d      	mov	r5, r1
 800530a:	f7fb fc45 	bl	8000b98 <__aeabi_d2iz>
 800530e:	2200      	movs	r2, #0
 8005310:	4607      	mov	r7, r0
 8005312:	2300      	movs	r3, #0
 8005314:	4620      	mov	r0, r4
 8005316:	4629      	mov	r1, r5
 8005318:	f7fb fc00 	bl	8000b1c <__aeabi_dcmplt>
 800531c:	b140      	cbz	r0, 8005330 <_dtoa_r+0x168>
 800531e:	4638      	mov	r0, r7
 8005320:	f7fb f920 	bl	8000564 <__aeabi_i2d>
 8005324:	4622      	mov	r2, r4
 8005326:	462b      	mov	r3, r5
 8005328:	f7fb fbee 	bl	8000b08 <__aeabi_dcmpeq>
 800532c:	b900      	cbnz	r0, 8005330 <_dtoa_r+0x168>
 800532e:	3f01      	subs	r7, #1
 8005330:	2f16      	cmp	r7, #22
 8005332:	d853      	bhi.n	80053dc <_dtoa_r+0x214>
 8005334:	4b5f      	ldr	r3, [pc, #380]	@ (80054b4 <_dtoa_r+0x2ec>)
 8005336:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800533a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800533e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005342:	f7fb fbeb 	bl	8000b1c <__aeabi_dcmplt>
 8005346:	2800      	cmp	r0, #0
 8005348:	d04a      	beq.n	80053e0 <_dtoa_r+0x218>
 800534a:	3f01      	subs	r7, #1
 800534c:	2300      	movs	r3, #0
 800534e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005350:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005352:	1b9b      	subs	r3, r3, r6
 8005354:	1e5a      	subs	r2, r3, #1
 8005356:	bf45      	ittet	mi
 8005358:	f1c3 0301 	rsbmi	r3, r3, #1
 800535c:	9304      	strmi	r3, [sp, #16]
 800535e:	2300      	movpl	r3, #0
 8005360:	2300      	movmi	r3, #0
 8005362:	9209      	str	r2, [sp, #36]	@ 0x24
 8005364:	bf54      	ite	pl
 8005366:	9304      	strpl	r3, [sp, #16]
 8005368:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800536a:	2f00      	cmp	r7, #0
 800536c:	db3a      	blt.n	80053e4 <_dtoa_r+0x21c>
 800536e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005370:	970e      	str	r7, [sp, #56]	@ 0x38
 8005372:	443b      	add	r3, r7
 8005374:	9309      	str	r3, [sp, #36]	@ 0x24
 8005376:	2300      	movs	r3, #0
 8005378:	930a      	str	r3, [sp, #40]	@ 0x28
 800537a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800537c:	2b09      	cmp	r3, #9
 800537e:	d864      	bhi.n	800544a <_dtoa_r+0x282>
 8005380:	2b05      	cmp	r3, #5
 8005382:	bfc4      	itt	gt
 8005384:	3b04      	subgt	r3, #4
 8005386:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005388:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800538a:	f1a3 0302 	sub.w	r3, r3, #2
 800538e:	bfcc      	ite	gt
 8005390:	2400      	movgt	r4, #0
 8005392:	2401      	movle	r4, #1
 8005394:	2b03      	cmp	r3, #3
 8005396:	d864      	bhi.n	8005462 <_dtoa_r+0x29a>
 8005398:	e8df f003 	tbb	[pc, r3]
 800539c:	2c385553 	.word	0x2c385553
 80053a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80053a4:	441e      	add	r6, r3
 80053a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80053aa:	2b20      	cmp	r3, #32
 80053ac:	bfc1      	itttt	gt
 80053ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80053b2:	fa08 f803 	lslgt.w	r8, r8, r3
 80053b6:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80053ba:	fa24 f303 	lsrgt.w	r3, r4, r3
 80053be:	bfd6      	itet	le
 80053c0:	f1c3 0320 	rsble	r3, r3, #32
 80053c4:	ea48 0003 	orrgt.w	r0, r8, r3
 80053c8:	fa04 f003 	lslle.w	r0, r4, r3
 80053cc:	f7fb f8ba 	bl	8000544 <__aeabi_ui2d>
 80053d0:	2201      	movs	r2, #1
 80053d2:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80053d6:	3e01      	subs	r6, #1
 80053d8:	9212      	str	r2, [sp, #72]	@ 0x48
 80053da:	e775      	b.n	80052c8 <_dtoa_r+0x100>
 80053dc:	2301      	movs	r3, #1
 80053de:	e7b6      	b.n	800534e <_dtoa_r+0x186>
 80053e0:	900f      	str	r0, [sp, #60]	@ 0x3c
 80053e2:	e7b5      	b.n	8005350 <_dtoa_r+0x188>
 80053e4:	9b04      	ldr	r3, [sp, #16]
 80053e6:	1bdb      	subs	r3, r3, r7
 80053e8:	9304      	str	r3, [sp, #16]
 80053ea:	427b      	negs	r3, r7
 80053ec:	930a      	str	r3, [sp, #40]	@ 0x28
 80053ee:	2300      	movs	r3, #0
 80053f0:	930e      	str	r3, [sp, #56]	@ 0x38
 80053f2:	e7c2      	b.n	800537a <_dtoa_r+0x1b2>
 80053f4:	2301      	movs	r3, #1
 80053f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80053f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80053fa:	eb07 0b03 	add.w	fp, r7, r3
 80053fe:	f10b 0301 	add.w	r3, fp, #1
 8005402:	2b01      	cmp	r3, #1
 8005404:	9308      	str	r3, [sp, #32]
 8005406:	bfb8      	it	lt
 8005408:	2301      	movlt	r3, #1
 800540a:	e006      	b.n	800541a <_dtoa_r+0x252>
 800540c:	2301      	movs	r3, #1
 800540e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005410:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005412:	2b00      	cmp	r3, #0
 8005414:	dd28      	ble.n	8005468 <_dtoa_r+0x2a0>
 8005416:	469b      	mov	fp, r3
 8005418:	9308      	str	r3, [sp, #32]
 800541a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800541e:	2100      	movs	r1, #0
 8005420:	2204      	movs	r2, #4
 8005422:	f102 0514 	add.w	r5, r2, #20
 8005426:	429d      	cmp	r5, r3
 8005428:	d926      	bls.n	8005478 <_dtoa_r+0x2b0>
 800542a:	6041      	str	r1, [r0, #4]
 800542c:	4648      	mov	r0, r9
 800542e:	f000 fd9b 	bl	8005f68 <_Balloc>
 8005432:	4682      	mov	sl, r0
 8005434:	2800      	cmp	r0, #0
 8005436:	d141      	bne.n	80054bc <_dtoa_r+0x2f4>
 8005438:	4b1f      	ldr	r3, [pc, #124]	@ (80054b8 <_dtoa_r+0x2f0>)
 800543a:	4602      	mov	r2, r0
 800543c:	f240 11af 	movw	r1, #431	@ 0x1af
 8005440:	e6d6      	b.n	80051f0 <_dtoa_r+0x28>
 8005442:	2300      	movs	r3, #0
 8005444:	e7e3      	b.n	800540e <_dtoa_r+0x246>
 8005446:	2300      	movs	r3, #0
 8005448:	e7d5      	b.n	80053f6 <_dtoa_r+0x22e>
 800544a:	2401      	movs	r4, #1
 800544c:	2300      	movs	r3, #0
 800544e:	9320      	str	r3, [sp, #128]	@ 0x80
 8005450:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005452:	f04f 3bff 	mov.w	fp, #4294967295
 8005456:	2200      	movs	r2, #0
 8005458:	f8cd b020 	str.w	fp, [sp, #32]
 800545c:	2312      	movs	r3, #18
 800545e:	9221      	str	r2, [sp, #132]	@ 0x84
 8005460:	e7db      	b.n	800541a <_dtoa_r+0x252>
 8005462:	2301      	movs	r3, #1
 8005464:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005466:	e7f4      	b.n	8005452 <_dtoa_r+0x28a>
 8005468:	f04f 0b01 	mov.w	fp, #1
 800546c:	f8cd b020 	str.w	fp, [sp, #32]
 8005470:	465b      	mov	r3, fp
 8005472:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005476:	e7d0      	b.n	800541a <_dtoa_r+0x252>
 8005478:	3101      	adds	r1, #1
 800547a:	0052      	lsls	r2, r2, #1
 800547c:	e7d1      	b.n	8005422 <_dtoa_r+0x25a>
 800547e:	bf00      	nop
 8005480:	636f4361 	.word	0x636f4361
 8005484:	3fd287a7 	.word	0x3fd287a7
 8005488:	8b60c8b3 	.word	0x8b60c8b3
 800548c:	3fc68a28 	.word	0x3fc68a28
 8005490:	509f79fb 	.word	0x509f79fb
 8005494:	3fd34413 	.word	0x3fd34413
 8005498:	08009516 	.word	0x08009516
 800549c:	0800952d 	.word	0x0800952d
 80054a0:	7ff00000 	.word	0x7ff00000
 80054a4:	08009512 	.word	0x08009512
 80054a8:	080094e1 	.word	0x080094e1
 80054ac:	080094e0 	.word	0x080094e0
 80054b0:	3ff80000 	.word	0x3ff80000
 80054b4:	080096e0 	.word	0x080096e0
 80054b8:	08009585 	.word	0x08009585
 80054bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80054c0:	6018      	str	r0, [r3, #0]
 80054c2:	9b08      	ldr	r3, [sp, #32]
 80054c4:	2b0e      	cmp	r3, #14
 80054c6:	f200 80a1 	bhi.w	800560c <_dtoa_r+0x444>
 80054ca:	2c00      	cmp	r4, #0
 80054cc:	f000 809e 	beq.w	800560c <_dtoa_r+0x444>
 80054d0:	2f00      	cmp	r7, #0
 80054d2:	dd33      	ble.n	800553c <_dtoa_r+0x374>
 80054d4:	4b9c      	ldr	r3, [pc, #624]	@ (8005748 <_dtoa_r+0x580>)
 80054d6:	f007 020f 	and.w	r2, r7, #15
 80054da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80054de:	e9d3 3400 	ldrd	r3, r4, [r3]
 80054e2:	05f8      	lsls	r0, r7, #23
 80054e4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80054e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80054ec:	d516      	bpl.n	800551c <_dtoa_r+0x354>
 80054ee:	4b97      	ldr	r3, [pc, #604]	@ (800574c <_dtoa_r+0x584>)
 80054f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80054f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80054f8:	f7fb f9c8 	bl	800088c <__aeabi_ddiv>
 80054fc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005500:	f004 040f 	and.w	r4, r4, #15
 8005504:	2603      	movs	r6, #3
 8005506:	4d91      	ldr	r5, [pc, #580]	@ (800574c <_dtoa_r+0x584>)
 8005508:	b954      	cbnz	r4, 8005520 <_dtoa_r+0x358>
 800550a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800550e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005512:	f7fb f9bb 	bl	800088c <__aeabi_ddiv>
 8005516:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800551a:	e028      	b.n	800556e <_dtoa_r+0x3a6>
 800551c:	2602      	movs	r6, #2
 800551e:	e7f2      	b.n	8005506 <_dtoa_r+0x33e>
 8005520:	07e1      	lsls	r1, r4, #31
 8005522:	d508      	bpl.n	8005536 <_dtoa_r+0x36e>
 8005524:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005528:	e9d5 2300 	ldrd	r2, r3, [r5]
 800552c:	f7fb f884 	bl	8000638 <__aeabi_dmul>
 8005530:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005534:	3601      	adds	r6, #1
 8005536:	1064      	asrs	r4, r4, #1
 8005538:	3508      	adds	r5, #8
 800553a:	e7e5      	b.n	8005508 <_dtoa_r+0x340>
 800553c:	f000 80af 	beq.w	800569e <_dtoa_r+0x4d6>
 8005540:	427c      	negs	r4, r7
 8005542:	4b81      	ldr	r3, [pc, #516]	@ (8005748 <_dtoa_r+0x580>)
 8005544:	4d81      	ldr	r5, [pc, #516]	@ (800574c <_dtoa_r+0x584>)
 8005546:	f004 020f 	and.w	r2, r4, #15
 800554a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800554e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005552:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005556:	f7fb f86f 	bl	8000638 <__aeabi_dmul>
 800555a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800555e:	1124      	asrs	r4, r4, #4
 8005560:	2300      	movs	r3, #0
 8005562:	2602      	movs	r6, #2
 8005564:	2c00      	cmp	r4, #0
 8005566:	f040 808f 	bne.w	8005688 <_dtoa_r+0x4c0>
 800556a:	2b00      	cmp	r3, #0
 800556c:	d1d3      	bne.n	8005516 <_dtoa_r+0x34e>
 800556e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005570:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005574:	2b00      	cmp	r3, #0
 8005576:	f000 8094 	beq.w	80056a2 <_dtoa_r+0x4da>
 800557a:	4b75      	ldr	r3, [pc, #468]	@ (8005750 <_dtoa_r+0x588>)
 800557c:	2200      	movs	r2, #0
 800557e:	4620      	mov	r0, r4
 8005580:	4629      	mov	r1, r5
 8005582:	f7fb facb 	bl	8000b1c <__aeabi_dcmplt>
 8005586:	2800      	cmp	r0, #0
 8005588:	f000 808b 	beq.w	80056a2 <_dtoa_r+0x4da>
 800558c:	9b08      	ldr	r3, [sp, #32]
 800558e:	2b00      	cmp	r3, #0
 8005590:	f000 8087 	beq.w	80056a2 <_dtoa_r+0x4da>
 8005594:	f1bb 0f00 	cmp.w	fp, #0
 8005598:	dd34      	ble.n	8005604 <_dtoa_r+0x43c>
 800559a:	4620      	mov	r0, r4
 800559c:	4b6d      	ldr	r3, [pc, #436]	@ (8005754 <_dtoa_r+0x58c>)
 800559e:	2200      	movs	r2, #0
 80055a0:	4629      	mov	r1, r5
 80055a2:	f7fb f849 	bl	8000638 <__aeabi_dmul>
 80055a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80055aa:	f107 38ff 	add.w	r8, r7, #4294967295
 80055ae:	3601      	adds	r6, #1
 80055b0:	465c      	mov	r4, fp
 80055b2:	4630      	mov	r0, r6
 80055b4:	f7fa ffd6 	bl	8000564 <__aeabi_i2d>
 80055b8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80055bc:	f7fb f83c 	bl	8000638 <__aeabi_dmul>
 80055c0:	4b65      	ldr	r3, [pc, #404]	@ (8005758 <_dtoa_r+0x590>)
 80055c2:	2200      	movs	r2, #0
 80055c4:	f7fa fe82 	bl	80002cc <__adddf3>
 80055c8:	4605      	mov	r5, r0
 80055ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80055ce:	2c00      	cmp	r4, #0
 80055d0:	d16a      	bne.n	80056a8 <_dtoa_r+0x4e0>
 80055d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055d6:	4b61      	ldr	r3, [pc, #388]	@ (800575c <_dtoa_r+0x594>)
 80055d8:	2200      	movs	r2, #0
 80055da:	f7fa fe75 	bl	80002c8 <__aeabi_dsub>
 80055de:	4602      	mov	r2, r0
 80055e0:	460b      	mov	r3, r1
 80055e2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80055e6:	462a      	mov	r2, r5
 80055e8:	4633      	mov	r3, r6
 80055ea:	f7fb fab5 	bl	8000b58 <__aeabi_dcmpgt>
 80055ee:	2800      	cmp	r0, #0
 80055f0:	f040 8298 	bne.w	8005b24 <_dtoa_r+0x95c>
 80055f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055f8:	462a      	mov	r2, r5
 80055fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80055fe:	f7fb fa8d 	bl	8000b1c <__aeabi_dcmplt>
 8005602:	bb38      	cbnz	r0, 8005654 <_dtoa_r+0x48c>
 8005604:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005608:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800560c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800560e:	2b00      	cmp	r3, #0
 8005610:	f2c0 8157 	blt.w	80058c2 <_dtoa_r+0x6fa>
 8005614:	2f0e      	cmp	r7, #14
 8005616:	f300 8154 	bgt.w	80058c2 <_dtoa_r+0x6fa>
 800561a:	4b4b      	ldr	r3, [pc, #300]	@ (8005748 <_dtoa_r+0x580>)
 800561c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005620:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005624:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005628:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800562a:	2b00      	cmp	r3, #0
 800562c:	f280 80e5 	bge.w	80057fa <_dtoa_r+0x632>
 8005630:	9b08      	ldr	r3, [sp, #32]
 8005632:	2b00      	cmp	r3, #0
 8005634:	f300 80e1 	bgt.w	80057fa <_dtoa_r+0x632>
 8005638:	d10c      	bne.n	8005654 <_dtoa_r+0x48c>
 800563a:	4b48      	ldr	r3, [pc, #288]	@ (800575c <_dtoa_r+0x594>)
 800563c:	2200      	movs	r2, #0
 800563e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005642:	f7fa fff9 	bl	8000638 <__aeabi_dmul>
 8005646:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800564a:	f7fb fa7b 	bl	8000b44 <__aeabi_dcmpge>
 800564e:	2800      	cmp	r0, #0
 8005650:	f000 8266 	beq.w	8005b20 <_dtoa_r+0x958>
 8005654:	2400      	movs	r4, #0
 8005656:	4625      	mov	r5, r4
 8005658:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800565a:	4656      	mov	r6, sl
 800565c:	ea6f 0803 	mvn.w	r8, r3
 8005660:	2700      	movs	r7, #0
 8005662:	4621      	mov	r1, r4
 8005664:	4648      	mov	r0, r9
 8005666:	f000 fcbf 	bl	8005fe8 <_Bfree>
 800566a:	2d00      	cmp	r5, #0
 800566c:	f000 80bd 	beq.w	80057ea <_dtoa_r+0x622>
 8005670:	b12f      	cbz	r7, 800567e <_dtoa_r+0x4b6>
 8005672:	42af      	cmp	r7, r5
 8005674:	d003      	beq.n	800567e <_dtoa_r+0x4b6>
 8005676:	4639      	mov	r1, r7
 8005678:	4648      	mov	r0, r9
 800567a:	f000 fcb5 	bl	8005fe8 <_Bfree>
 800567e:	4629      	mov	r1, r5
 8005680:	4648      	mov	r0, r9
 8005682:	f000 fcb1 	bl	8005fe8 <_Bfree>
 8005686:	e0b0      	b.n	80057ea <_dtoa_r+0x622>
 8005688:	07e2      	lsls	r2, r4, #31
 800568a:	d505      	bpl.n	8005698 <_dtoa_r+0x4d0>
 800568c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005690:	f7fa ffd2 	bl	8000638 <__aeabi_dmul>
 8005694:	3601      	adds	r6, #1
 8005696:	2301      	movs	r3, #1
 8005698:	1064      	asrs	r4, r4, #1
 800569a:	3508      	adds	r5, #8
 800569c:	e762      	b.n	8005564 <_dtoa_r+0x39c>
 800569e:	2602      	movs	r6, #2
 80056a0:	e765      	b.n	800556e <_dtoa_r+0x3a6>
 80056a2:	9c08      	ldr	r4, [sp, #32]
 80056a4:	46b8      	mov	r8, r7
 80056a6:	e784      	b.n	80055b2 <_dtoa_r+0x3ea>
 80056a8:	4b27      	ldr	r3, [pc, #156]	@ (8005748 <_dtoa_r+0x580>)
 80056aa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80056ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80056b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80056b4:	4454      	add	r4, sl
 80056b6:	2900      	cmp	r1, #0
 80056b8:	d054      	beq.n	8005764 <_dtoa_r+0x59c>
 80056ba:	4929      	ldr	r1, [pc, #164]	@ (8005760 <_dtoa_r+0x598>)
 80056bc:	2000      	movs	r0, #0
 80056be:	f7fb f8e5 	bl	800088c <__aeabi_ddiv>
 80056c2:	4633      	mov	r3, r6
 80056c4:	462a      	mov	r2, r5
 80056c6:	f7fa fdff 	bl	80002c8 <__aeabi_dsub>
 80056ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80056ce:	4656      	mov	r6, sl
 80056d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056d4:	f7fb fa60 	bl	8000b98 <__aeabi_d2iz>
 80056d8:	4605      	mov	r5, r0
 80056da:	f7fa ff43 	bl	8000564 <__aeabi_i2d>
 80056de:	4602      	mov	r2, r0
 80056e0:	460b      	mov	r3, r1
 80056e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056e6:	f7fa fdef 	bl	80002c8 <__aeabi_dsub>
 80056ea:	3530      	adds	r5, #48	@ 0x30
 80056ec:	4602      	mov	r2, r0
 80056ee:	460b      	mov	r3, r1
 80056f0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80056f4:	f806 5b01 	strb.w	r5, [r6], #1
 80056f8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80056fc:	f7fb fa0e 	bl	8000b1c <__aeabi_dcmplt>
 8005700:	2800      	cmp	r0, #0
 8005702:	d172      	bne.n	80057ea <_dtoa_r+0x622>
 8005704:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005708:	4911      	ldr	r1, [pc, #68]	@ (8005750 <_dtoa_r+0x588>)
 800570a:	2000      	movs	r0, #0
 800570c:	f7fa fddc 	bl	80002c8 <__aeabi_dsub>
 8005710:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005714:	f7fb fa02 	bl	8000b1c <__aeabi_dcmplt>
 8005718:	2800      	cmp	r0, #0
 800571a:	f040 80b4 	bne.w	8005886 <_dtoa_r+0x6be>
 800571e:	42a6      	cmp	r6, r4
 8005720:	f43f af70 	beq.w	8005604 <_dtoa_r+0x43c>
 8005724:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005728:	4b0a      	ldr	r3, [pc, #40]	@ (8005754 <_dtoa_r+0x58c>)
 800572a:	2200      	movs	r2, #0
 800572c:	f7fa ff84 	bl	8000638 <__aeabi_dmul>
 8005730:	4b08      	ldr	r3, [pc, #32]	@ (8005754 <_dtoa_r+0x58c>)
 8005732:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005736:	2200      	movs	r2, #0
 8005738:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800573c:	f7fa ff7c 	bl	8000638 <__aeabi_dmul>
 8005740:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005744:	e7c4      	b.n	80056d0 <_dtoa_r+0x508>
 8005746:	bf00      	nop
 8005748:	080096e0 	.word	0x080096e0
 800574c:	080096b8 	.word	0x080096b8
 8005750:	3ff00000 	.word	0x3ff00000
 8005754:	40240000 	.word	0x40240000
 8005758:	401c0000 	.word	0x401c0000
 800575c:	40140000 	.word	0x40140000
 8005760:	3fe00000 	.word	0x3fe00000
 8005764:	4631      	mov	r1, r6
 8005766:	4628      	mov	r0, r5
 8005768:	f7fa ff66 	bl	8000638 <__aeabi_dmul>
 800576c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005770:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005772:	4656      	mov	r6, sl
 8005774:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005778:	f7fb fa0e 	bl	8000b98 <__aeabi_d2iz>
 800577c:	4605      	mov	r5, r0
 800577e:	f7fa fef1 	bl	8000564 <__aeabi_i2d>
 8005782:	4602      	mov	r2, r0
 8005784:	460b      	mov	r3, r1
 8005786:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800578a:	f7fa fd9d 	bl	80002c8 <__aeabi_dsub>
 800578e:	3530      	adds	r5, #48	@ 0x30
 8005790:	f806 5b01 	strb.w	r5, [r6], #1
 8005794:	4602      	mov	r2, r0
 8005796:	460b      	mov	r3, r1
 8005798:	42a6      	cmp	r6, r4
 800579a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800579e:	f04f 0200 	mov.w	r2, #0
 80057a2:	d124      	bne.n	80057ee <_dtoa_r+0x626>
 80057a4:	4baf      	ldr	r3, [pc, #700]	@ (8005a64 <_dtoa_r+0x89c>)
 80057a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80057aa:	f7fa fd8f 	bl	80002cc <__adddf3>
 80057ae:	4602      	mov	r2, r0
 80057b0:	460b      	mov	r3, r1
 80057b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057b6:	f7fb f9cf 	bl	8000b58 <__aeabi_dcmpgt>
 80057ba:	2800      	cmp	r0, #0
 80057bc:	d163      	bne.n	8005886 <_dtoa_r+0x6be>
 80057be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80057c2:	49a8      	ldr	r1, [pc, #672]	@ (8005a64 <_dtoa_r+0x89c>)
 80057c4:	2000      	movs	r0, #0
 80057c6:	f7fa fd7f 	bl	80002c8 <__aeabi_dsub>
 80057ca:	4602      	mov	r2, r0
 80057cc:	460b      	mov	r3, r1
 80057ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057d2:	f7fb f9a3 	bl	8000b1c <__aeabi_dcmplt>
 80057d6:	2800      	cmp	r0, #0
 80057d8:	f43f af14 	beq.w	8005604 <_dtoa_r+0x43c>
 80057dc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80057de:	1e73      	subs	r3, r6, #1
 80057e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80057e2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80057e6:	2b30      	cmp	r3, #48	@ 0x30
 80057e8:	d0f8      	beq.n	80057dc <_dtoa_r+0x614>
 80057ea:	4647      	mov	r7, r8
 80057ec:	e03b      	b.n	8005866 <_dtoa_r+0x69e>
 80057ee:	4b9e      	ldr	r3, [pc, #632]	@ (8005a68 <_dtoa_r+0x8a0>)
 80057f0:	f7fa ff22 	bl	8000638 <__aeabi_dmul>
 80057f4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80057f8:	e7bc      	b.n	8005774 <_dtoa_r+0x5ac>
 80057fa:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80057fe:	4656      	mov	r6, sl
 8005800:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005804:	4620      	mov	r0, r4
 8005806:	4629      	mov	r1, r5
 8005808:	f7fb f840 	bl	800088c <__aeabi_ddiv>
 800580c:	f7fb f9c4 	bl	8000b98 <__aeabi_d2iz>
 8005810:	4680      	mov	r8, r0
 8005812:	f7fa fea7 	bl	8000564 <__aeabi_i2d>
 8005816:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800581a:	f7fa ff0d 	bl	8000638 <__aeabi_dmul>
 800581e:	4602      	mov	r2, r0
 8005820:	460b      	mov	r3, r1
 8005822:	4620      	mov	r0, r4
 8005824:	4629      	mov	r1, r5
 8005826:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800582a:	f7fa fd4d 	bl	80002c8 <__aeabi_dsub>
 800582e:	f806 4b01 	strb.w	r4, [r6], #1
 8005832:	9d08      	ldr	r5, [sp, #32]
 8005834:	eba6 040a 	sub.w	r4, r6, sl
 8005838:	42a5      	cmp	r5, r4
 800583a:	4602      	mov	r2, r0
 800583c:	460b      	mov	r3, r1
 800583e:	d133      	bne.n	80058a8 <_dtoa_r+0x6e0>
 8005840:	f7fa fd44 	bl	80002cc <__adddf3>
 8005844:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005848:	4604      	mov	r4, r0
 800584a:	460d      	mov	r5, r1
 800584c:	f7fb f984 	bl	8000b58 <__aeabi_dcmpgt>
 8005850:	b9c0      	cbnz	r0, 8005884 <_dtoa_r+0x6bc>
 8005852:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005856:	4620      	mov	r0, r4
 8005858:	4629      	mov	r1, r5
 800585a:	f7fb f955 	bl	8000b08 <__aeabi_dcmpeq>
 800585e:	b110      	cbz	r0, 8005866 <_dtoa_r+0x69e>
 8005860:	f018 0f01 	tst.w	r8, #1
 8005864:	d10e      	bne.n	8005884 <_dtoa_r+0x6bc>
 8005866:	9903      	ldr	r1, [sp, #12]
 8005868:	4648      	mov	r0, r9
 800586a:	f000 fbbd 	bl	8005fe8 <_Bfree>
 800586e:	2300      	movs	r3, #0
 8005870:	7033      	strb	r3, [r6, #0]
 8005872:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005874:	3701      	adds	r7, #1
 8005876:	601f      	str	r7, [r3, #0]
 8005878:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800587a:	2b00      	cmp	r3, #0
 800587c:	f000 824b 	beq.w	8005d16 <_dtoa_r+0xb4e>
 8005880:	601e      	str	r6, [r3, #0]
 8005882:	e248      	b.n	8005d16 <_dtoa_r+0xb4e>
 8005884:	46b8      	mov	r8, r7
 8005886:	4633      	mov	r3, r6
 8005888:	461e      	mov	r6, r3
 800588a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800588e:	2a39      	cmp	r2, #57	@ 0x39
 8005890:	d106      	bne.n	80058a0 <_dtoa_r+0x6d8>
 8005892:	459a      	cmp	sl, r3
 8005894:	d1f8      	bne.n	8005888 <_dtoa_r+0x6c0>
 8005896:	2230      	movs	r2, #48	@ 0x30
 8005898:	f108 0801 	add.w	r8, r8, #1
 800589c:	f88a 2000 	strb.w	r2, [sl]
 80058a0:	781a      	ldrb	r2, [r3, #0]
 80058a2:	3201      	adds	r2, #1
 80058a4:	701a      	strb	r2, [r3, #0]
 80058a6:	e7a0      	b.n	80057ea <_dtoa_r+0x622>
 80058a8:	4b6f      	ldr	r3, [pc, #444]	@ (8005a68 <_dtoa_r+0x8a0>)
 80058aa:	2200      	movs	r2, #0
 80058ac:	f7fa fec4 	bl	8000638 <__aeabi_dmul>
 80058b0:	2200      	movs	r2, #0
 80058b2:	2300      	movs	r3, #0
 80058b4:	4604      	mov	r4, r0
 80058b6:	460d      	mov	r5, r1
 80058b8:	f7fb f926 	bl	8000b08 <__aeabi_dcmpeq>
 80058bc:	2800      	cmp	r0, #0
 80058be:	d09f      	beq.n	8005800 <_dtoa_r+0x638>
 80058c0:	e7d1      	b.n	8005866 <_dtoa_r+0x69e>
 80058c2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80058c4:	2a00      	cmp	r2, #0
 80058c6:	f000 80ea 	beq.w	8005a9e <_dtoa_r+0x8d6>
 80058ca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80058cc:	2a01      	cmp	r2, #1
 80058ce:	f300 80cd 	bgt.w	8005a6c <_dtoa_r+0x8a4>
 80058d2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80058d4:	2a00      	cmp	r2, #0
 80058d6:	f000 80c1 	beq.w	8005a5c <_dtoa_r+0x894>
 80058da:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80058de:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80058e0:	9e04      	ldr	r6, [sp, #16]
 80058e2:	9a04      	ldr	r2, [sp, #16]
 80058e4:	441a      	add	r2, r3
 80058e6:	9204      	str	r2, [sp, #16]
 80058e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058ea:	2101      	movs	r1, #1
 80058ec:	441a      	add	r2, r3
 80058ee:	4648      	mov	r0, r9
 80058f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80058f2:	f000 fc77 	bl	80061e4 <__i2b>
 80058f6:	4605      	mov	r5, r0
 80058f8:	b166      	cbz	r6, 8005914 <_dtoa_r+0x74c>
 80058fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	dd09      	ble.n	8005914 <_dtoa_r+0x74c>
 8005900:	42b3      	cmp	r3, r6
 8005902:	9a04      	ldr	r2, [sp, #16]
 8005904:	bfa8      	it	ge
 8005906:	4633      	movge	r3, r6
 8005908:	1ad2      	subs	r2, r2, r3
 800590a:	9204      	str	r2, [sp, #16]
 800590c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800590e:	1af6      	subs	r6, r6, r3
 8005910:	1ad3      	subs	r3, r2, r3
 8005912:	9309      	str	r3, [sp, #36]	@ 0x24
 8005914:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005916:	b30b      	cbz	r3, 800595c <_dtoa_r+0x794>
 8005918:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800591a:	2b00      	cmp	r3, #0
 800591c:	f000 80c6 	beq.w	8005aac <_dtoa_r+0x8e4>
 8005920:	2c00      	cmp	r4, #0
 8005922:	f000 80c0 	beq.w	8005aa6 <_dtoa_r+0x8de>
 8005926:	4629      	mov	r1, r5
 8005928:	4622      	mov	r2, r4
 800592a:	4648      	mov	r0, r9
 800592c:	f000 fd12 	bl	8006354 <__pow5mult>
 8005930:	9a03      	ldr	r2, [sp, #12]
 8005932:	4601      	mov	r1, r0
 8005934:	4605      	mov	r5, r0
 8005936:	4648      	mov	r0, r9
 8005938:	f000 fc6a 	bl	8006210 <__multiply>
 800593c:	9903      	ldr	r1, [sp, #12]
 800593e:	4680      	mov	r8, r0
 8005940:	4648      	mov	r0, r9
 8005942:	f000 fb51 	bl	8005fe8 <_Bfree>
 8005946:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005948:	1b1b      	subs	r3, r3, r4
 800594a:	930a      	str	r3, [sp, #40]	@ 0x28
 800594c:	f000 80b1 	beq.w	8005ab2 <_dtoa_r+0x8ea>
 8005950:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005952:	4641      	mov	r1, r8
 8005954:	4648      	mov	r0, r9
 8005956:	f000 fcfd 	bl	8006354 <__pow5mult>
 800595a:	9003      	str	r0, [sp, #12]
 800595c:	2101      	movs	r1, #1
 800595e:	4648      	mov	r0, r9
 8005960:	f000 fc40 	bl	80061e4 <__i2b>
 8005964:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005966:	4604      	mov	r4, r0
 8005968:	2b00      	cmp	r3, #0
 800596a:	f000 81d8 	beq.w	8005d1e <_dtoa_r+0xb56>
 800596e:	461a      	mov	r2, r3
 8005970:	4601      	mov	r1, r0
 8005972:	4648      	mov	r0, r9
 8005974:	f000 fcee 	bl	8006354 <__pow5mult>
 8005978:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800597a:	2b01      	cmp	r3, #1
 800597c:	4604      	mov	r4, r0
 800597e:	f300 809f 	bgt.w	8005ac0 <_dtoa_r+0x8f8>
 8005982:	9b06      	ldr	r3, [sp, #24]
 8005984:	2b00      	cmp	r3, #0
 8005986:	f040 8097 	bne.w	8005ab8 <_dtoa_r+0x8f0>
 800598a:	9b07      	ldr	r3, [sp, #28]
 800598c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005990:	2b00      	cmp	r3, #0
 8005992:	f040 8093 	bne.w	8005abc <_dtoa_r+0x8f4>
 8005996:	9b07      	ldr	r3, [sp, #28]
 8005998:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800599c:	0d1b      	lsrs	r3, r3, #20
 800599e:	051b      	lsls	r3, r3, #20
 80059a0:	b133      	cbz	r3, 80059b0 <_dtoa_r+0x7e8>
 80059a2:	9b04      	ldr	r3, [sp, #16]
 80059a4:	3301      	adds	r3, #1
 80059a6:	9304      	str	r3, [sp, #16]
 80059a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059aa:	3301      	adds	r3, #1
 80059ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80059ae:	2301      	movs	r3, #1
 80059b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80059b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	f000 81b8 	beq.w	8005d2a <_dtoa_r+0xb62>
 80059ba:	6923      	ldr	r3, [r4, #16]
 80059bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80059c0:	6918      	ldr	r0, [r3, #16]
 80059c2:	f000 fbc3 	bl	800614c <__hi0bits>
 80059c6:	f1c0 0020 	rsb	r0, r0, #32
 80059ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059cc:	4418      	add	r0, r3
 80059ce:	f010 001f 	ands.w	r0, r0, #31
 80059d2:	f000 8082 	beq.w	8005ada <_dtoa_r+0x912>
 80059d6:	f1c0 0320 	rsb	r3, r0, #32
 80059da:	2b04      	cmp	r3, #4
 80059dc:	dd73      	ble.n	8005ac6 <_dtoa_r+0x8fe>
 80059de:	9b04      	ldr	r3, [sp, #16]
 80059e0:	f1c0 001c 	rsb	r0, r0, #28
 80059e4:	4403      	add	r3, r0
 80059e6:	9304      	str	r3, [sp, #16]
 80059e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059ea:	4403      	add	r3, r0
 80059ec:	4406      	add	r6, r0
 80059ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80059f0:	9b04      	ldr	r3, [sp, #16]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	dd05      	ble.n	8005a02 <_dtoa_r+0x83a>
 80059f6:	9903      	ldr	r1, [sp, #12]
 80059f8:	461a      	mov	r2, r3
 80059fa:	4648      	mov	r0, r9
 80059fc:	f000 fd04 	bl	8006408 <__lshift>
 8005a00:	9003      	str	r0, [sp, #12]
 8005a02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	dd05      	ble.n	8005a14 <_dtoa_r+0x84c>
 8005a08:	4621      	mov	r1, r4
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	4648      	mov	r0, r9
 8005a0e:	f000 fcfb 	bl	8006408 <__lshift>
 8005a12:	4604      	mov	r4, r0
 8005a14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d061      	beq.n	8005ade <_dtoa_r+0x916>
 8005a1a:	9803      	ldr	r0, [sp, #12]
 8005a1c:	4621      	mov	r1, r4
 8005a1e:	f000 fd5f 	bl	80064e0 <__mcmp>
 8005a22:	2800      	cmp	r0, #0
 8005a24:	da5b      	bge.n	8005ade <_dtoa_r+0x916>
 8005a26:	2300      	movs	r3, #0
 8005a28:	9903      	ldr	r1, [sp, #12]
 8005a2a:	220a      	movs	r2, #10
 8005a2c:	4648      	mov	r0, r9
 8005a2e:	f000 fafd 	bl	800602c <__multadd>
 8005a32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a34:	9003      	str	r0, [sp, #12]
 8005a36:	f107 38ff 	add.w	r8, r7, #4294967295
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	f000 8177 	beq.w	8005d2e <_dtoa_r+0xb66>
 8005a40:	4629      	mov	r1, r5
 8005a42:	2300      	movs	r3, #0
 8005a44:	220a      	movs	r2, #10
 8005a46:	4648      	mov	r0, r9
 8005a48:	f000 faf0 	bl	800602c <__multadd>
 8005a4c:	f1bb 0f00 	cmp.w	fp, #0
 8005a50:	4605      	mov	r5, r0
 8005a52:	dc6f      	bgt.n	8005b34 <_dtoa_r+0x96c>
 8005a54:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005a56:	2b02      	cmp	r3, #2
 8005a58:	dc49      	bgt.n	8005aee <_dtoa_r+0x926>
 8005a5a:	e06b      	b.n	8005b34 <_dtoa_r+0x96c>
 8005a5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005a5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005a62:	e73c      	b.n	80058de <_dtoa_r+0x716>
 8005a64:	3fe00000 	.word	0x3fe00000
 8005a68:	40240000 	.word	0x40240000
 8005a6c:	9b08      	ldr	r3, [sp, #32]
 8005a6e:	1e5c      	subs	r4, r3, #1
 8005a70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a72:	42a3      	cmp	r3, r4
 8005a74:	db09      	blt.n	8005a8a <_dtoa_r+0x8c2>
 8005a76:	1b1c      	subs	r4, r3, r4
 8005a78:	9b08      	ldr	r3, [sp, #32]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	f6bf af30 	bge.w	80058e0 <_dtoa_r+0x718>
 8005a80:	9b04      	ldr	r3, [sp, #16]
 8005a82:	9a08      	ldr	r2, [sp, #32]
 8005a84:	1a9e      	subs	r6, r3, r2
 8005a86:	2300      	movs	r3, #0
 8005a88:	e72b      	b.n	80058e2 <_dtoa_r+0x71a>
 8005a8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a8e:	940a      	str	r4, [sp, #40]	@ 0x28
 8005a90:	1ae3      	subs	r3, r4, r3
 8005a92:	441a      	add	r2, r3
 8005a94:	9e04      	ldr	r6, [sp, #16]
 8005a96:	9b08      	ldr	r3, [sp, #32]
 8005a98:	920e      	str	r2, [sp, #56]	@ 0x38
 8005a9a:	2400      	movs	r4, #0
 8005a9c:	e721      	b.n	80058e2 <_dtoa_r+0x71a>
 8005a9e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005aa0:	9e04      	ldr	r6, [sp, #16]
 8005aa2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005aa4:	e728      	b.n	80058f8 <_dtoa_r+0x730>
 8005aa6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005aaa:	e751      	b.n	8005950 <_dtoa_r+0x788>
 8005aac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005aae:	9903      	ldr	r1, [sp, #12]
 8005ab0:	e750      	b.n	8005954 <_dtoa_r+0x78c>
 8005ab2:	f8cd 800c 	str.w	r8, [sp, #12]
 8005ab6:	e751      	b.n	800595c <_dtoa_r+0x794>
 8005ab8:	2300      	movs	r3, #0
 8005aba:	e779      	b.n	80059b0 <_dtoa_r+0x7e8>
 8005abc:	9b06      	ldr	r3, [sp, #24]
 8005abe:	e777      	b.n	80059b0 <_dtoa_r+0x7e8>
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ac4:	e779      	b.n	80059ba <_dtoa_r+0x7f2>
 8005ac6:	d093      	beq.n	80059f0 <_dtoa_r+0x828>
 8005ac8:	9a04      	ldr	r2, [sp, #16]
 8005aca:	331c      	adds	r3, #28
 8005acc:	441a      	add	r2, r3
 8005ace:	9204      	str	r2, [sp, #16]
 8005ad0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ad2:	441a      	add	r2, r3
 8005ad4:	441e      	add	r6, r3
 8005ad6:	9209      	str	r2, [sp, #36]	@ 0x24
 8005ad8:	e78a      	b.n	80059f0 <_dtoa_r+0x828>
 8005ada:	4603      	mov	r3, r0
 8005adc:	e7f4      	b.n	8005ac8 <_dtoa_r+0x900>
 8005ade:	9b08      	ldr	r3, [sp, #32]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	46b8      	mov	r8, r7
 8005ae4:	dc20      	bgt.n	8005b28 <_dtoa_r+0x960>
 8005ae6:	469b      	mov	fp, r3
 8005ae8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005aea:	2b02      	cmp	r3, #2
 8005aec:	dd1e      	ble.n	8005b2c <_dtoa_r+0x964>
 8005aee:	f1bb 0f00 	cmp.w	fp, #0
 8005af2:	f47f adb1 	bne.w	8005658 <_dtoa_r+0x490>
 8005af6:	4621      	mov	r1, r4
 8005af8:	465b      	mov	r3, fp
 8005afa:	2205      	movs	r2, #5
 8005afc:	4648      	mov	r0, r9
 8005afe:	f000 fa95 	bl	800602c <__multadd>
 8005b02:	4601      	mov	r1, r0
 8005b04:	4604      	mov	r4, r0
 8005b06:	9803      	ldr	r0, [sp, #12]
 8005b08:	f000 fcea 	bl	80064e0 <__mcmp>
 8005b0c:	2800      	cmp	r0, #0
 8005b0e:	f77f ada3 	ble.w	8005658 <_dtoa_r+0x490>
 8005b12:	4656      	mov	r6, sl
 8005b14:	2331      	movs	r3, #49	@ 0x31
 8005b16:	f806 3b01 	strb.w	r3, [r6], #1
 8005b1a:	f108 0801 	add.w	r8, r8, #1
 8005b1e:	e59f      	b.n	8005660 <_dtoa_r+0x498>
 8005b20:	9c08      	ldr	r4, [sp, #32]
 8005b22:	46b8      	mov	r8, r7
 8005b24:	4625      	mov	r5, r4
 8005b26:	e7f4      	b.n	8005b12 <_dtoa_r+0x94a>
 8005b28:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005b2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f000 8101 	beq.w	8005d36 <_dtoa_r+0xb6e>
 8005b34:	2e00      	cmp	r6, #0
 8005b36:	dd05      	ble.n	8005b44 <_dtoa_r+0x97c>
 8005b38:	4629      	mov	r1, r5
 8005b3a:	4632      	mov	r2, r6
 8005b3c:	4648      	mov	r0, r9
 8005b3e:	f000 fc63 	bl	8006408 <__lshift>
 8005b42:	4605      	mov	r5, r0
 8005b44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d05c      	beq.n	8005c04 <_dtoa_r+0xa3c>
 8005b4a:	6869      	ldr	r1, [r5, #4]
 8005b4c:	4648      	mov	r0, r9
 8005b4e:	f000 fa0b 	bl	8005f68 <_Balloc>
 8005b52:	4606      	mov	r6, r0
 8005b54:	b928      	cbnz	r0, 8005b62 <_dtoa_r+0x99a>
 8005b56:	4b82      	ldr	r3, [pc, #520]	@ (8005d60 <_dtoa_r+0xb98>)
 8005b58:	4602      	mov	r2, r0
 8005b5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005b5e:	f7ff bb47 	b.w	80051f0 <_dtoa_r+0x28>
 8005b62:	692a      	ldr	r2, [r5, #16]
 8005b64:	3202      	adds	r2, #2
 8005b66:	0092      	lsls	r2, r2, #2
 8005b68:	f105 010c 	add.w	r1, r5, #12
 8005b6c:	300c      	adds	r0, #12
 8005b6e:	f001 ff51 	bl	8007a14 <memcpy>
 8005b72:	2201      	movs	r2, #1
 8005b74:	4631      	mov	r1, r6
 8005b76:	4648      	mov	r0, r9
 8005b78:	f000 fc46 	bl	8006408 <__lshift>
 8005b7c:	f10a 0301 	add.w	r3, sl, #1
 8005b80:	9304      	str	r3, [sp, #16]
 8005b82:	eb0a 030b 	add.w	r3, sl, fp
 8005b86:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b88:	9b06      	ldr	r3, [sp, #24]
 8005b8a:	f003 0301 	and.w	r3, r3, #1
 8005b8e:	462f      	mov	r7, r5
 8005b90:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b92:	4605      	mov	r5, r0
 8005b94:	9b04      	ldr	r3, [sp, #16]
 8005b96:	9803      	ldr	r0, [sp, #12]
 8005b98:	4621      	mov	r1, r4
 8005b9a:	f103 3bff 	add.w	fp, r3, #4294967295
 8005b9e:	f7ff fa8b 	bl	80050b8 <quorem>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	3330      	adds	r3, #48	@ 0x30
 8005ba6:	9006      	str	r0, [sp, #24]
 8005ba8:	4639      	mov	r1, r7
 8005baa:	9803      	ldr	r0, [sp, #12]
 8005bac:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005bae:	f000 fc97 	bl	80064e0 <__mcmp>
 8005bb2:	462a      	mov	r2, r5
 8005bb4:	9008      	str	r0, [sp, #32]
 8005bb6:	4621      	mov	r1, r4
 8005bb8:	4648      	mov	r0, r9
 8005bba:	f000 fcad 	bl	8006518 <__mdiff>
 8005bbe:	68c2      	ldr	r2, [r0, #12]
 8005bc0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005bc2:	4606      	mov	r6, r0
 8005bc4:	bb02      	cbnz	r2, 8005c08 <_dtoa_r+0xa40>
 8005bc6:	4601      	mov	r1, r0
 8005bc8:	9803      	ldr	r0, [sp, #12]
 8005bca:	f000 fc89 	bl	80064e0 <__mcmp>
 8005bce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	4631      	mov	r1, r6
 8005bd4:	4648      	mov	r0, r9
 8005bd6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8005bda:	f000 fa05 	bl	8005fe8 <_Bfree>
 8005bde:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005be0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005be2:	9e04      	ldr	r6, [sp, #16]
 8005be4:	ea42 0103 	orr.w	r1, r2, r3
 8005be8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bea:	4319      	orrs	r1, r3
 8005bec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005bee:	d10d      	bne.n	8005c0c <_dtoa_r+0xa44>
 8005bf0:	2b39      	cmp	r3, #57	@ 0x39
 8005bf2:	d027      	beq.n	8005c44 <_dtoa_r+0xa7c>
 8005bf4:	9a08      	ldr	r2, [sp, #32]
 8005bf6:	2a00      	cmp	r2, #0
 8005bf8:	dd01      	ble.n	8005bfe <_dtoa_r+0xa36>
 8005bfa:	9b06      	ldr	r3, [sp, #24]
 8005bfc:	3331      	adds	r3, #49	@ 0x31
 8005bfe:	f88b 3000 	strb.w	r3, [fp]
 8005c02:	e52e      	b.n	8005662 <_dtoa_r+0x49a>
 8005c04:	4628      	mov	r0, r5
 8005c06:	e7b9      	b.n	8005b7c <_dtoa_r+0x9b4>
 8005c08:	2201      	movs	r2, #1
 8005c0a:	e7e2      	b.n	8005bd2 <_dtoa_r+0xa0a>
 8005c0c:	9908      	ldr	r1, [sp, #32]
 8005c0e:	2900      	cmp	r1, #0
 8005c10:	db04      	blt.n	8005c1c <_dtoa_r+0xa54>
 8005c12:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8005c14:	4301      	orrs	r1, r0
 8005c16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c18:	4301      	orrs	r1, r0
 8005c1a:	d120      	bne.n	8005c5e <_dtoa_r+0xa96>
 8005c1c:	2a00      	cmp	r2, #0
 8005c1e:	ddee      	ble.n	8005bfe <_dtoa_r+0xa36>
 8005c20:	9903      	ldr	r1, [sp, #12]
 8005c22:	9304      	str	r3, [sp, #16]
 8005c24:	2201      	movs	r2, #1
 8005c26:	4648      	mov	r0, r9
 8005c28:	f000 fbee 	bl	8006408 <__lshift>
 8005c2c:	4621      	mov	r1, r4
 8005c2e:	9003      	str	r0, [sp, #12]
 8005c30:	f000 fc56 	bl	80064e0 <__mcmp>
 8005c34:	2800      	cmp	r0, #0
 8005c36:	9b04      	ldr	r3, [sp, #16]
 8005c38:	dc02      	bgt.n	8005c40 <_dtoa_r+0xa78>
 8005c3a:	d1e0      	bne.n	8005bfe <_dtoa_r+0xa36>
 8005c3c:	07da      	lsls	r2, r3, #31
 8005c3e:	d5de      	bpl.n	8005bfe <_dtoa_r+0xa36>
 8005c40:	2b39      	cmp	r3, #57	@ 0x39
 8005c42:	d1da      	bne.n	8005bfa <_dtoa_r+0xa32>
 8005c44:	2339      	movs	r3, #57	@ 0x39
 8005c46:	f88b 3000 	strb.w	r3, [fp]
 8005c4a:	4633      	mov	r3, r6
 8005c4c:	461e      	mov	r6, r3
 8005c4e:	3b01      	subs	r3, #1
 8005c50:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005c54:	2a39      	cmp	r2, #57	@ 0x39
 8005c56:	d04e      	beq.n	8005cf6 <_dtoa_r+0xb2e>
 8005c58:	3201      	adds	r2, #1
 8005c5a:	701a      	strb	r2, [r3, #0]
 8005c5c:	e501      	b.n	8005662 <_dtoa_r+0x49a>
 8005c5e:	2a00      	cmp	r2, #0
 8005c60:	dd03      	ble.n	8005c6a <_dtoa_r+0xaa2>
 8005c62:	2b39      	cmp	r3, #57	@ 0x39
 8005c64:	d0ee      	beq.n	8005c44 <_dtoa_r+0xa7c>
 8005c66:	3301      	adds	r3, #1
 8005c68:	e7c9      	b.n	8005bfe <_dtoa_r+0xa36>
 8005c6a:	9a04      	ldr	r2, [sp, #16]
 8005c6c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005c72:	428a      	cmp	r2, r1
 8005c74:	d028      	beq.n	8005cc8 <_dtoa_r+0xb00>
 8005c76:	9903      	ldr	r1, [sp, #12]
 8005c78:	2300      	movs	r3, #0
 8005c7a:	220a      	movs	r2, #10
 8005c7c:	4648      	mov	r0, r9
 8005c7e:	f000 f9d5 	bl	800602c <__multadd>
 8005c82:	42af      	cmp	r7, r5
 8005c84:	9003      	str	r0, [sp, #12]
 8005c86:	f04f 0300 	mov.w	r3, #0
 8005c8a:	f04f 020a 	mov.w	r2, #10
 8005c8e:	4639      	mov	r1, r7
 8005c90:	4648      	mov	r0, r9
 8005c92:	d107      	bne.n	8005ca4 <_dtoa_r+0xadc>
 8005c94:	f000 f9ca 	bl	800602c <__multadd>
 8005c98:	4607      	mov	r7, r0
 8005c9a:	4605      	mov	r5, r0
 8005c9c:	9b04      	ldr	r3, [sp, #16]
 8005c9e:	3301      	adds	r3, #1
 8005ca0:	9304      	str	r3, [sp, #16]
 8005ca2:	e777      	b.n	8005b94 <_dtoa_r+0x9cc>
 8005ca4:	f000 f9c2 	bl	800602c <__multadd>
 8005ca8:	4629      	mov	r1, r5
 8005caa:	4607      	mov	r7, r0
 8005cac:	2300      	movs	r3, #0
 8005cae:	220a      	movs	r2, #10
 8005cb0:	4648      	mov	r0, r9
 8005cb2:	f000 f9bb 	bl	800602c <__multadd>
 8005cb6:	4605      	mov	r5, r0
 8005cb8:	e7f0      	b.n	8005c9c <_dtoa_r+0xad4>
 8005cba:	f1bb 0f00 	cmp.w	fp, #0
 8005cbe:	bfcc      	ite	gt
 8005cc0:	465e      	movgt	r6, fp
 8005cc2:	2601      	movle	r6, #1
 8005cc4:	4456      	add	r6, sl
 8005cc6:	2700      	movs	r7, #0
 8005cc8:	9903      	ldr	r1, [sp, #12]
 8005cca:	9304      	str	r3, [sp, #16]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	4648      	mov	r0, r9
 8005cd0:	f000 fb9a 	bl	8006408 <__lshift>
 8005cd4:	4621      	mov	r1, r4
 8005cd6:	9003      	str	r0, [sp, #12]
 8005cd8:	f000 fc02 	bl	80064e0 <__mcmp>
 8005cdc:	2800      	cmp	r0, #0
 8005cde:	dcb4      	bgt.n	8005c4a <_dtoa_r+0xa82>
 8005ce0:	d102      	bne.n	8005ce8 <_dtoa_r+0xb20>
 8005ce2:	9b04      	ldr	r3, [sp, #16]
 8005ce4:	07db      	lsls	r3, r3, #31
 8005ce6:	d4b0      	bmi.n	8005c4a <_dtoa_r+0xa82>
 8005ce8:	4633      	mov	r3, r6
 8005cea:	461e      	mov	r6, r3
 8005cec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cf0:	2a30      	cmp	r2, #48	@ 0x30
 8005cf2:	d0fa      	beq.n	8005cea <_dtoa_r+0xb22>
 8005cf4:	e4b5      	b.n	8005662 <_dtoa_r+0x49a>
 8005cf6:	459a      	cmp	sl, r3
 8005cf8:	d1a8      	bne.n	8005c4c <_dtoa_r+0xa84>
 8005cfa:	2331      	movs	r3, #49	@ 0x31
 8005cfc:	f108 0801 	add.w	r8, r8, #1
 8005d00:	f88a 3000 	strb.w	r3, [sl]
 8005d04:	e4ad      	b.n	8005662 <_dtoa_r+0x49a>
 8005d06:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005d08:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005d64 <_dtoa_r+0xb9c>
 8005d0c:	b11b      	cbz	r3, 8005d16 <_dtoa_r+0xb4e>
 8005d0e:	f10a 0308 	add.w	r3, sl, #8
 8005d12:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005d14:	6013      	str	r3, [r2, #0]
 8005d16:	4650      	mov	r0, sl
 8005d18:	b017      	add	sp, #92	@ 0x5c
 8005d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d1e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	f77f ae2e 	ble.w	8005982 <_dtoa_r+0x7ba>
 8005d26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d28:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d2a:	2001      	movs	r0, #1
 8005d2c:	e64d      	b.n	80059ca <_dtoa_r+0x802>
 8005d2e:	f1bb 0f00 	cmp.w	fp, #0
 8005d32:	f77f aed9 	ble.w	8005ae8 <_dtoa_r+0x920>
 8005d36:	4656      	mov	r6, sl
 8005d38:	9803      	ldr	r0, [sp, #12]
 8005d3a:	4621      	mov	r1, r4
 8005d3c:	f7ff f9bc 	bl	80050b8 <quorem>
 8005d40:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005d44:	f806 3b01 	strb.w	r3, [r6], #1
 8005d48:	eba6 020a 	sub.w	r2, r6, sl
 8005d4c:	4593      	cmp	fp, r2
 8005d4e:	ddb4      	ble.n	8005cba <_dtoa_r+0xaf2>
 8005d50:	9903      	ldr	r1, [sp, #12]
 8005d52:	2300      	movs	r3, #0
 8005d54:	220a      	movs	r2, #10
 8005d56:	4648      	mov	r0, r9
 8005d58:	f000 f968 	bl	800602c <__multadd>
 8005d5c:	9003      	str	r0, [sp, #12]
 8005d5e:	e7eb      	b.n	8005d38 <_dtoa_r+0xb70>
 8005d60:	08009585 	.word	0x08009585
 8005d64:	08009509 	.word	0x08009509

08005d68 <_free_r>:
 8005d68:	b538      	push	{r3, r4, r5, lr}
 8005d6a:	4605      	mov	r5, r0
 8005d6c:	2900      	cmp	r1, #0
 8005d6e:	d041      	beq.n	8005df4 <_free_r+0x8c>
 8005d70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d74:	1f0c      	subs	r4, r1, #4
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	bfb8      	it	lt
 8005d7a:	18e4      	addlt	r4, r4, r3
 8005d7c:	f000 f8e8 	bl	8005f50 <__malloc_lock>
 8005d80:	4a1d      	ldr	r2, [pc, #116]	@ (8005df8 <_free_r+0x90>)
 8005d82:	6813      	ldr	r3, [r2, #0]
 8005d84:	b933      	cbnz	r3, 8005d94 <_free_r+0x2c>
 8005d86:	6063      	str	r3, [r4, #4]
 8005d88:	6014      	str	r4, [r2, #0]
 8005d8a:	4628      	mov	r0, r5
 8005d8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d90:	f000 b8e4 	b.w	8005f5c <__malloc_unlock>
 8005d94:	42a3      	cmp	r3, r4
 8005d96:	d908      	bls.n	8005daa <_free_r+0x42>
 8005d98:	6820      	ldr	r0, [r4, #0]
 8005d9a:	1821      	adds	r1, r4, r0
 8005d9c:	428b      	cmp	r3, r1
 8005d9e:	bf01      	itttt	eq
 8005da0:	6819      	ldreq	r1, [r3, #0]
 8005da2:	685b      	ldreq	r3, [r3, #4]
 8005da4:	1809      	addeq	r1, r1, r0
 8005da6:	6021      	streq	r1, [r4, #0]
 8005da8:	e7ed      	b.n	8005d86 <_free_r+0x1e>
 8005daa:	461a      	mov	r2, r3
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	b10b      	cbz	r3, 8005db4 <_free_r+0x4c>
 8005db0:	42a3      	cmp	r3, r4
 8005db2:	d9fa      	bls.n	8005daa <_free_r+0x42>
 8005db4:	6811      	ldr	r1, [r2, #0]
 8005db6:	1850      	adds	r0, r2, r1
 8005db8:	42a0      	cmp	r0, r4
 8005dba:	d10b      	bne.n	8005dd4 <_free_r+0x6c>
 8005dbc:	6820      	ldr	r0, [r4, #0]
 8005dbe:	4401      	add	r1, r0
 8005dc0:	1850      	adds	r0, r2, r1
 8005dc2:	4283      	cmp	r3, r0
 8005dc4:	6011      	str	r1, [r2, #0]
 8005dc6:	d1e0      	bne.n	8005d8a <_free_r+0x22>
 8005dc8:	6818      	ldr	r0, [r3, #0]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	6053      	str	r3, [r2, #4]
 8005dce:	4408      	add	r0, r1
 8005dd0:	6010      	str	r0, [r2, #0]
 8005dd2:	e7da      	b.n	8005d8a <_free_r+0x22>
 8005dd4:	d902      	bls.n	8005ddc <_free_r+0x74>
 8005dd6:	230c      	movs	r3, #12
 8005dd8:	602b      	str	r3, [r5, #0]
 8005dda:	e7d6      	b.n	8005d8a <_free_r+0x22>
 8005ddc:	6820      	ldr	r0, [r4, #0]
 8005dde:	1821      	adds	r1, r4, r0
 8005de0:	428b      	cmp	r3, r1
 8005de2:	bf04      	itt	eq
 8005de4:	6819      	ldreq	r1, [r3, #0]
 8005de6:	685b      	ldreq	r3, [r3, #4]
 8005de8:	6063      	str	r3, [r4, #4]
 8005dea:	bf04      	itt	eq
 8005dec:	1809      	addeq	r1, r1, r0
 8005dee:	6021      	streq	r1, [r4, #0]
 8005df0:	6054      	str	r4, [r2, #4]
 8005df2:	e7ca      	b.n	8005d8a <_free_r+0x22>
 8005df4:	bd38      	pop	{r3, r4, r5, pc}
 8005df6:	bf00      	nop
 8005df8:	200007ec 	.word	0x200007ec

08005dfc <malloc>:
 8005dfc:	4b02      	ldr	r3, [pc, #8]	@ (8005e08 <malloc+0xc>)
 8005dfe:	4601      	mov	r1, r0
 8005e00:	6818      	ldr	r0, [r3, #0]
 8005e02:	f000 b825 	b.w	8005e50 <_malloc_r>
 8005e06:	bf00      	nop
 8005e08:	20000020 	.word	0x20000020

08005e0c <sbrk_aligned>:
 8005e0c:	b570      	push	{r4, r5, r6, lr}
 8005e0e:	4e0f      	ldr	r6, [pc, #60]	@ (8005e4c <sbrk_aligned+0x40>)
 8005e10:	460c      	mov	r4, r1
 8005e12:	6831      	ldr	r1, [r6, #0]
 8005e14:	4605      	mov	r5, r0
 8005e16:	b911      	cbnz	r1, 8005e1e <sbrk_aligned+0x12>
 8005e18:	f001 fdec 	bl	80079f4 <_sbrk_r>
 8005e1c:	6030      	str	r0, [r6, #0]
 8005e1e:	4621      	mov	r1, r4
 8005e20:	4628      	mov	r0, r5
 8005e22:	f001 fde7 	bl	80079f4 <_sbrk_r>
 8005e26:	1c43      	adds	r3, r0, #1
 8005e28:	d103      	bne.n	8005e32 <sbrk_aligned+0x26>
 8005e2a:	f04f 34ff 	mov.w	r4, #4294967295
 8005e2e:	4620      	mov	r0, r4
 8005e30:	bd70      	pop	{r4, r5, r6, pc}
 8005e32:	1cc4      	adds	r4, r0, #3
 8005e34:	f024 0403 	bic.w	r4, r4, #3
 8005e38:	42a0      	cmp	r0, r4
 8005e3a:	d0f8      	beq.n	8005e2e <sbrk_aligned+0x22>
 8005e3c:	1a21      	subs	r1, r4, r0
 8005e3e:	4628      	mov	r0, r5
 8005e40:	f001 fdd8 	bl	80079f4 <_sbrk_r>
 8005e44:	3001      	adds	r0, #1
 8005e46:	d1f2      	bne.n	8005e2e <sbrk_aligned+0x22>
 8005e48:	e7ef      	b.n	8005e2a <sbrk_aligned+0x1e>
 8005e4a:	bf00      	nop
 8005e4c:	200007e8 	.word	0x200007e8

08005e50 <_malloc_r>:
 8005e50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e54:	1ccd      	adds	r5, r1, #3
 8005e56:	f025 0503 	bic.w	r5, r5, #3
 8005e5a:	3508      	adds	r5, #8
 8005e5c:	2d0c      	cmp	r5, #12
 8005e5e:	bf38      	it	cc
 8005e60:	250c      	movcc	r5, #12
 8005e62:	2d00      	cmp	r5, #0
 8005e64:	4606      	mov	r6, r0
 8005e66:	db01      	blt.n	8005e6c <_malloc_r+0x1c>
 8005e68:	42a9      	cmp	r1, r5
 8005e6a:	d904      	bls.n	8005e76 <_malloc_r+0x26>
 8005e6c:	230c      	movs	r3, #12
 8005e6e:	6033      	str	r3, [r6, #0]
 8005e70:	2000      	movs	r0, #0
 8005e72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005f4c <_malloc_r+0xfc>
 8005e7a:	f000 f869 	bl	8005f50 <__malloc_lock>
 8005e7e:	f8d8 3000 	ldr.w	r3, [r8]
 8005e82:	461c      	mov	r4, r3
 8005e84:	bb44      	cbnz	r4, 8005ed8 <_malloc_r+0x88>
 8005e86:	4629      	mov	r1, r5
 8005e88:	4630      	mov	r0, r6
 8005e8a:	f7ff ffbf 	bl	8005e0c <sbrk_aligned>
 8005e8e:	1c43      	adds	r3, r0, #1
 8005e90:	4604      	mov	r4, r0
 8005e92:	d158      	bne.n	8005f46 <_malloc_r+0xf6>
 8005e94:	f8d8 4000 	ldr.w	r4, [r8]
 8005e98:	4627      	mov	r7, r4
 8005e9a:	2f00      	cmp	r7, #0
 8005e9c:	d143      	bne.n	8005f26 <_malloc_r+0xd6>
 8005e9e:	2c00      	cmp	r4, #0
 8005ea0:	d04b      	beq.n	8005f3a <_malloc_r+0xea>
 8005ea2:	6823      	ldr	r3, [r4, #0]
 8005ea4:	4639      	mov	r1, r7
 8005ea6:	4630      	mov	r0, r6
 8005ea8:	eb04 0903 	add.w	r9, r4, r3
 8005eac:	f001 fda2 	bl	80079f4 <_sbrk_r>
 8005eb0:	4581      	cmp	r9, r0
 8005eb2:	d142      	bne.n	8005f3a <_malloc_r+0xea>
 8005eb4:	6821      	ldr	r1, [r4, #0]
 8005eb6:	1a6d      	subs	r5, r5, r1
 8005eb8:	4629      	mov	r1, r5
 8005eba:	4630      	mov	r0, r6
 8005ebc:	f7ff ffa6 	bl	8005e0c <sbrk_aligned>
 8005ec0:	3001      	adds	r0, #1
 8005ec2:	d03a      	beq.n	8005f3a <_malloc_r+0xea>
 8005ec4:	6823      	ldr	r3, [r4, #0]
 8005ec6:	442b      	add	r3, r5
 8005ec8:	6023      	str	r3, [r4, #0]
 8005eca:	f8d8 3000 	ldr.w	r3, [r8]
 8005ece:	685a      	ldr	r2, [r3, #4]
 8005ed0:	bb62      	cbnz	r2, 8005f2c <_malloc_r+0xdc>
 8005ed2:	f8c8 7000 	str.w	r7, [r8]
 8005ed6:	e00f      	b.n	8005ef8 <_malloc_r+0xa8>
 8005ed8:	6822      	ldr	r2, [r4, #0]
 8005eda:	1b52      	subs	r2, r2, r5
 8005edc:	d420      	bmi.n	8005f20 <_malloc_r+0xd0>
 8005ede:	2a0b      	cmp	r2, #11
 8005ee0:	d917      	bls.n	8005f12 <_malloc_r+0xc2>
 8005ee2:	1961      	adds	r1, r4, r5
 8005ee4:	42a3      	cmp	r3, r4
 8005ee6:	6025      	str	r5, [r4, #0]
 8005ee8:	bf18      	it	ne
 8005eea:	6059      	strne	r1, [r3, #4]
 8005eec:	6863      	ldr	r3, [r4, #4]
 8005eee:	bf08      	it	eq
 8005ef0:	f8c8 1000 	streq.w	r1, [r8]
 8005ef4:	5162      	str	r2, [r4, r5]
 8005ef6:	604b      	str	r3, [r1, #4]
 8005ef8:	4630      	mov	r0, r6
 8005efa:	f000 f82f 	bl	8005f5c <__malloc_unlock>
 8005efe:	f104 000b 	add.w	r0, r4, #11
 8005f02:	1d23      	adds	r3, r4, #4
 8005f04:	f020 0007 	bic.w	r0, r0, #7
 8005f08:	1ac2      	subs	r2, r0, r3
 8005f0a:	bf1c      	itt	ne
 8005f0c:	1a1b      	subne	r3, r3, r0
 8005f0e:	50a3      	strne	r3, [r4, r2]
 8005f10:	e7af      	b.n	8005e72 <_malloc_r+0x22>
 8005f12:	6862      	ldr	r2, [r4, #4]
 8005f14:	42a3      	cmp	r3, r4
 8005f16:	bf0c      	ite	eq
 8005f18:	f8c8 2000 	streq.w	r2, [r8]
 8005f1c:	605a      	strne	r2, [r3, #4]
 8005f1e:	e7eb      	b.n	8005ef8 <_malloc_r+0xa8>
 8005f20:	4623      	mov	r3, r4
 8005f22:	6864      	ldr	r4, [r4, #4]
 8005f24:	e7ae      	b.n	8005e84 <_malloc_r+0x34>
 8005f26:	463c      	mov	r4, r7
 8005f28:	687f      	ldr	r7, [r7, #4]
 8005f2a:	e7b6      	b.n	8005e9a <_malloc_r+0x4a>
 8005f2c:	461a      	mov	r2, r3
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	42a3      	cmp	r3, r4
 8005f32:	d1fb      	bne.n	8005f2c <_malloc_r+0xdc>
 8005f34:	2300      	movs	r3, #0
 8005f36:	6053      	str	r3, [r2, #4]
 8005f38:	e7de      	b.n	8005ef8 <_malloc_r+0xa8>
 8005f3a:	230c      	movs	r3, #12
 8005f3c:	6033      	str	r3, [r6, #0]
 8005f3e:	4630      	mov	r0, r6
 8005f40:	f000 f80c 	bl	8005f5c <__malloc_unlock>
 8005f44:	e794      	b.n	8005e70 <_malloc_r+0x20>
 8005f46:	6005      	str	r5, [r0, #0]
 8005f48:	e7d6      	b.n	8005ef8 <_malloc_r+0xa8>
 8005f4a:	bf00      	nop
 8005f4c:	200007ec 	.word	0x200007ec

08005f50 <__malloc_lock>:
 8005f50:	4801      	ldr	r0, [pc, #4]	@ (8005f58 <__malloc_lock+0x8>)
 8005f52:	f7ff b8aa 	b.w	80050aa <__retarget_lock_acquire_recursive>
 8005f56:	bf00      	nop
 8005f58:	200007e4 	.word	0x200007e4

08005f5c <__malloc_unlock>:
 8005f5c:	4801      	ldr	r0, [pc, #4]	@ (8005f64 <__malloc_unlock+0x8>)
 8005f5e:	f7ff b8a5 	b.w	80050ac <__retarget_lock_release_recursive>
 8005f62:	bf00      	nop
 8005f64:	200007e4 	.word	0x200007e4

08005f68 <_Balloc>:
 8005f68:	b570      	push	{r4, r5, r6, lr}
 8005f6a:	69c6      	ldr	r6, [r0, #28]
 8005f6c:	4604      	mov	r4, r0
 8005f6e:	460d      	mov	r5, r1
 8005f70:	b976      	cbnz	r6, 8005f90 <_Balloc+0x28>
 8005f72:	2010      	movs	r0, #16
 8005f74:	f7ff ff42 	bl	8005dfc <malloc>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	61e0      	str	r0, [r4, #28]
 8005f7c:	b920      	cbnz	r0, 8005f88 <_Balloc+0x20>
 8005f7e:	4b18      	ldr	r3, [pc, #96]	@ (8005fe0 <_Balloc+0x78>)
 8005f80:	4818      	ldr	r0, [pc, #96]	@ (8005fe4 <_Balloc+0x7c>)
 8005f82:	216b      	movs	r1, #107	@ 0x6b
 8005f84:	f001 fd5a 	bl	8007a3c <__assert_func>
 8005f88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f8c:	6006      	str	r6, [r0, #0]
 8005f8e:	60c6      	str	r6, [r0, #12]
 8005f90:	69e6      	ldr	r6, [r4, #28]
 8005f92:	68f3      	ldr	r3, [r6, #12]
 8005f94:	b183      	cbz	r3, 8005fb8 <_Balloc+0x50>
 8005f96:	69e3      	ldr	r3, [r4, #28]
 8005f98:	68db      	ldr	r3, [r3, #12]
 8005f9a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005f9e:	b9b8      	cbnz	r0, 8005fd0 <_Balloc+0x68>
 8005fa0:	2101      	movs	r1, #1
 8005fa2:	fa01 f605 	lsl.w	r6, r1, r5
 8005fa6:	1d72      	adds	r2, r6, #5
 8005fa8:	0092      	lsls	r2, r2, #2
 8005faa:	4620      	mov	r0, r4
 8005fac:	f001 fd64 	bl	8007a78 <_calloc_r>
 8005fb0:	b160      	cbz	r0, 8005fcc <_Balloc+0x64>
 8005fb2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005fb6:	e00e      	b.n	8005fd6 <_Balloc+0x6e>
 8005fb8:	2221      	movs	r2, #33	@ 0x21
 8005fba:	2104      	movs	r1, #4
 8005fbc:	4620      	mov	r0, r4
 8005fbe:	f001 fd5b 	bl	8007a78 <_calloc_r>
 8005fc2:	69e3      	ldr	r3, [r4, #28]
 8005fc4:	60f0      	str	r0, [r6, #12]
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d1e4      	bne.n	8005f96 <_Balloc+0x2e>
 8005fcc:	2000      	movs	r0, #0
 8005fce:	bd70      	pop	{r4, r5, r6, pc}
 8005fd0:	6802      	ldr	r2, [r0, #0]
 8005fd2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005fdc:	e7f7      	b.n	8005fce <_Balloc+0x66>
 8005fde:	bf00      	nop
 8005fe0:	08009516 	.word	0x08009516
 8005fe4:	08009596 	.word	0x08009596

08005fe8 <_Bfree>:
 8005fe8:	b570      	push	{r4, r5, r6, lr}
 8005fea:	69c6      	ldr	r6, [r0, #28]
 8005fec:	4605      	mov	r5, r0
 8005fee:	460c      	mov	r4, r1
 8005ff0:	b976      	cbnz	r6, 8006010 <_Bfree+0x28>
 8005ff2:	2010      	movs	r0, #16
 8005ff4:	f7ff ff02 	bl	8005dfc <malloc>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	61e8      	str	r0, [r5, #28]
 8005ffc:	b920      	cbnz	r0, 8006008 <_Bfree+0x20>
 8005ffe:	4b09      	ldr	r3, [pc, #36]	@ (8006024 <_Bfree+0x3c>)
 8006000:	4809      	ldr	r0, [pc, #36]	@ (8006028 <_Bfree+0x40>)
 8006002:	218f      	movs	r1, #143	@ 0x8f
 8006004:	f001 fd1a 	bl	8007a3c <__assert_func>
 8006008:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800600c:	6006      	str	r6, [r0, #0]
 800600e:	60c6      	str	r6, [r0, #12]
 8006010:	b13c      	cbz	r4, 8006022 <_Bfree+0x3a>
 8006012:	69eb      	ldr	r3, [r5, #28]
 8006014:	6862      	ldr	r2, [r4, #4]
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800601c:	6021      	str	r1, [r4, #0]
 800601e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006022:	bd70      	pop	{r4, r5, r6, pc}
 8006024:	08009516 	.word	0x08009516
 8006028:	08009596 	.word	0x08009596

0800602c <__multadd>:
 800602c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006030:	690d      	ldr	r5, [r1, #16]
 8006032:	4607      	mov	r7, r0
 8006034:	460c      	mov	r4, r1
 8006036:	461e      	mov	r6, r3
 8006038:	f101 0c14 	add.w	ip, r1, #20
 800603c:	2000      	movs	r0, #0
 800603e:	f8dc 3000 	ldr.w	r3, [ip]
 8006042:	b299      	uxth	r1, r3
 8006044:	fb02 6101 	mla	r1, r2, r1, r6
 8006048:	0c1e      	lsrs	r6, r3, #16
 800604a:	0c0b      	lsrs	r3, r1, #16
 800604c:	fb02 3306 	mla	r3, r2, r6, r3
 8006050:	b289      	uxth	r1, r1
 8006052:	3001      	adds	r0, #1
 8006054:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006058:	4285      	cmp	r5, r0
 800605a:	f84c 1b04 	str.w	r1, [ip], #4
 800605e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006062:	dcec      	bgt.n	800603e <__multadd+0x12>
 8006064:	b30e      	cbz	r6, 80060aa <__multadd+0x7e>
 8006066:	68a3      	ldr	r3, [r4, #8]
 8006068:	42ab      	cmp	r3, r5
 800606a:	dc19      	bgt.n	80060a0 <__multadd+0x74>
 800606c:	6861      	ldr	r1, [r4, #4]
 800606e:	4638      	mov	r0, r7
 8006070:	3101      	adds	r1, #1
 8006072:	f7ff ff79 	bl	8005f68 <_Balloc>
 8006076:	4680      	mov	r8, r0
 8006078:	b928      	cbnz	r0, 8006086 <__multadd+0x5a>
 800607a:	4602      	mov	r2, r0
 800607c:	4b0c      	ldr	r3, [pc, #48]	@ (80060b0 <__multadd+0x84>)
 800607e:	480d      	ldr	r0, [pc, #52]	@ (80060b4 <__multadd+0x88>)
 8006080:	21ba      	movs	r1, #186	@ 0xba
 8006082:	f001 fcdb 	bl	8007a3c <__assert_func>
 8006086:	6922      	ldr	r2, [r4, #16]
 8006088:	3202      	adds	r2, #2
 800608a:	f104 010c 	add.w	r1, r4, #12
 800608e:	0092      	lsls	r2, r2, #2
 8006090:	300c      	adds	r0, #12
 8006092:	f001 fcbf 	bl	8007a14 <memcpy>
 8006096:	4621      	mov	r1, r4
 8006098:	4638      	mov	r0, r7
 800609a:	f7ff ffa5 	bl	8005fe8 <_Bfree>
 800609e:	4644      	mov	r4, r8
 80060a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80060a4:	3501      	adds	r5, #1
 80060a6:	615e      	str	r6, [r3, #20]
 80060a8:	6125      	str	r5, [r4, #16]
 80060aa:	4620      	mov	r0, r4
 80060ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060b0:	08009585 	.word	0x08009585
 80060b4:	08009596 	.word	0x08009596

080060b8 <__s2b>:
 80060b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060bc:	460c      	mov	r4, r1
 80060be:	4615      	mov	r5, r2
 80060c0:	461f      	mov	r7, r3
 80060c2:	2209      	movs	r2, #9
 80060c4:	3308      	adds	r3, #8
 80060c6:	4606      	mov	r6, r0
 80060c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80060cc:	2100      	movs	r1, #0
 80060ce:	2201      	movs	r2, #1
 80060d0:	429a      	cmp	r2, r3
 80060d2:	db09      	blt.n	80060e8 <__s2b+0x30>
 80060d4:	4630      	mov	r0, r6
 80060d6:	f7ff ff47 	bl	8005f68 <_Balloc>
 80060da:	b940      	cbnz	r0, 80060ee <__s2b+0x36>
 80060dc:	4602      	mov	r2, r0
 80060de:	4b19      	ldr	r3, [pc, #100]	@ (8006144 <__s2b+0x8c>)
 80060e0:	4819      	ldr	r0, [pc, #100]	@ (8006148 <__s2b+0x90>)
 80060e2:	21d3      	movs	r1, #211	@ 0xd3
 80060e4:	f001 fcaa 	bl	8007a3c <__assert_func>
 80060e8:	0052      	lsls	r2, r2, #1
 80060ea:	3101      	adds	r1, #1
 80060ec:	e7f0      	b.n	80060d0 <__s2b+0x18>
 80060ee:	9b08      	ldr	r3, [sp, #32]
 80060f0:	6143      	str	r3, [r0, #20]
 80060f2:	2d09      	cmp	r5, #9
 80060f4:	f04f 0301 	mov.w	r3, #1
 80060f8:	6103      	str	r3, [r0, #16]
 80060fa:	dd16      	ble.n	800612a <__s2b+0x72>
 80060fc:	f104 0909 	add.w	r9, r4, #9
 8006100:	46c8      	mov	r8, r9
 8006102:	442c      	add	r4, r5
 8006104:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006108:	4601      	mov	r1, r0
 800610a:	3b30      	subs	r3, #48	@ 0x30
 800610c:	220a      	movs	r2, #10
 800610e:	4630      	mov	r0, r6
 8006110:	f7ff ff8c 	bl	800602c <__multadd>
 8006114:	45a0      	cmp	r8, r4
 8006116:	d1f5      	bne.n	8006104 <__s2b+0x4c>
 8006118:	f1a5 0408 	sub.w	r4, r5, #8
 800611c:	444c      	add	r4, r9
 800611e:	1b2d      	subs	r5, r5, r4
 8006120:	1963      	adds	r3, r4, r5
 8006122:	42bb      	cmp	r3, r7
 8006124:	db04      	blt.n	8006130 <__s2b+0x78>
 8006126:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800612a:	340a      	adds	r4, #10
 800612c:	2509      	movs	r5, #9
 800612e:	e7f6      	b.n	800611e <__s2b+0x66>
 8006130:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006134:	4601      	mov	r1, r0
 8006136:	3b30      	subs	r3, #48	@ 0x30
 8006138:	220a      	movs	r2, #10
 800613a:	4630      	mov	r0, r6
 800613c:	f7ff ff76 	bl	800602c <__multadd>
 8006140:	e7ee      	b.n	8006120 <__s2b+0x68>
 8006142:	bf00      	nop
 8006144:	08009585 	.word	0x08009585
 8006148:	08009596 	.word	0x08009596

0800614c <__hi0bits>:
 800614c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006150:	4603      	mov	r3, r0
 8006152:	bf36      	itet	cc
 8006154:	0403      	lslcc	r3, r0, #16
 8006156:	2000      	movcs	r0, #0
 8006158:	2010      	movcc	r0, #16
 800615a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800615e:	bf3c      	itt	cc
 8006160:	021b      	lslcc	r3, r3, #8
 8006162:	3008      	addcc	r0, #8
 8006164:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006168:	bf3c      	itt	cc
 800616a:	011b      	lslcc	r3, r3, #4
 800616c:	3004      	addcc	r0, #4
 800616e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006172:	bf3c      	itt	cc
 8006174:	009b      	lslcc	r3, r3, #2
 8006176:	3002      	addcc	r0, #2
 8006178:	2b00      	cmp	r3, #0
 800617a:	db05      	blt.n	8006188 <__hi0bits+0x3c>
 800617c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006180:	f100 0001 	add.w	r0, r0, #1
 8006184:	bf08      	it	eq
 8006186:	2020      	moveq	r0, #32
 8006188:	4770      	bx	lr

0800618a <__lo0bits>:
 800618a:	6803      	ldr	r3, [r0, #0]
 800618c:	4602      	mov	r2, r0
 800618e:	f013 0007 	ands.w	r0, r3, #7
 8006192:	d00b      	beq.n	80061ac <__lo0bits+0x22>
 8006194:	07d9      	lsls	r1, r3, #31
 8006196:	d421      	bmi.n	80061dc <__lo0bits+0x52>
 8006198:	0798      	lsls	r0, r3, #30
 800619a:	bf49      	itett	mi
 800619c:	085b      	lsrmi	r3, r3, #1
 800619e:	089b      	lsrpl	r3, r3, #2
 80061a0:	2001      	movmi	r0, #1
 80061a2:	6013      	strmi	r3, [r2, #0]
 80061a4:	bf5c      	itt	pl
 80061a6:	6013      	strpl	r3, [r2, #0]
 80061a8:	2002      	movpl	r0, #2
 80061aa:	4770      	bx	lr
 80061ac:	b299      	uxth	r1, r3
 80061ae:	b909      	cbnz	r1, 80061b4 <__lo0bits+0x2a>
 80061b0:	0c1b      	lsrs	r3, r3, #16
 80061b2:	2010      	movs	r0, #16
 80061b4:	b2d9      	uxtb	r1, r3
 80061b6:	b909      	cbnz	r1, 80061bc <__lo0bits+0x32>
 80061b8:	3008      	adds	r0, #8
 80061ba:	0a1b      	lsrs	r3, r3, #8
 80061bc:	0719      	lsls	r1, r3, #28
 80061be:	bf04      	itt	eq
 80061c0:	091b      	lsreq	r3, r3, #4
 80061c2:	3004      	addeq	r0, #4
 80061c4:	0799      	lsls	r1, r3, #30
 80061c6:	bf04      	itt	eq
 80061c8:	089b      	lsreq	r3, r3, #2
 80061ca:	3002      	addeq	r0, #2
 80061cc:	07d9      	lsls	r1, r3, #31
 80061ce:	d403      	bmi.n	80061d8 <__lo0bits+0x4e>
 80061d0:	085b      	lsrs	r3, r3, #1
 80061d2:	f100 0001 	add.w	r0, r0, #1
 80061d6:	d003      	beq.n	80061e0 <__lo0bits+0x56>
 80061d8:	6013      	str	r3, [r2, #0]
 80061da:	4770      	bx	lr
 80061dc:	2000      	movs	r0, #0
 80061de:	4770      	bx	lr
 80061e0:	2020      	movs	r0, #32
 80061e2:	4770      	bx	lr

080061e4 <__i2b>:
 80061e4:	b510      	push	{r4, lr}
 80061e6:	460c      	mov	r4, r1
 80061e8:	2101      	movs	r1, #1
 80061ea:	f7ff febd 	bl	8005f68 <_Balloc>
 80061ee:	4602      	mov	r2, r0
 80061f0:	b928      	cbnz	r0, 80061fe <__i2b+0x1a>
 80061f2:	4b05      	ldr	r3, [pc, #20]	@ (8006208 <__i2b+0x24>)
 80061f4:	4805      	ldr	r0, [pc, #20]	@ (800620c <__i2b+0x28>)
 80061f6:	f240 1145 	movw	r1, #325	@ 0x145
 80061fa:	f001 fc1f 	bl	8007a3c <__assert_func>
 80061fe:	2301      	movs	r3, #1
 8006200:	6144      	str	r4, [r0, #20]
 8006202:	6103      	str	r3, [r0, #16]
 8006204:	bd10      	pop	{r4, pc}
 8006206:	bf00      	nop
 8006208:	08009585 	.word	0x08009585
 800620c:	08009596 	.word	0x08009596

08006210 <__multiply>:
 8006210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006214:	4617      	mov	r7, r2
 8006216:	690a      	ldr	r2, [r1, #16]
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	429a      	cmp	r2, r3
 800621c:	bfa8      	it	ge
 800621e:	463b      	movge	r3, r7
 8006220:	4689      	mov	r9, r1
 8006222:	bfa4      	itt	ge
 8006224:	460f      	movge	r7, r1
 8006226:	4699      	movge	r9, r3
 8006228:	693d      	ldr	r5, [r7, #16]
 800622a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	6879      	ldr	r1, [r7, #4]
 8006232:	eb05 060a 	add.w	r6, r5, sl
 8006236:	42b3      	cmp	r3, r6
 8006238:	b085      	sub	sp, #20
 800623a:	bfb8      	it	lt
 800623c:	3101      	addlt	r1, #1
 800623e:	f7ff fe93 	bl	8005f68 <_Balloc>
 8006242:	b930      	cbnz	r0, 8006252 <__multiply+0x42>
 8006244:	4602      	mov	r2, r0
 8006246:	4b41      	ldr	r3, [pc, #260]	@ (800634c <__multiply+0x13c>)
 8006248:	4841      	ldr	r0, [pc, #260]	@ (8006350 <__multiply+0x140>)
 800624a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800624e:	f001 fbf5 	bl	8007a3c <__assert_func>
 8006252:	f100 0414 	add.w	r4, r0, #20
 8006256:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800625a:	4623      	mov	r3, r4
 800625c:	2200      	movs	r2, #0
 800625e:	4573      	cmp	r3, lr
 8006260:	d320      	bcc.n	80062a4 <__multiply+0x94>
 8006262:	f107 0814 	add.w	r8, r7, #20
 8006266:	f109 0114 	add.w	r1, r9, #20
 800626a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800626e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006272:	9302      	str	r3, [sp, #8]
 8006274:	1beb      	subs	r3, r5, r7
 8006276:	3b15      	subs	r3, #21
 8006278:	f023 0303 	bic.w	r3, r3, #3
 800627c:	3304      	adds	r3, #4
 800627e:	3715      	adds	r7, #21
 8006280:	42bd      	cmp	r5, r7
 8006282:	bf38      	it	cc
 8006284:	2304      	movcc	r3, #4
 8006286:	9301      	str	r3, [sp, #4]
 8006288:	9b02      	ldr	r3, [sp, #8]
 800628a:	9103      	str	r1, [sp, #12]
 800628c:	428b      	cmp	r3, r1
 800628e:	d80c      	bhi.n	80062aa <__multiply+0x9a>
 8006290:	2e00      	cmp	r6, #0
 8006292:	dd03      	ble.n	800629c <__multiply+0x8c>
 8006294:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006298:	2b00      	cmp	r3, #0
 800629a:	d055      	beq.n	8006348 <__multiply+0x138>
 800629c:	6106      	str	r6, [r0, #16]
 800629e:	b005      	add	sp, #20
 80062a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062a4:	f843 2b04 	str.w	r2, [r3], #4
 80062a8:	e7d9      	b.n	800625e <__multiply+0x4e>
 80062aa:	f8b1 a000 	ldrh.w	sl, [r1]
 80062ae:	f1ba 0f00 	cmp.w	sl, #0
 80062b2:	d01f      	beq.n	80062f4 <__multiply+0xe4>
 80062b4:	46c4      	mov	ip, r8
 80062b6:	46a1      	mov	r9, r4
 80062b8:	2700      	movs	r7, #0
 80062ba:	f85c 2b04 	ldr.w	r2, [ip], #4
 80062be:	f8d9 3000 	ldr.w	r3, [r9]
 80062c2:	fa1f fb82 	uxth.w	fp, r2
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	fb0a 330b 	mla	r3, sl, fp, r3
 80062cc:	443b      	add	r3, r7
 80062ce:	f8d9 7000 	ldr.w	r7, [r9]
 80062d2:	0c12      	lsrs	r2, r2, #16
 80062d4:	0c3f      	lsrs	r7, r7, #16
 80062d6:	fb0a 7202 	mla	r2, sl, r2, r7
 80062da:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80062de:	b29b      	uxth	r3, r3
 80062e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062e4:	4565      	cmp	r5, ip
 80062e6:	f849 3b04 	str.w	r3, [r9], #4
 80062ea:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80062ee:	d8e4      	bhi.n	80062ba <__multiply+0xaa>
 80062f0:	9b01      	ldr	r3, [sp, #4]
 80062f2:	50e7      	str	r7, [r4, r3]
 80062f4:	9b03      	ldr	r3, [sp, #12]
 80062f6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80062fa:	3104      	adds	r1, #4
 80062fc:	f1b9 0f00 	cmp.w	r9, #0
 8006300:	d020      	beq.n	8006344 <__multiply+0x134>
 8006302:	6823      	ldr	r3, [r4, #0]
 8006304:	4647      	mov	r7, r8
 8006306:	46a4      	mov	ip, r4
 8006308:	f04f 0a00 	mov.w	sl, #0
 800630c:	f8b7 b000 	ldrh.w	fp, [r7]
 8006310:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006314:	fb09 220b 	mla	r2, r9, fp, r2
 8006318:	4452      	add	r2, sl
 800631a:	b29b      	uxth	r3, r3
 800631c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006320:	f84c 3b04 	str.w	r3, [ip], #4
 8006324:	f857 3b04 	ldr.w	r3, [r7], #4
 8006328:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800632c:	f8bc 3000 	ldrh.w	r3, [ip]
 8006330:	fb09 330a 	mla	r3, r9, sl, r3
 8006334:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006338:	42bd      	cmp	r5, r7
 800633a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800633e:	d8e5      	bhi.n	800630c <__multiply+0xfc>
 8006340:	9a01      	ldr	r2, [sp, #4]
 8006342:	50a3      	str	r3, [r4, r2]
 8006344:	3404      	adds	r4, #4
 8006346:	e79f      	b.n	8006288 <__multiply+0x78>
 8006348:	3e01      	subs	r6, #1
 800634a:	e7a1      	b.n	8006290 <__multiply+0x80>
 800634c:	08009585 	.word	0x08009585
 8006350:	08009596 	.word	0x08009596

08006354 <__pow5mult>:
 8006354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006358:	4615      	mov	r5, r2
 800635a:	f012 0203 	ands.w	r2, r2, #3
 800635e:	4607      	mov	r7, r0
 8006360:	460e      	mov	r6, r1
 8006362:	d007      	beq.n	8006374 <__pow5mult+0x20>
 8006364:	4c25      	ldr	r4, [pc, #148]	@ (80063fc <__pow5mult+0xa8>)
 8006366:	3a01      	subs	r2, #1
 8006368:	2300      	movs	r3, #0
 800636a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800636e:	f7ff fe5d 	bl	800602c <__multadd>
 8006372:	4606      	mov	r6, r0
 8006374:	10ad      	asrs	r5, r5, #2
 8006376:	d03d      	beq.n	80063f4 <__pow5mult+0xa0>
 8006378:	69fc      	ldr	r4, [r7, #28]
 800637a:	b97c      	cbnz	r4, 800639c <__pow5mult+0x48>
 800637c:	2010      	movs	r0, #16
 800637e:	f7ff fd3d 	bl	8005dfc <malloc>
 8006382:	4602      	mov	r2, r0
 8006384:	61f8      	str	r0, [r7, #28]
 8006386:	b928      	cbnz	r0, 8006394 <__pow5mult+0x40>
 8006388:	4b1d      	ldr	r3, [pc, #116]	@ (8006400 <__pow5mult+0xac>)
 800638a:	481e      	ldr	r0, [pc, #120]	@ (8006404 <__pow5mult+0xb0>)
 800638c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006390:	f001 fb54 	bl	8007a3c <__assert_func>
 8006394:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006398:	6004      	str	r4, [r0, #0]
 800639a:	60c4      	str	r4, [r0, #12]
 800639c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80063a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80063a4:	b94c      	cbnz	r4, 80063ba <__pow5mult+0x66>
 80063a6:	f240 2171 	movw	r1, #625	@ 0x271
 80063aa:	4638      	mov	r0, r7
 80063ac:	f7ff ff1a 	bl	80061e4 <__i2b>
 80063b0:	2300      	movs	r3, #0
 80063b2:	f8c8 0008 	str.w	r0, [r8, #8]
 80063b6:	4604      	mov	r4, r0
 80063b8:	6003      	str	r3, [r0, #0]
 80063ba:	f04f 0900 	mov.w	r9, #0
 80063be:	07eb      	lsls	r3, r5, #31
 80063c0:	d50a      	bpl.n	80063d8 <__pow5mult+0x84>
 80063c2:	4631      	mov	r1, r6
 80063c4:	4622      	mov	r2, r4
 80063c6:	4638      	mov	r0, r7
 80063c8:	f7ff ff22 	bl	8006210 <__multiply>
 80063cc:	4631      	mov	r1, r6
 80063ce:	4680      	mov	r8, r0
 80063d0:	4638      	mov	r0, r7
 80063d2:	f7ff fe09 	bl	8005fe8 <_Bfree>
 80063d6:	4646      	mov	r6, r8
 80063d8:	106d      	asrs	r5, r5, #1
 80063da:	d00b      	beq.n	80063f4 <__pow5mult+0xa0>
 80063dc:	6820      	ldr	r0, [r4, #0]
 80063de:	b938      	cbnz	r0, 80063f0 <__pow5mult+0x9c>
 80063e0:	4622      	mov	r2, r4
 80063e2:	4621      	mov	r1, r4
 80063e4:	4638      	mov	r0, r7
 80063e6:	f7ff ff13 	bl	8006210 <__multiply>
 80063ea:	6020      	str	r0, [r4, #0]
 80063ec:	f8c0 9000 	str.w	r9, [r0]
 80063f0:	4604      	mov	r4, r0
 80063f2:	e7e4      	b.n	80063be <__pow5mult+0x6a>
 80063f4:	4630      	mov	r0, r6
 80063f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063fa:	bf00      	nop
 80063fc:	080096a8 	.word	0x080096a8
 8006400:	08009516 	.word	0x08009516
 8006404:	08009596 	.word	0x08009596

08006408 <__lshift>:
 8006408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800640c:	460c      	mov	r4, r1
 800640e:	6849      	ldr	r1, [r1, #4]
 8006410:	6923      	ldr	r3, [r4, #16]
 8006412:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006416:	68a3      	ldr	r3, [r4, #8]
 8006418:	4607      	mov	r7, r0
 800641a:	4691      	mov	r9, r2
 800641c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006420:	f108 0601 	add.w	r6, r8, #1
 8006424:	42b3      	cmp	r3, r6
 8006426:	db0b      	blt.n	8006440 <__lshift+0x38>
 8006428:	4638      	mov	r0, r7
 800642a:	f7ff fd9d 	bl	8005f68 <_Balloc>
 800642e:	4605      	mov	r5, r0
 8006430:	b948      	cbnz	r0, 8006446 <__lshift+0x3e>
 8006432:	4602      	mov	r2, r0
 8006434:	4b28      	ldr	r3, [pc, #160]	@ (80064d8 <__lshift+0xd0>)
 8006436:	4829      	ldr	r0, [pc, #164]	@ (80064dc <__lshift+0xd4>)
 8006438:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800643c:	f001 fafe 	bl	8007a3c <__assert_func>
 8006440:	3101      	adds	r1, #1
 8006442:	005b      	lsls	r3, r3, #1
 8006444:	e7ee      	b.n	8006424 <__lshift+0x1c>
 8006446:	2300      	movs	r3, #0
 8006448:	f100 0114 	add.w	r1, r0, #20
 800644c:	f100 0210 	add.w	r2, r0, #16
 8006450:	4618      	mov	r0, r3
 8006452:	4553      	cmp	r3, sl
 8006454:	db33      	blt.n	80064be <__lshift+0xb6>
 8006456:	6920      	ldr	r0, [r4, #16]
 8006458:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800645c:	f104 0314 	add.w	r3, r4, #20
 8006460:	f019 091f 	ands.w	r9, r9, #31
 8006464:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006468:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800646c:	d02b      	beq.n	80064c6 <__lshift+0xbe>
 800646e:	f1c9 0e20 	rsb	lr, r9, #32
 8006472:	468a      	mov	sl, r1
 8006474:	2200      	movs	r2, #0
 8006476:	6818      	ldr	r0, [r3, #0]
 8006478:	fa00 f009 	lsl.w	r0, r0, r9
 800647c:	4310      	orrs	r0, r2
 800647e:	f84a 0b04 	str.w	r0, [sl], #4
 8006482:	f853 2b04 	ldr.w	r2, [r3], #4
 8006486:	459c      	cmp	ip, r3
 8006488:	fa22 f20e 	lsr.w	r2, r2, lr
 800648c:	d8f3      	bhi.n	8006476 <__lshift+0x6e>
 800648e:	ebac 0304 	sub.w	r3, ip, r4
 8006492:	3b15      	subs	r3, #21
 8006494:	f023 0303 	bic.w	r3, r3, #3
 8006498:	3304      	adds	r3, #4
 800649a:	f104 0015 	add.w	r0, r4, #21
 800649e:	4560      	cmp	r0, ip
 80064a0:	bf88      	it	hi
 80064a2:	2304      	movhi	r3, #4
 80064a4:	50ca      	str	r2, [r1, r3]
 80064a6:	b10a      	cbz	r2, 80064ac <__lshift+0xa4>
 80064a8:	f108 0602 	add.w	r6, r8, #2
 80064ac:	3e01      	subs	r6, #1
 80064ae:	4638      	mov	r0, r7
 80064b0:	612e      	str	r6, [r5, #16]
 80064b2:	4621      	mov	r1, r4
 80064b4:	f7ff fd98 	bl	8005fe8 <_Bfree>
 80064b8:	4628      	mov	r0, r5
 80064ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064be:	f842 0f04 	str.w	r0, [r2, #4]!
 80064c2:	3301      	adds	r3, #1
 80064c4:	e7c5      	b.n	8006452 <__lshift+0x4a>
 80064c6:	3904      	subs	r1, #4
 80064c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80064cc:	f841 2f04 	str.w	r2, [r1, #4]!
 80064d0:	459c      	cmp	ip, r3
 80064d2:	d8f9      	bhi.n	80064c8 <__lshift+0xc0>
 80064d4:	e7ea      	b.n	80064ac <__lshift+0xa4>
 80064d6:	bf00      	nop
 80064d8:	08009585 	.word	0x08009585
 80064dc:	08009596 	.word	0x08009596

080064e0 <__mcmp>:
 80064e0:	690a      	ldr	r2, [r1, #16]
 80064e2:	4603      	mov	r3, r0
 80064e4:	6900      	ldr	r0, [r0, #16]
 80064e6:	1a80      	subs	r0, r0, r2
 80064e8:	b530      	push	{r4, r5, lr}
 80064ea:	d10e      	bne.n	800650a <__mcmp+0x2a>
 80064ec:	3314      	adds	r3, #20
 80064ee:	3114      	adds	r1, #20
 80064f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80064f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80064f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80064fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006500:	4295      	cmp	r5, r2
 8006502:	d003      	beq.n	800650c <__mcmp+0x2c>
 8006504:	d205      	bcs.n	8006512 <__mcmp+0x32>
 8006506:	f04f 30ff 	mov.w	r0, #4294967295
 800650a:	bd30      	pop	{r4, r5, pc}
 800650c:	42a3      	cmp	r3, r4
 800650e:	d3f3      	bcc.n	80064f8 <__mcmp+0x18>
 8006510:	e7fb      	b.n	800650a <__mcmp+0x2a>
 8006512:	2001      	movs	r0, #1
 8006514:	e7f9      	b.n	800650a <__mcmp+0x2a>
	...

08006518 <__mdiff>:
 8006518:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800651c:	4689      	mov	r9, r1
 800651e:	4606      	mov	r6, r0
 8006520:	4611      	mov	r1, r2
 8006522:	4648      	mov	r0, r9
 8006524:	4614      	mov	r4, r2
 8006526:	f7ff ffdb 	bl	80064e0 <__mcmp>
 800652a:	1e05      	subs	r5, r0, #0
 800652c:	d112      	bne.n	8006554 <__mdiff+0x3c>
 800652e:	4629      	mov	r1, r5
 8006530:	4630      	mov	r0, r6
 8006532:	f7ff fd19 	bl	8005f68 <_Balloc>
 8006536:	4602      	mov	r2, r0
 8006538:	b928      	cbnz	r0, 8006546 <__mdiff+0x2e>
 800653a:	4b3e      	ldr	r3, [pc, #248]	@ (8006634 <__mdiff+0x11c>)
 800653c:	f240 2137 	movw	r1, #567	@ 0x237
 8006540:	483d      	ldr	r0, [pc, #244]	@ (8006638 <__mdiff+0x120>)
 8006542:	f001 fa7b 	bl	8007a3c <__assert_func>
 8006546:	2301      	movs	r3, #1
 8006548:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800654c:	4610      	mov	r0, r2
 800654e:	b003      	add	sp, #12
 8006550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006554:	bfbc      	itt	lt
 8006556:	464b      	movlt	r3, r9
 8006558:	46a1      	movlt	r9, r4
 800655a:	4630      	mov	r0, r6
 800655c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006560:	bfba      	itte	lt
 8006562:	461c      	movlt	r4, r3
 8006564:	2501      	movlt	r5, #1
 8006566:	2500      	movge	r5, #0
 8006568:	f7ff fcfe 	bl	8005f68 <_Balloc>
 800656c:	4602      	mov	r2, r0
 800656e:	b918      	cbnz	r0, 8006578 <__mdiff+0x60>
 8006570:	4b30      	ldr	r3, [pc, #192]	@ (8006634 <__mdiff+0x11c>)
 8006572:	f240 2145 	movw	r1, #581	@ 0x245
 8006576:	e7e3      	b.n	8006540 <__mdiff+0x28>
 8006578:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800657c:	6926      	ldr	r6, [r4, #16]
 800657e:	60c5      	str	r5, [r0, #12]
 8006580:	f109 0310 	add.w	r3, r9, #16
 8006584:	f109 0514 	add.w	r5, r9, #20
 8006588:	f104 0e14 	add.w	lr, r4, #20
 800658c:	f100 0b14 	add.w	fp, r0, #20
 8006590:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006594:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006598:	9301      	str	r3, [sp, #4]
 800659a:	46d9      	mov	r9, fp
 800659c:	f04f 0c00 	mov.w	ip, #0
 80065a0:	9b01      	ldr	r3, [sp, #4]
 80065a2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80065a6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80065aa:	9301      	str	r3, [sp, #4]
 80065ac:	b281      	uxth	r1, r0
 80065ae:	fa1f f38a 	uxth.w	r3, sl
 80065b2:	1a5b      	subs	r3, r3, r1
 80065b4:	0c00      	lsrs	r0, r0, #16
 80065b6:	4463      	add	r3, ip
 80065b8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80065bc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80065c6:	4576      	cmp	r6, lr
 80065c8:	f849 3b04 	str.w	r3, [r9], #4
 80065cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80065d0:	d8e6      	bhi.n	80065a0 <__mdiff+0x88>
 80065d2:	1b33      	subs	r3, r6, r4
 80065d4:	3b15      	subs	r3, #21
 80065d6:	f023 0303 	bic.w	r3, r3, #3
 80065da:	3415      	adds	r4, #21
 80065dc:	3304      	adds	r3, #4
 80065de:	42a6      	cmp	r6, r4
 80065e0:	bf38      	it	cc
 80065e2:	2304      	movcc	r3, #4
 80065e4:	441d      	add	r5, r3
 80065e6:	445b      	add	r3, fp
 80065e8:	461e      	mov	r6, r3
 80065ea:	462c      	mov	r4, r5
 80065ec:	4544      	cmp	r4, r8
 80065ee:	d30e      	bcc.n	800660e <__mdiff+0xf6>
 80065f0:	f108 0103 	add.w	r1, r8, #3
 80065f4:	1b49      	subs	r1, r1, r5
 80065f6:	f021 0103 	bic.w	r1, r1, #3
 80065fa:	3d03      	subs	r5, #3
 80065fc:	45a8      	cmp	r8, r5
 80065fe:	bf38      	it	cc
 8006600:	2100      	movcc	r1, #0
 8006602:	440b      	add	r3, r1
 8006604:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006608:	b191      	cbz	r1, 8006630 <__mdiff+0x118>
 800660a:	6117      	str	r7, [r2, #16]
 800660c:	e79e      	b.n	800654c <__mdiff+0x34>
 800660e:	f854 1b04 	ldr.w	r1, [r4], #4
 8006612:	46e6      	mov	lr, ip
 8006614:	0c08      	lsrs	r0, r1, #16
 8006616:	fa1c fc81 	uxtah	ip, ip, r1
 800661a:	4471      	add	r1, lr
 800661c:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006620:	b289      	uxth	r1, r1
 8006622:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006626:	f846 1b04 	str.w	r1, [r6], #4
 800662a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800662e:	e7dd      	b.n	80065ec <__mdiff+0xd4>
 8006630:	3f01      	subs	r7, #1
 8006632:	e7e7      	b.n	8006604 <__mdiff+0xec>
 8006634:	08009585 	.word	0x08009585
 8006638:	08009596 	.word	0x08009596

0800663c <__ulp>:
 800663c:	4b0e      	ldr	r3, [pc, #56]	@ (8006678 <__ulp+0x3c>)
 800663e:	400b      	ands	r3, r1
 8006640:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006644:	2b00      	cmp	r3, #0
 8006646:	dc08      	bgt.n	800665a <__ulp+0x1e>
 8006648:	425b      	negs	r3, r3
 800664a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800664e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006652:	da04      	bge.n	800665e <__ulp+0x22>
 8006654:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006658:	4113      	asrs	r3, r2
 800665a:	2200      	movs	r2, #0
 800665c:	e008      	b.n	8006670 <__ulp+0x34>
 800665e:	f1a2 0314 	sub.w	r3, r2, #20
 8006662:	2b1e      	cmp	r3, #30
 8006664:	bfda      	itte	le
 8006666:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800666a:	40da      	lsrle	r2, r3
 800666c:	2201      	movgt	r2, #1
 800666e:	2300      	movs	r3, #0
 8006670:	4619      	mov	r1, r3
 8006672:	4610      	mov	r0, r2
 8006674:	4770      	bx	lr
 8006676:	bf00      	nop
 8006678:	7ff00000 	.word	0x7ff00000

0800667c <__b2d>:
 800667c:	6902      	ldr	r2, [r0, #16]
 800667e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006680:	f100 0614 	add.w	r6, r0, #20
 8006684:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006688:	4f20      	ldr	r7, [pc, #128]	@ (800670c <__b2d+0x90>)
 800668a:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800668e:	4620      	mov	r0, r4
 8006690:	f7ff fd5c 	bl	800614c <__hi0bits>
 8006694:	4603      	mov	r3, r0
 8006696:	2b0a      	cmp	r3, #10
 8006698:	f1c0 0020 	rsb	r0, r0, #32
 800669c:	f1a2 0504 	sub.w	r5, r2, #4
 80066a0:	6008      	str	r0, [r1, #0]
 80066a2:	dc13      	bgt.n	80066cc <__b2d+0x50>
 80066a4:	42ae      	cmp	r6, r5
 80066a6:	bf38      	it	cc
 80066a8:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80066ac:	f1c3 0c0b 	rsb	ip, r3, #11
 80066b0:	bf28      	it	cs
 80066b2:	2200      	movcs	r2, #0
 80066b4:	3315      	adds	r3, #21
 80066b6:	fa24 fe0c 	lsr.w	lr, r4, ip
 80066ba:	fa04 f303 	lsl.w	r3, r4, r3
 80066be:	fa22 f20c 	lsr.w	r2, r2, ip
 80066c2:	ea4e 0107 	orr.w	r1, lr, r7
 80066c6:	431a      	orrs	r2, r3
 80066c8:	4610      	mov	r0, r2
 80066ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066cc:	42ae      	cmp	r6, r5
 80066ce:	bf36      	itet	cc
 80066d0:	f1a2 0508 	subcc.w	r5, r2, #8
 80066d4:	2200      	movcs	r2, #0
 80066d6:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80066da:	3b0b      	subs	r3, #11
 80066dc:	d012      	beq.n	8006704 <__b2d+0x88>
 80066de:	f1c3 0720 	rsb	r7, r3, #32
 80066e2:	fa22 f107 	lsr.w	r1, r2, r7
 80066e6:	409c      	lsls	r4, r3
 80066e8:	430c      	orrs	r4, r1
 80066ea:	42b5      	cmp	r5, r6
 80066ec:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80066f0:	bf8c      	ite	hi
 80066f2:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80066f6:	2400      	movls	r4, #0
 80066f8:	409a      	lsls	r2, r3
 80066fa:	40fc      	lsrs	r4, r7
 80066fc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006700:	4322      	orrs	r2, r4
 8006702:	e7e1      	b.n	80066c8 <__b2d+0x4c>
 8006704:	ea44 0107 	orr.w	r1, r4, r7
 8006708:	e7de      	b.n	80066c8 <__b2d+0x4c>
 800670a:	bf00      	nop
 800670c:	3ff00000 	.word	0x3ff00000

08006710 <__d2b>:
 8006710:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006714:	2101      	movs	r1, #1
 8006716:	9e08      	ldr	r6, [sp, #32]
 8006718:	4690      	mov	r8, r2
 800671a:	4699      	mov	r9, r3
 800671c:	f7ff fc24 	bl	8005f68 <_Balloc>
 8006720:	4604      	mov	r4, r0
 8006722:	b930      	cbnz	r0, 8006732 <__d2b+0x22>
 8006724:	4602      	mov	r2, r0
 8006726:	4b24      	ldr	r3, [pc, #144]	@ (80067b8 <__d2b+0xa8>)
 8006728:	4824      	ldr	r0, [pc, #144]	@ (80067bc <__d2b+0xac>)
 800672a:	f240 310f 	movw	r1, #783	@ 0x30f
 800672e:	f001 f985 	bl	8007a3c <__assert_func>
 8006732:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006736:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800673a:	b10d      	cbz	r5, 8006740 <__d2b+0x30>
 800673c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006740:	9301      	str	r3, [sp, #4]
 8006742:	f1b8 0300 	subs.w	r3, r8, #0
 8006746:	d024      	beq.n	8006792 <__d2b+0x82>
 8006748:	4668      	mov	r0, sp
 800674a:	9300      	str	r3, [sp, #0]
 800674c:	f7ff fd1d 	bl	800618a <__lo0bits>
 8006750:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006754:	b1d8      	cbz	r0, 800678e <__d2b+0x7e>
 8006756:	f1c0 0320 	rsb	r3, r0, #32
 800675a:	fa02 f303 	lsl.w	r3, r2, r3
 800675e:	430b      	orrs	r3, r1
 8006760:	40c2      	lsrs	r2, r0
 8006762:	6163      	str	r3, [r4, #20]
 8006764:	9201      	str	r2, [sp, #4]
 8006766:	9b01      	ldr	r3, [sp, #4]
 8006768:	61a3      	str	r3, [r4, #24]
 800676a:	2b00      	cmp	r3, #0
 800676c:	bf0c      	ite	eq
 800676e:	2201      	moveq	r2, #1
 8006770:	2202      	movne	r2, #2
 8006772:	6122      	str	r2, [r4, #16]
 8006774:	b1ad      	cbz	r5, 80067a2 <__d2b+0x92>
 8006776:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800677a:	4405      	add	r5, r0
 800677c:	6035      	str	r5, [r6, #0]
 800677e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006784:	6018      	str	r0, [r3, #0]
 8006786:	4620      	mov	r0, r4
 8006788:	b002      	add	sp, #8
 800678a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800678e:	6161      	str	r1, [r4, #20]
 8006790:	e7e9      	b.n	8006766 <__d2b+0x56>
 8006792:	a801      	add	r0, sp, #4
 8006794:	f7ff fcf9 	bl	800618a <__lo0bits>
 8006798:	9b01      	ldr	r3, [sp, #4]
 800679a:	6163      	str	r3, [r4, #20]
 800679c:	3020      	adds	r0, #32
 800679e:	2201      	movs	r2, #1
 80067a0:	e7e7      	b.n	8006772 <__d2b+0x62>
 80067a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80067a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80067aa:	6030      	str	r0, [r6, #0]
 80067ac:	6918      	ldr	r0, [r3, #16]
 80067ae:	f7ff fccd 	bl	800614c <__hi0bits>
 80067b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80067b6:	e7e4      	b.n	8006782 <__d2b+0x72>
 80067b8:	08009585 	.word	0x08009585
 80067bc:	08009596 	.word	0x08009596

080067c0 <__ratio>:
 80067c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067c4:	b085      	sub	sp, #20
 80067c6:	e9cd 1000 	strd	r1, r0, [sp]
 80067ca:	a902      	add	r1, sp, #8
 80067cc:	f7ff ff56 	bl	800667c <__b2d>
 80067d0:	468b      	mov	fp, r1
 80067d2:	4606      	mov	r6, r0
 80067d4:	460f      	mov	r7, r1
 80067d6:	9800      	ldr	r0, [sp, #0]
 80067d8:	a903      	add	r1, sp, #12
 80067da:	f7ff ff4f 	bl	800667c <__b2d>
 80067de:	9b01      	ldr	r3, [sp, #4]
 80067e0:	4689      	mov	r9, r1
 80067e2:	460d      	mov	r5, r1
 80067e4:	6919      	ldr	r1, [r3, #16]
 80067e6:	9b00      	ldr	r3, [sp, #0]
 80067e8:	691b      	ldr	r3, [r3, #16]
 80067ea:	1ac9      	subs	r1, r1, r3
 80067ec:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80067f0:	1a9b      	subs	r3, r3, r2
 80067f2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	bfcd      	iteet	gt
 80067fa:	463a      	movgt	r2, r7
 80067fc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006800:	462a      	movle	r2, r5
 8006802:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8006806:	bfd8      	it	le
 8006808:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800680c:	4604      	mov	r4, r0
 800680e:	4622      	mov	r2, r4
 8006810:	464b      	mov	r3, r9
 8006812:	4630      	mov	r0, r6
 8006814:	4659      	mov	r1, fp
 8006816:	f7fa f839 	bl	800088c <__aeabi_ddiv>
 800681a:	b005      	add	sp, #20
 800681c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006820 <__copybits>:
 8006820:	3901      	subs	r1, #1
 8006822:	b570      	push	{r4, r5, r6, lr}
 8006824:	1149      	asrs	r1, r1, #5
 8006826:	6914      	ldr	r4, [r2, #16]
 8006828:	3101      	adds	r1, #1
 800682a:	f102 0314 	add.w	r3, r2, #20
 800682e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006832:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006836:	1f05      	subs	r5, r0, #4
 8006838:	42a3      	cmp	r3, r4
 800683a:	d30c      	bcc.n	8006856 <__copybits+0x36>
 800683c:	1aa3      	subs	r3, r4, r2
 800683e:	3b11      	subs	r3, #17
 8006840:	f023 0303 	bic.w	r3, r3, #3
 8006844:	3211      	adds	r2, #17
 8006846:	42a2      	cmp	r2, r4
 8006848:	bf88      	it	hi
 800684a:	2300      	movhi	r3, #0
 800684c:	4418      	add	r0, r3
 800684e:	2300      	movs	r3, #0
 8006850:	4288      	cmp	r0, r1
 8006852:	d305      	bcc.n	8006860 <__copybits+0x40>
 8006854:	bd70      	pop	{r4, r5, r6, pc}
 8006856:	f853 6b04 	ldr.w	r6, [r3], #4
 800685a:	f845 6f04 	str.w	r6, [r5, #4]!
 800685e:	e7eb      	b.n	8006838 <__copybits+0x18>
 8006860:	f840 3b04 	str.w	r3, [r0], #4
 8006864:	e7f4      	b.n	8006850 <__copybits+0x30>

08006866 <__any_on>:
 8006866:	f100 0214 	add.w	r2, r0, #20
 800686a:	6900      	ldr	r0, [r0, #16]
 800686c:	114b      	asrs	r3, r1, #5
 800686e:	4298      	cmp	r0, r3
 8006870:	b510      	push	{r4, lr}
 8006872:	db11      	blt.n	8006898 <__any_on+0x32>
 8006874:	dd0a      	ble.n	800688c <__any_on+0x26>
 8006876:	f011 011f 	ands.w	r1, r1, #31
 800687a:	d007      	beq.n	800688c <__any_on+0x26>
 800687c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006880:	fa24 f001 	lsr.w	r0, r4, r1
 8006884:	fa00 f101 	lsl.w	r1, r0, r1
 8006888:	428c      	cmp	r4, r1
 800688a:	d10b      	bne.n	80068a4 <__any_on+0x3e>
 800688c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006890:	4293      	cmp	r3, r2
 8006892:	d803      	bhi.n	800689c <__any_on+0x36>
 8006894:	2000      	movs	r0, #0
 8006896:	bd10      	pop	{r4, pc}
 8006898:	4603      	mov	r3, r0
 800689a:	e7f7      	b.n	800688c <__any_on+0x26>
 800689c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80068a0:	2900      	cmp	r1, #0
 80068a2:	d0f5      	beq.n	8006890 <__any_on+0x2a>
 80068a4:	2001      	movs	r0, #1
 80068a6:	e7f6      	b.n	8006896 <__any_on+0x30>

080068a8 <sulp>:
 80068a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068ac:	460f      	mov	r7, r1
 80068ae:	4690      	mov	r8, r2
 80068b0:	f7ff fec4 	bl	800663c <__ulp>
 80068b4:	4604      	mov	r4, r0
 80068b6:	460d      	mov	r5, r1
 80068b8:	f1b8 0f00 	cmp.w	r8, #0
 80068bc:	d011      	beq.n	80068e2 <sulp+0x3a>
 80068be:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80068c2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	dd0b      	ble.n	80068e2 <sulp+0x3a>
 80068ca:	051b      	lsls	r3, r3, #20
 80068cc:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80068d0:	2400      	movs	r4, #0
 80068d2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80068d6:	4622      	mov	r2, r4
 80068d8:	462b      	mov	r3, r5
 80068da:	f7f9 fead 	bl	8000638 <__aeabi_dmul>
 80068de:	4604      	mov	r4, r0
 80068e0:	460d      	mov	r5, r1
 80068e2:	4620      	mov	r0, r4
 80068e4:	4629      	mov	r1, r5
 80068e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068ea:	0000      	movs	r0, r0
 80068ec:	0000      	movs	r0, r0
	...

080068f0 <_strtod_l>:
 80068f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068f4:	b09f      	sub	sp, #124	@ 0x7c
 80068f6:	460c      	mov	r4, r1
 80068f8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80068fa:	2200      	movs	r2, #0
 80068fc:	921a      	str	r2, [sp, #104]	@ 0x68
 80068fe:	9005      	str	r0, [sp, #20]
 8006900:	f04f 0a00 	mov.w	sl, #0
 8006904:	f04f 0b00 	mov.w	fp, #0
 8006908:	460a      	mov	r2, r1
 800690a:	9219      	str	r2, [sp, #100]	@ 0x64
 800690c:	7811      	ldrb	r1, [r2, #0]
 800690e:	292b      	cmp	r1, #43	@ 0x2b
 8006910:	d048      	beq.n	80069a4 <_strtod_l+0xb4>
 8006912:	d836      	bhi.n	8006982 <_strtod_l+0x92>
 8006914:	290d      	cmp	r1, #13
 8006916:	d830      	bhi.n	800697a <_strtod_l+0x8a>
 8006918:	2908      	cmp	r1, #8
 800691a:	d830      	bhi.n	800697e <_strtod_l+0x8e>
 800691c:	2900      	cmp	r1, #0
 800691e:	d039      	beq.n	8006994 <_strtod_l+0xa4>
 8006920:	2200      	movs	r2, #0
 8006922:	920e      	str	r2, [sp, #56]	@ 0x38
 8006924:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006926:	782a      	ldrb	r2, [r5, #0]
 8006928:	2a30      	cmp	r2, #48	@ 0x30
 800692a:	f040 80b0 	bne.w	8006a8e <_strtod_l+0x19e>
 800692e:	786a      	ldrb	r2, [r5, #1]
 8006930:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006934:	2a58      	cmp	r2, #88	@ 0x58
 8006936:	d16c      	bne.n	8006a12 <_strtod_l+0x122>
 8006938:	9302      	str	r3, [sp, #8]
 800693a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800693c:	9301      	str	r3, [sp, #4]
 800693e:	ab1a      	add	r3, sp, #104	@ 0x68
 8006940:	9300      	str	r3, [sp, #0]
 8006942:	4a8e      	ldr	r2, [pc, #568]	@ (8006b7c <_strtod_l+0x28c>)
 8006944:	9805      	ldr	r0, [sp, #20]
 8006946:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006948:	a919      	add	r1, sp, #100	@ 0x64
 800694a:	f001 f911 	bl	8007b70 <__gethex>
 800694e:	f010 060f 	ands.w	r6, r0, #15
 8006952:	4604      	mov	r4, r0
 8006954:	d005      	beq.n	8006962 <_strtod_l+0x72>
 8006956:	2e06      	cmp	r6, #6
 8006958:	d126      	bne.n	80069a8 <_strtod_l+0xb8>
 800695a:	3501      	adds	r5, #1
 800695c:	2300      	movs	r3, #0
 800695e:	9519      	str	r5, [sp, #100]	@ 0x64
 8006960:	930e      	str	r3, [sp, #56]	@ 0x38
 8006962:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006964:	2b00      	cmp	r3, #0
 8006966:	f040 857e 	bne.w	8007466 <_strtod_l+0xb76>
 800696a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800696c:	b1bb      	cbz	r3, 800699e <_strtod_l+0xae>
 800696e:	4650      	mov	r0, sl
 8006970:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8006974:	b01f      	add	sp, #124	@ 0x7c
 8006976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800697a:	2920      	cmp	r1, #32
 800697c:	d1d0      	bne.n	8006920 <_strtod_l+0x30>
 800697e:	3201      	adds	r2, #1
 8006980:	e7c3      	b.n	800690a <_strtod_l+0x1a>
 8006982:	292d      	cmp	r1, #45	@ 0x2d
 8006984:	d1cc      	bne.n	8006920 <_strtod_l+0x30>
 8006986:	2101      	movs	r1, #1
 8006988:	910e      	str	r1, [sp, #56]	@ 0x38
 800698a:	1c51      	adds	r1, r2, #1
 800698c:	9119      	str	r1, [sp, #100]	@ 0x64
 800698e:	7852      	ldrb	r2, [r2, #1]
 8006990:	2a00      	cmp	r2, #0
 8006992:	d1c7      	bne.n	8006924 <_strtod_l+0x34>
 8006994:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006996:	9419      	str	r4, [sp, #100]	@ 0x64
 8006998:	2b00      	cmp	r3, #0
 800699a:	f040 8562 	bne.w	8007462 <_strtod_l+0xb72>
 800699e:	4650      	mov	r0, sl
 80069a0:	4659      	mov	r1, fp
 80069a2:	e7e7      	b.n	8006974 <_strtod_l+0x84>
 80069a4:	2100      	movs	r1, #0
 80069a6:	e7ef      	b.n	8006988 <_strtod_l+0x98>
 80069a8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80069aa:	b13a      	cbz	r2, 80069bc <_strtod_l+0xcc>
 80069ac:	2135      	movs	r1, #53	@ 0x35
 80069ae:	a81c      	add	r0, sp, #112	@ 0x70
 80069b0:	f7ff ff36 	bl	8006820 <__copybits>
 80069b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80069b6:	9805      	ldr	r0, [sp, #20]
 80069b8:	f7ff fb16 	bl	8005fe8 <_Bfree>
 80069bc:	3e01      	subs	r6, #1
 80069be:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80069c0:	2e04      	cmp	r6, #4
 80069c2:	d806      	bhi.n	80069d2 <_strtod_l+0xe2>
 80069c4:	e8df f006 	tbb	[pc, r6]
 80069c8:	201d0314 	.word	0x201d0314
 80069cc:	14          	.byte	0x14
 80069cd:	00          	.byte	0x00
 80069ce:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80069d2:	05e1      	lsls	r1, r4, #23
 80069d4:	bf48      	it	mi
 80069d6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80069da:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80069de:	0d1b      	lsrs	r3, r3, #20
 80069e0:	051b      	lsls	r3, r3, #20
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d1bd      	bne.n	8006962 <_strtod_l+0x72>
 80069e6:	f7fe fb35 	bl	8005054 <__errno>
 80069ea:	2322      	movs	r3, #34	@ 0x22
 80069ec:	6003      	str	r3, [r0, #0]
 80069ee:	e7b8      	b.n	8006962 <_strtod_l+0x72>
 80069f0:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80069f4:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80069f8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80069fc:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006a00:	e7e7      	b.n	80069d2 <_strtod_l+0xe2>
 8006a02:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8006b80 <_strtod_l+0x290>
 8006a06:	e7e4      	b.n	80069d2 <_strtod_l+0xe2>
 8006a08:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006a0c:	f04f 3aff 	mov.w	sl, #4294967295
 8006a10:	e7df      	b.n	80069d2 <_strtod_l+0xe2>
 8006a12:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a14:	1c5a      	adds	r2, r3, #1
 8006a16:	9219      	str	r2, [sp, #100]	@ 0x64
 8006a18:	785b      	ldrb	r3, [r3, #1]
 8006a1a:	2b30      	cmp	r3, #48	@ 0x30
 8006a1c:	d0f9      	beq.n	8006a12 <_strtod_l+0x122>
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d09f      	beq.n	8006962 <_strtod_l+0x72>
 8006a22:	2301      	movs	r3, #1
 8006a24:	2700      	movs	r7, #0
 8006a26:	9308      	str	r3, [sp, #32]
 8006a28:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a2a:	930c      	str	r3, [sp, #48]	@ 0x30
 8006a2c:	970b      	str	r7, [sp, #44]	@ 0x2c
 8006a2e:	46b9      	mov	r9, r7
 8006a30:	220a      	movs	r2, #10
 8006a32:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006a34:	7805      	ldrb	r5, [r0, #0]
 8006a36:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006a3a:	b2d9      	uxtb	r1, r3
 8006a3c:	2909      	cmp	r1, #9
 8006a3e:	d928      	bls.n	8006a92 <_strtod_l+0x1a2>
 8006a40:	4950      	ldr	r1, [pc, #320]	@ (8006b84 <_strtod_l+0x294>)
 8006a42:	2201      	movs	r2, #1
 8006a44:	f000 ffc4 	bl	80079d0 <strncmp>
 8006a48:	2800      	cmp	r0, #0
 8006a4a:	d032      	beq.n	8006ab2 <_strtod_l+0x1c2>
 8006a4c:	2000      	movs	r0, #0
 8006a4e:	462a      	mov	r2, r5
 8006a50:	900a      	str	r0, [sp, #40]	@ 0x28
 8006a52:	464d      	mov	r5, r9
 8006a54:	4603      	mov	r3, r0
 8006a56:	2a65      	cmp	r2, #101	@ 0x65
 8006a58:	d001      	beq.n	8006a5e <_strtod_l+0x16e>
 8006a5a:	2a45      	cmp	r2, #69	@ 0x45
 8006a5c:	d114      	bne.n	8006a88 <_strtod_l+0x198>
 8006a5e:	b91d      	cbnz	r5, 8006a68 <_strtod_l+0x178>
 8006a60:	9a08      	ldr	r2, [sp, #32]
 8006a62:	4302      	orrs	r2, r0
 8006a64:	d096      	beq.n	8006994 <_strtod_l+0xa4>
 8006a66:	2500      	movs	r5, #0
 8006a68:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006a6a:	1c62      	adds	r2, r4, #1
 8006a6c:	9219      	str	r2, [sp, #100]	@ 0x64
 8006a6e:	7862      	ldrb	r2, [r4, #1]
 8006a70:	2a2b      	cmp	r2, #43	@ 0x2b
 8006a72:	d07a      	beq.n	8006b6a <_strtod_l+0x27a>
 8006a74:	2a2d      	cmp	r2, #45	@ 0x2d
 8006a76:	d07e      	beq.n	8006b76 <_strtod_l+0x286>
 8006a78:	f04f 0c00 	mov.w	ip, #0
 8006a7c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006a80:	2909      	cmp	r1, #9
 8006a82:	f240 8085 	bls.w	8006b90 <_strtod_l+0x2a0>
 8006a86:	9419      	str	r4, [sp, #100]	@ 0x64
 8006a88:	f04f 0800 	mov.w	r8, #0
 8006a8c:	e0a5      	b.n	8006bda <_strtod_l+0x2ea>
 8006a8e:	2300      	movs	r3, #0
 8006a90:	e7c8      	b.n	8006a24 <_strtod_l+0x134>
 8006a92:	f1b9 0f08 	cmp.w	r9, #8
 8006a96:	bfd8      	it	le
 8006a98:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006a9a:	f100 0001 	add.w	r0, r0, #1
 8006a9e:	bfda      	itte	le
 8006aa0:	fb02 3301 	mlale	r3, r2, r1, r3
 8006aa4:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8006aa6:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006aaa:	f109 0901 	add.w	r9, r9, #1
 8006aae:	9019      	str	r0, [sp, #100]	@ 0x64
 8006ab0:	e7bf      	b.n	8006a32 <_strtod_l+0x142>
 8006ab2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ab4:	1c5a      	adds	r2, r3, #1
 8006ab6:	9219      	str	r2, [sp, #100]	@ 0x64
 8006ab8:	785a      	ldrb	r2, [r3, #1]
 8006aba:	f1b9 0f00 	cmp.w	r9, #0
 8006abe:	d03b      	beq.n	8006b38 <_strtod_l+0x248>
 8006ac0:	900a      	str	r0, [sp, #40]	@ 0x28
 8006ac2:	464d      	mov	r5, r9
 8006ac4:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006ac8:	2b09      	cmp	r3, #9
 8006aca:	d912      	bls.n	8006af2 <_strtod_l+0x202>
 8006acc:	2301      	movs	r3, #1
 8006ace:	e7c2      	b.n	8006a56 <_strtod_l+0x166>
 8006ad0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ad2:	1c5a      	adds	r2, r3, #1
 8006ad4:	9219      	str	r2, [sp, #100]	@ 0x64
 8006ad6:	785a      	ldrb	r2, [r3, #1]
 8006ad8:	3001      	adds	r0, #1
 8006ada:	2a30      	cmp	r2, #48	@ 0x30
 8006adc:	d0f8      	beq.n	8006ad0 <_strtod_l+0x1e0>
 8006ade:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006ae2:	2b08      	cmp	r3, #8
 8006ae4:	f200 84c4 	bhi.w	8007470 <_strtod_l+0xb80>
 8006ae8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006aea:	900a      	str	r0, [sp, #40]	@ 0x28
 8006aec:	2000      	movs	r0, #0
 8006aee:	930c      	str	r3, [sp, #48]	@ 0x30
 8006af0:	4605      	mov	r5, r0
 8006af2:	3a30      	subs	r2, #48	@ 0x30
 8006af4:	f100 0301 	add.w	r3, r0, #1
 8006af8:	d018      	beq.n	8006b2c <_strtod_l+0x23c>
 8006afa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006afc:	4419      	add	r1, r3
 8006afe:	910a      	str	r1, [sp, #40]	@ 0x28
 8006b00:	462e      	mov	r6, r5
 8006b02:	f04f 0e0a 	mov.w	lr, #10
 8006b06:	1c71      	adds	r1, r6, #1
 8006b08:	eba1 0c05 	sub.w	ip, r1, r5
 8006b0c:	4563      	cmp	r3, ip
 8006b0e:	dc15      	bgt.n	8006b3c <_strtod_l+0x24c>
 8006b10:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006b14:	182b      	adds	r3, r5, r0
 8006b16:	2b08      	cmp	r3, #8
 8006b18:	f105 0501 	add.w	r5, r5, #1
 8006b1c:	4405      	add	r5, r0
 8006b1e:	dc1a      	bgt.n	8006b56 <_strtod_l+0x266>
 8006b20:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006b22:	230a      	movs	r3, #10
 8006b24:	fb03 2301 	mla	r3, r3, r1, r2
 8006b28:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006b2e:	1c51      	adds	r1, r2, #1
 8006b30:	9119      	str	r1, [sp, #100]	@ 0x64
 8006b32:	7852      	ldrb	r2, [r2, #1]
 8006b34:	4618      	mov	r0, r3
 8006b36:	e7c5      	b.n	8006ac4 <_strtod_l+0x1d4>
 8006b38:	4648      	mov	r0, r9
 8006b3a:	e7ce      	b.n	8006ada <_strtod_l+0x1ea>
 8006b3c:	2e08      	cmp	r6, #8
 8006b3e:	dc05      	bgt.n	8006b4c <_strtod_l+0x25c>
 8006b40:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006b42:	fb0e f606 	mul.w	r6, lr, r6
 8006b46:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006b48:	460e      	mov	r6, r1
 8006b4a:	e7dc      	b.n	8006b06 <_strtod_l+0x216>
 8006b4c:	2910      	cmp	r1, #16
 8006b4e:	bfd8      	it	le
 8006b50:	fb0e f707 	mulle.w	r7, lr, r7
 8006b54:	e7f8      	b.n	8006b48 <_strtod_l+0x258>
 8006b56:	2b0f      	cmp	r3, #15
 8006b58:	bfdc      	itt	le
 8006b5a:	230a      	movle	r3, #10
 8006b5c:	fb03 2707 	mlale	r7, r3, r7, r2
 8006b60:	e7e3      	b.n	8006b2a <_strtod_l+0x23a>
 8006b62:	2300      	movs	r3, #0
 8006b64:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b66:	2301      	movs	r3, #1
 8006b68:	e77a      	b.n	8006a60 <_strtod_l+0x170>
 8006b6a:	f04f 0c00 	mov.w	ip, #0
 8006b6e:	1ca2      	adds	r2, r4, #2
 8006b70:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b72:	78a2      	ldrb	r2, [r4, #2]
 8006b74:	e782      	b.n	8006a7c <_strtod_l+0x18c>
 8006b76:	f04f 0c01 	mov.w	ip, #1
 8006b7a:	e7f8      	b.n	8006b6e <_strtod_l+0x27e>
 8006b7c:	080097bc 	.word	0x080097bc
 8006b80:	7ff00000 	.word	0x7ff00000
 8006b84:	080095ef 	.word	0x080095ef
 8006b88:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006b8a:	1c51      	adds	r1, r2, #1
 8006b8c:	9119      	str	r1, [sp, #100]	@ 0x64
 8006b8e:	7852      	ldrb	r2, [r2, #1]
 8006b90:	2a30      	cmp	r2, #48	@ 0x30
 8006b92:	d0f9      	beq.n	8006b88 <_strtod_l+0x298>
 8006b94:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006b98:	2908      	cmp	r1, #8
 8006b9a:	f63f af75 	bhi.w	8006a88 <_strtod_l+0x198>
 8006b9e:	3a30      	subs	r2, #48	@ 0x30
 8006ba0:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ba2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006ba4:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006ba6:	f04f 080a 	mov.w	r8, #10
 8006baa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006bac:	1c56      	adds	r6, r2, #1
 8006bae:	9619      	str	r6, [sp, #100]	@ 0x64
 8006bb0:	7852      	ldrb	r2, [r2, #1]
 8006bb2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006bb6:	f1be 0f09 	cmp.w	lr, #9
 8006bba:	d939      	bls.n	8006c30 <_strtod_l+0x340>
 8006bbc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006bbe:	1a76      	subs	r6, r6, r1
 8006bc0:	2e08      	cmp	r6, #8
 8006bc2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006bc6:	dc03      	bgt.n	8006bd0 <_strtod_l+0x2e0>
 8006bc8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006bca:	4588      	cmp	r8, r1
 8006bcc:	bfa8      	it	ge
 8006bce:	4688      	movge	r8, r1
 8006bd0:	f1bc 0f00 	cmp.w	ip, #0
 8006bd4:	d001      	beq.n	8006bda <_strtod_l+0x2ea>
 8006bd6:	f1c8 0800 	rsb	r8, r8, #0
 8006bda:	2d00      	cmp	r5, #0
 8006bdc:	d14e      	bne.n	8006c7c <_strtod_l+0x38c>
 8006bde:	9908      	ldr	r1, [sp, #32]
 8006be0:	4308      	orrs	r0, r1
 8006be2:	f47f aebe 	bne.w	8006962 <_strtod_l+0x72>
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	f47f aed4 	bne.w	8006994 <_strtod_l+0xa4>
 8006bec:	2a69      	cmp	r2, #105	@ 0x69
 8006bee:	d028      	beq.n	8006c42 <_strtod_l+0x352>
 8006bf0:	dc25      	bgt.n	8006c3e <_strtod_l+0x34e>
 8006bf2:	2a49      	cmp	r2, #73	@ 0x49
 8006bf4:	d025      	beq.n	8006c42 <_strtod_l+0x352>
 8006bf6:	2a4e      	cmp	r2, #78	@ 0x4e
 8006bf8:	f47f aecc 	bne.w	8006994 <_strtod_l+0xa4>
 8006bfc:	4999      	ldr	r1, [pc, #612]	@ (8006e64 <_strtod_l+0x574>)
 8006bfe:	a819      	add	r0, sp, #100	@ 0x64
 8006c00:	f001 f9d8 	bl	8007fb4 <__match>
 8006c04:	2800      	cmp	r0, #0
 8006c06:	f43f aec5 	beq.w	8006994 <_strtod_l+0xa4>
 8006c0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c0c:	781b      	ldrb	r3, [r3, #0]
 8006c0e:	2b28      	cmp	r3, #40	@ 0x28
 8006c10:	d12e      	bne.n	8006c70 <_strtod_l+0x380>
 8006c12:	4995      	ldr	r1, [pc, #596]	@ (8006e68 <_strtod_l+0x578>)
 8006c14:	aa1c      	add	r2, sp, #112	@ 0x70
 8006c16:	a819      	add	r0, sp, #100	@ 0x64
 8006c18:	f001 f9e0 	bl	8007fdc <__hexnan>
 8006c1c:	2805      	cmp	r0, #5
 8006c1e:	d127      	bne.n	8006c70 <_strtod_l+0x380>
 8006c20:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006c22:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006c26:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006c2a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006c2e:	e698      	b.n	8006962 <_strtod_l+0x72>
 8006c30:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c32:	fb08 2101 	mla	r1, r8, r1, r2
 8006c36:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006c3a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c3c:	e7b5      	b.n	8006baa <_strtod_l+0x2ba>
 8006c3e:	2a6e      	cmp	r2, #110	@ 0x6e
 8006c40:	e7da      	b.n	8006bf8 <_strtod_l+0x308>
 8006c42:	498a      	ldr	r1, [pc, #552]	@ (8006e6c <_strtod_l+0x57c>)
 8006c44:	a819      	add	r0, sp, #100	@ 0x64
 8006c46:	f001 f9b5 	bl	8007fb4 <__match>
 8006c4a:	2800      	cmp	r0, #0
 8006c4c:	f43f aea2 	beq.w	8006994 <_strtod_l+0xa4>
 8006c50:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c52:	4987      	ldr	r1, [pc, #540]	@ (8006e70 <_strtod_l+0x580>)
 8006c54:	3b01      	subs	r3, #1
 8006c56:	a819      	add	r0, sp, #100	@ 0x64
 8006c58:	9319      	str	r3, [sp, #100]	@ 0x64
 8006c5a:	f001 f9ab 	bl	8007fb4 <__match>
 8006c5e:	b910      	cbnz	r0, 8006c66 <_strtod_l+0x376>
 8006c60:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c62:	3301      	adds	r3, #1
 8006c64:	9319      	str	r3, [sp, #100]	@ 0x64
 8006c66:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8006e74 <_strtod_l+0x584>
 8006c6a:	f04f 0a00 	mov.w	sl, #0
 8006c6e:	e678      	b.n	8006962 <_strtod_l+0x72>
 8006c70:	4881      	ldr	r0, [pc, #516]	@ (8006e78 <_strtod_l+0x588>)
 8006c72:	f000 fedd 	bl	8007a30 <nan>
 8006c76:	4682      	mov	sl, r0
 8006c78:	468b      	mov	fp, r1
 8006c7a:	e672      	b.n	8006962 <_strtod_l+0x72>
 8006c7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c7e:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006c80:	eba8 0303 	sub.w	r3, r8, r3
 8006c84:	f1b9 0f00 	cmp.w	r9, #0
 8006c88:	bf08      	it	eq
 8006c8a:	46a9      	moveq	r9, r5
 8006c8c:	2d10      	cmp	r5, #16
 8006c8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c90:	462c      	mov	r4, r5
 8006c92:	bfa8      	it	ge
 8006c94:	2410      	movge	r4, #16
 8006c96:	f7f9 fc55 	bl	8000544 <__aeabi_ui2d>
 8006c9a:	2d09      	cmp	r5, #9
 8006c9c:	4682      	mov	sl, r0
 8006c9e:	468b      	mov	fp, r1
 8006ca0:	dc11      	bgt.n	8006cc6 <_strtod_l+0x3d6>
 8006ca2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f43f ae5c 	beq.w	8006962 <_strtod_l+0x72>
 8006caa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cac:	dd76      	ble.n	8006d9c <_strtod_l+0x4ac>
 8006cae:	2b16      	cmp	r3, #22
 8006cb0:	dc5d      	bgt.n	8006d6e <_strtod_l+0x47e>
 8006cb2:	4972      	ldr	r1, [pc, #456]	@ (8006e7c <_strtod_l+0x58c>)
 8006cb4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006cb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006cbc:	4652      	mov	r2, sl
 8006cbe:	465b      	mov	r3, fp
 8006cc0:	f7f9 fcba 	bl	8000638 <__aeabi_dmul>
 8006cc4:	e7d7      	b.n	8006c76 <_strtod_l+0x386>
 8006cc6:	4b6d      	ldr	r3, [pc, #436]	@ (8006e7c <_strtod_l+0x58c>)
 8006cc8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006ccc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006cd0:	f7f9 fcb2 	bl	8000638 <__aeabi_dmul>
 8006cd4:	4682      	mov	sl, r0
 8006cd6:	4638      	mov	r0, r7
 8006cd8:	468b      	mov	fp, r1
 8006cda:	f7f9 fc33 	bl	8000544 <__aeabi_ui2d>
 8006cde:	4602      	mov	r2, r0
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	4650      	mov	r0, sl
 8006ce4:	4659      	mov	r1, fp
 8006ce6:	f7f9 faf1 	bl	80002cc <__adddf3>
 8006cea:	2d0f      	cmp	r5, #15
 8006cec:	4682      	mov	sl, r0
 8006cee:	468b      	mov	fp, r1
 8006cf0:	ddd7      	ble.n	8006ca2 <_strtod_l+0x3b2>
 8006cf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cf4:	1b2c      	subs	r4, r5, r4
 8006cf6:	441c      	add	r4, r3
 8006cf8:	2c00      	cmp	r4, #0
 8006cfa:	f340 8093 	ble.w	8006e24 <_strtod_l+0x534>
 8006cfe:	f014 030f 	ands.w	r3, r4, #15
 8006d02:	d00a      	beq.n	8006d1a <_strtod_l+0x42a>
 8006d04:	495d      	ldr	r1, [pc, #372]	@ (8006e7c <_strtod_l+0x58c>)
 8006d06:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006d0a:	4652      	mov	r2, sl
 8006d0c:	465b      	mov	r3, fp
 8006d0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d12:	f7f9 fc91 	bl	8000638 <__aeabi_dmul>
 8006d16:	4682      	mov	sl, r0
 8006d18:	468b      	mov	fp, r1
 8006d1a:	f034 040f 	bics.w	r4, r4, #15
 8006d1e:	d073      	beq.n	8006e08 <_strtod_l+0x518>
 8006d20:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006d24:	dd49      	ble.n	8006dba <_strtod_l+0x4ca>
 8006d26:	2400      	movs	r4, #0
 8006d28:	46a0      	mov	r8, r4
 8006d2a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006d2c:	46a1      	mov	r9, r4
 8006d2e:	9a05      	ldr	r2, [sp, #20]
 8006d30:	f8df b140 	ldr.w	fp, [pc, #320]	@ 8006e74 <_strtod_l+0x584>
 8006d34:	2322      	movs	r3, #34	@ 0x22
 8006d36:	6013      	str	r3, [r2, #0]
 8006d38:	f04f 0a00 	mov.w	sl, #0
 8006d3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	f43f ae0f 	beq.w	8006962 <_strtod_l+0x72>
 8006d44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006d46:	9805      	ldr	r0, [sp, #20]
 8006d48:	f7ff f94e 	bl	8005fe8 <_Bfree>
 8006d4c:	9805      	ldr	r0, [sp, #20]
 8006d4e:	4649      	mov	r1, r9
 8006d50:	f7ff f94a 	bl	8005fe8 <_Bfree>
 8006d54:	9805      	ldr	r0, [sp, #20]
 8006d56:	4641      	mov	r1, r8
 8006d58:	f7ff f946 	bl	8005fe8 <_Bfree>
 8006d5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d5e:	9805      	ldr	r0, [sp, #20]
 8006d60:	f7ff f942 	bl	8005fe8 <_Bfree>
 8006d64:	9805      	ldr	r0, [sp, #20]
 8006d66:	4621      	mov	r1, r4
 8006d68:	f7ff f93e 	bl	8005fe8 <_Bfree>
 8006d6c:	e5f9      	b.n	8006962 <_strtod_l+0x72>
 8006d6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d70:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006d74:	4293      	cmp	r3, r2
 8006d76:	dbbc      	blt.n	8006cf2 <_strtod_l+0x402>
 8006d78:	4c40      	ldr	r4, [pc, #256]	@ (8006e7c <_strtod_l+0x58c>)
 8006d7a:	f1c5 050f 	rsb	r5, r5, #15
 8006d7e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006d82:	4652      	mov	r2, sl
 8006d84:	465b      	mov	r3, fp
 8006d86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d8a:	f7f9 fc55 	bl	8000638 <__aeabi_dmul>
 8006d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d90:	1b5d      	subs	r5, r3, r5
 8006d92:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006d96:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006d9a:	e791      	b.n	8006cc0 <_strtod_l+0x3d0>
 8006d9c:	3316      	adds	r3, #22
 8006d9e:	dba8      	blt.n	8006cf2 <_strtod_l+0x402>
 8006da0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006da2:	eba3 0808 	sub.w	r8, r3, r8
 8006da6:	4b35      	ldr	r3, [pc, #212]	@ (8006e7c <_strtod_l+0x58c>)
 8006da8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006dac:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006db0:	4650      	mov	r0, sl
 8006db2:	4659      	mov	r1, fp
 8006db4:	f7f9 fd6a 	bl	800088c <__aeabi_ddiv>
 8006db8:	e75d      	b.n	8006c76 <_strtod_l+0x386>
 8006dba:	2300      	movs	r3, #0
 8006dbc:	4f30      	ldr	r7, [pc, #192]	@ (8006e80 <_strtod_l+0x590>)
 8006dbe:	1124      	asrs	r4, r4, #4
 8006dc0:	4650      	mov	r0, sl
 8006dc2:	4659      	mov	r1, fp
 8006dc4:	461e      	mov	r6, r3
 8006dc6:	2c01      	cmp	r4, #1
 8006dc8:	dc21      	bgt.n	8006e0e <_strtod_l+0x51e>
 8006dca:	b10b      	cbz	r3, 8006dd0 <_strtod_l+0x4e0>
 8006dcc:	4682      	mov	sl, r0
 8006dce:	468b      	mov	fp, r1
 8006dd0:	492b      	ldr	r1, [pc, #172]	@ (8006e80 <_strtod_l+0x590>)
 8006dd2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006dd6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006dda:	4652      	mov	r2, sl
 8006ddc:	465b      	mov	r3, fp
 8006dde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006de2:	f7f9 fc29 	bl	8000638 <__aeabi_dmul>
 8006de6:	4b23      	ldr	r3, [pc, #140]	@ (8006e74 <_strtod_l+0x584>)
 8006de8:	460a      	mov	r2, r1
 8006dea:	400b      	ands	r3, r1
 8006dec:	4925      	ldr	r1, [pc, #148]	@ (8006e84 <_strtod_l+0x594>)
 8006dee:	428b      	cmp	r3, r1
 8006df0:	4682      	mov	sl, r0
 8006df2:	d898      	bhi.n	8006d26 <_strtod_l+0x436>
 8006df4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006df8:	428b      	cmp	r3, r1
 8006dfa:	bf86      	itte	hi
 8006dfc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8006e88 <_strtod_l+0x598>
 8006e00:	f04f 3aff 	movhi.w	sl, #4294967295
 8006e04:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006e08:	2300      	movs	r3, #0
 8006e0a:	9308      	str	r3, [sp, #32]
 8006e0c:	e076      	b.n	8006efc <_strtod_l+0x60c>
 8006e0e:	07e2      	lsls	r2, r4, #31
 8006e10:	d504      	bpl.n	8006e1c <_strtod_l+0x52c>
 8006e12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e16:	f7f9 fc0f 	bl	8000638 <__aeabi_dmul>
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	3601      	adds	r6, #1
 8006e1e:	1064      	asrs	r4, r4, #1
 8006e20:	3708      	adds	r7, #8
 8006e22:	e7d0      	b.n	8006dc6 <_strtod_l+0x4d6>
 8006e24:	d0f0      	beq.n	8006e08 <_strtod_l+0x518>
 8006e26:	4264      	negs	r4, r4
 8006e28:	f014 020f 	ands.w	r2, r4, #15
 8006e2c:	d00a      	beq.n	8006e44 <_strtod_l+0x554>
 8006e2e:	4b13      	ldr	r3, [pc, #76]	@ (8006e7c <_strtod_l+0x58c>)
 8006e30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e34:	4650      	mov	r0, sl
 8006e36:	4659      	mov	r1, fp
 8006e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3c:	f7f9 fd26 	bl	800088c <__aeabi_ddiv>
 8006e40:	4682      	mov	sl, r0
 8006e42:	468b      	mov	fp, r1
 8006e44:	1124      	asrs	r4, r4, #4
 8006e46:	d0df      	beq.n	8006e08 <_strtod_l+0x518>
 8006e48:	2c1f      	cmp	r4, #31
 8006e4a:	dd1f      	ble.n	8006e8c <_strtod_l+0x59c>
 8006e4c:	2400      	movs	r4, #0
 8006e4e:	46a0      	mov	r8, r4
 8006e50:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006e52:	46a1      	mov	r9, r4
 8006e54:	9a05      	ldr	r2, [sp, #20]
 8006e56:	2322      	movs	r3, #34	@ 0x22
 8006e58:	f04f 0a00 	mov.w	sl, #0
 8006e5c:	f04f 0b00 	mov.w	fp, #0
 8006e60:	6013      	str	r3, [r2, #0]
 8006e62:	e76b      	b.n	8006d3c <_strtod_l+0x44c>
 8006e64:	080094dd 	.word	0x080094dd
 8006e68:	080097a8 	.word	0x080097a8
 8006e6c:	080094d5 	.word	0x080094d5
 8006e70:	0800950c 	.word	0x0800950c
 8006e74:	7ff00000 	.word	0x7ff00000
 8006e78:	08009645 	.word	0x08009645
 8006e7c:	080096e0 	.word	0x080096e0
 8006e80:	080096b8 	.word	0x080096b8
 8006e84:	7ca00000 	.word	0x7ca00000
 8006e88:	7fefffff 	.word	0x7fefffff
 8006e8c:	f014 0310 	ands.w	r3, r4, #16
 8006e90:	bf18      	it	ne
 8006e92:	236a      	movne	r3, #106	@ 0x6a
 8006e94:	4e78      	ldr	r6, [pc, #480]	@ (8007078 <_strtod_l+0x788>)
 8006e96:	9308      	str	r3, [sp, #32]
 8006e98:	4650      	mov	r0, sl
 8006e9a:	4659      	mov	r1, fp
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	07e7      	lsls	r7, r4, #31
 8006ea0:	d504      	bpl.n	8006eac <_strtod_l+0x5bc>
 8006ea2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006ea6:	f7f9 fbc7 	bl	8000638 <__aeabi_dmul>
 8006eaa:	2301      	movs	r3, #1
 8006eac:	1064      	asrs	r4, r4, #1
 8006eae:	f106 0608 	add.w	r6, r6, #8
 8006eb2:	d1f4      	bne.n	8006e9e <_strtod_l+0x5ae>
 8006eb4:	b10b      	cbz	r3, 8006eba <_strtod_l+0x5ca>
 8006eb6:	4682      	mov	sl, r0
 8006eb8:	468b      	mov	fp, r1
 8006eba:	9b08      	ldr	r3, [sp, #32]
 8006ebc:	b1b3      	cbz	r3, 8006eec <_strtod_l+0x5fc>
 8006ebe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006ec2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	4659      	mov	r1, fp
 8006eca:	dd0f      	ble.n	8006eec <_strtod_l+0x5fc>
 8006ecc:	2b1f      	cmp	r3, #31
 8006ece:	dd58      	ble.n	8006f82 <_strtod_l+0x692>
 8006ed0:	2b34      	cmp	r3, #52	@ 0x34
 8006ed2:	bfde      	ittt	le
 8006ed4:	f04f 33ff 	movle.w	r3, #4294967295
 8006ed8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006edc:	4093      	lslle	r3, r2
 8006ede:	f04f 0a00 	mov.w	sl, #0
 8006ee2:	bfcc      	ite	gt
 8006ee4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006ee8:	ea03 0b01 	andle.w	fp, r3, r1
 8006eec:	2200      	movs	r2, #0
 8006eee:	2300      	movs	r3, #0
 8006ef0:	4650      	mov	r0, sl
 8006ef2:	4659      	mov	r1, fp
 8006ef4:	f7f9 fe08 	bl	8000b08 <__aeabi_dcmpeq>
 8006ef8:	2800      	cmp	r0, #0
 8006efa:	d1a7      	bne.n	8006e4c <_strtod_l+0x55c>
 8006efc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006efe:	9300      	str	r3, [sp, #0]
 8006f00:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006f02:	9805      	ldr	r0, [sp, #20]
 8006f04:	462b      	mov	r3, r5
 8006f06:	464a      	mov	r2, r9
 8006f08:	f7ff f8d6 	bl	80060b8 <__s2b>
 8006f0c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006f0e:	2800      	cmp	r0, #0
 8006f10:	f43f af09 	beq.w	8006d26 <_strtod_l+0x436>
 8006f14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f18:	2a00      	cmp	r2, #0
 8006f1a:	eba3 0308 	sub.w	r3, r3, r8
 8006f1e:	bfa8      	it	ge
 8006f20:	2300      	movge	r3, #0
 8006f22:	9312      	str	r3, [sp, #72]	@ 0x48
 8006f24:	2400      	movs	r4, #0
 8006f26:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006f2a:	9316      	str	r3, [sp, #88]	@ 0x58
 8006f2c:	46a0      	mov	r8, r4
 8006f2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f30:	9805      	ldr	r0, [sp, #20]
 8006f32:	6859      	ldr	r1, [r3, #4]
 8006f34:	f7ff f818 	bl	8005f68 <_Balloc>
 8006f38:	4681      	mov	r9, r0
 8006f3a:	2800      	cmp	r0, #0
 8006f3c:	f43f aef7 	beq.w	8006d2e <_strtod_l+0x43e>
 8006f40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f42:	691a      	ldr	r2, [r3, #16]
 8006f44:	3202      	adds	r2, #2
 8006f46:	f103 010c 	add.w	r1, r3, #12
 8006f4a:	0092      	lsls	r2, r2, #2
 8006f4c:	300c      	adds	r0, #12
 8006f4e:	f000 fd61 	bl	8007a14 <memcpy>
 8006f52:	ab1c      	add	r3, sp, #112	@ 0x70
 8006f54:	9301      	str	r3, [sp, #4]
 8006f56:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006f58:	9300      	str	r3, [sp, #0]
 8006f5a:	9805      	ldr	r0, [sp, #20]
 8006f5c:	4652      	mov	r2, sl
 8006f5e:	465b      	mov	r3, fp
 8006f60:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006f64:	f7ff fbd4 	bl	8006710 <__d2b>
 8006f68:	901a      	str	r0, [sp, #104]	@ 0x68
 8006f6a:	2800      	cmp	r0, #0
 8006f6c:	f43f aedf 	beq.w	8006d2e <_strtod_l+0x43e>
 8006f70:	9805      	ldr	r0, [sp, #20]
 8006f72:	2101      	movs	r1, #1
 8006f74:	f7ff f936 	bl	80061e4 <__i2b>
 8006f78:	4680      	mov	r8, r0
 8006f7a:	b948      	cbnz	r0, 8006f90 <_strtod_l+0x6a0>
 8006f7c:	f04f 0800 	mov.w	r8, #0
 8006f80:	e6d5      	b.n	8006d2e <_strtod_l+0x43e>
 8006f82:	f04f 32ff 	mov.w	r2, #4294967295
 8006f86:	fa02 f303 	lsl.w	r3, r2, r3
 8006f8a:	ea03 0a0a 	and.w	sl, r3, sl
 8006f8e:	e7ad      	b.n	8006eec <_strtod_l+0x5fc>
 8006f90:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006f92:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006f94:	2d00      	cmp	r5, #0
 8006f96:	bfab      	itete	ge
 8006f98:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006f9a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006f9c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006f9e:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006fa0:	bfac      	ite	ge
 8006fa2:	18ef      	addge	r7, r5, r3
 8006fa4:	1b5e      	sublt	r6, r3, r5
 8006fa6:	9b08      	ldr	r3, [sp, #32]
 8006fa8:	1aed      	subs	r5, r5, r3
 8006faa:	4415      	add	r5, r2
 8006fac:	4b33      	ldr	r3, [pc, #204]	@ (800707c <_strtod_l+0x78c>)
 8006fae:	3d01      	subs	r5, #1
 8006fb0:	429d      	cmp	r5, r3
 8006fb2:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006fb6:	da50      	bge.n	800705a <_strtod_l+0x76a>
 8006fb8:	1b5b      	subs	r3, r3, r5
 8006fba:	2b1f      	cmp	r3, #31
 8006fbc:	eba2 0203 	sub.w	r2, r2, r3
 8006fc0:	f04f 0101 	mov.w	r1, #1
 8006fc4:	dc3d      	bgt.n	8007042 <_strtod_l+0x752>
 8006fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8006fca:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006fcc:	2300      	movs	r3, #0
 8006fce:	9310      	str	r3, [sp, #64]	@ 0x40
 8006fd0:	18bd      	adds	r5, r7, r2
 8006fd2:	9b08      	ldr	r3, [sp, #32]
 8006fd4:	42af      	cmp	r7, r5
 8006fd6:	4416      	add	r6, r2
 8006fd8:	441e      	add	r6, r3
 8006fda:	463b      	mov	r3, r7
 8006fdc:	bfa8      	it	ge
 8006fde:	462b      	movge	r3, r5
 8006fe0:	42b3      	cmp	r3, r6
 8006fe2:	bfa8      	it	ge
 8006fe4:	4633      	movge	r3, r6
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	bfc2      	ittt	gt
 8006fea:	1aed      	subgt	r5, r5, r3
 8006fec:	1af6      	subgt	r6, r6, r3
 8006fee:	1aff      	subgt	r7, r7, r3
 8006ff0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	dd16      	ble.n	8007024 <_strtod_l+0x734>
 8006ff6:	4641      	mov	r1, r8
 8006ff8:	9805      	ldr	r0, [sp, #20]
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	f7ff f9aa 	bl	8006354 <__pow5mult>
 8007000:	4680      	mov	r8, r0
 8007002:	2800      	cmp	r0, #0
 8007004:	d0ba      	beq.n	8006f7c <_strtod_l+0x68c>
 8007006:	4601      	mov	r1, r0
 8007008:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800700a:	9805      	ldr	r0, [sp, #20]
 800700c:	f7ff f900 	bl	8006210 <__multiply>
 8007010:	900a      	str	r0, [sp, #40]	@ 0x28
 8007012:	2800      	cmp	r0, #0
 8007014:	f43f ae8b 	beq.w	8006d2e <_strtod_l+0x43e>
 8007018:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800701a:	9805      	ldr	r0, [sp, #20]
 800701c:	f7fe ffe4 	bl	8005fe8 <_Bfree>
 8007020:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007022:	931a      	str	r3, [sp, #104]	@ 0x68
 8007024:	2d00      	cmp	r5, #0
 8007026:	dc1d      	bgt.n	8007064 <_strtod_l+0x774>
 8007028:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800702a:	2b00      	cmp	r3, #0
 800702c:	dd28      	ble.n	8007080 <_strtod_l+0x790>
 800702e:	4649      	mov	r1, r9
 8007030:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007032:	9805      	ldr	r0, [sp, #20]
 8007034:	f7ff f98e 	bl	8006354 <__pow5mult>
 8007038:	4681      	mov	r9, r0
 800703a:	bb08      	cbnz	r0, 8007080 <_strtod_l+0x790>
 800703c:	f04f 0900 	mov.w	r9, #0
 8007040:	e675      	b.n	8006d2e <_strtod_l+0x43e>
 8007042:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007046:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800704a:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800704e:	35e2      	adds	r5, #226	@ 0xe2
 8007050:	fa01 f305 	lsl.w	r3, r1, r5
 8007054:	9310      	str	r3, [sp, #64]	@ 0x40
 8007056:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007058:	e7ba      	b.n	8006fd0 <_strtod_l+0x6e0>
 800705a:	2300      	movs	r3, #0
 800705c:	9310      	str	r3, [sp, #64]	@ 0x40
 800705e:	2301      	movs	r3, #1
 8007060:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007062:	e7b5      	b.n	8006fd0 <_strtod_l+0x6e0>
 8007064:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007066:	9805      	ldr	r0, [sp, #20]
 8007068:	462a      	mov	r2, r5
 800706a:	f7ff f9cd 	bl	8006408 <__lshift>
 800706e:	901a      	str	r0, [sp, #104]	@ 0x68
 8007070:	2800      	cmp	r0, #0
 8007072:	d1d9      	bne.n	8007028 <_strtod_l+0x738>
 8007074:	e65b      	b.n	8006d2e <_strtod_l+0x43e>
 8007076:	bf00      	nop
 8007078:	080097d0 	.word	0x080097d0
 800707c:	fffffc02 	.word	0xfffffc02
 8007080:	2e00      	cmp	r6, #0
 8007082:	dd07      	ble.n	8007094 <_strtod_l+0x7a4>
 8007084:	4649      	mov	r1, r9
 8007086:	9805      	ldr	r0, [sp, #20]
 8007088:	4632      	mov	r2, r6
 800708a:	f7ff f9bd 	bl	8006408 <__lshift>
 800708e:	4681      	mov	r9, r0
 8007090:	2800      	cmp	r0, #0
 8007092:	d0d3      	beq.n	800703c <_strtod_l+0x74c>
 8007094:	2f00      	cmp	r7, #0
 8007096:	dd08      	ble.n	80070aa <_strtod_l+0x7ba>
 8007098:	4641      	mov	r1, r8
 800709a:	9805      	ldr	r0, [sp, #20]
 800709c:	463a      	mov	r2, r7
 800709e:	f7ff f9b3 	bl	8006408 <__lshift>
 80070a2:	4680      	mov	r8, r0
 80070a4:	2800      	cmp	r0, #0
 80070a6:	f43f ae42 	beq.w	8006d2e <_strtod_l+0x43e>
 80070aa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80070ac:	9805      	ldr	r0, [sp, #20]
 80070ae:	464a      	mov	r2, r9
 80070b0:	f7ff fa32 	bl	8006518 <__mdiff>
 80070b4:	4604      	mov	r4, r0
 80070b6:	2800      	cmp	r0, #0
 80070b8:	f43f ae39 	beq.w	8006d2e <_strtod_l+0x43e>
 80070bc:	68c3      	ldr	r3, [r0, #12]
 80070be:	930f      	str	r3, [sp, #60]	@ 0x3c
 80070c0:	2300      	movs	r3, #0
 80070c2:	60c3      	str	r3, [r0, #12]
 80070c4:	4641      	mov	r1, r8
 80070c6:	f7ff fa0b 	bl	80064e0 <__mcmp>
 80070ca:	2800      	cmp	r0, #0
 80070cc:	da3d      	bge.n	800714a <_strtod_l+0x85a>
 80070ce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80070d0:	ea53 030a 	orrs.w	r3, r3, sl
 80070d4:	d163      	bne.n	800719e <_strtod_l+0x8ae>
 80070d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d15f      	bne.n	800719e <_strtod_l+0x8ae>
 80070de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80070e2:	0d1b      	lsrs	r3, r3, #20
 80070e4:	051b      	lsls	r3, r3, #20
 80070e6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80070ea:	d958      	bls.n	800719e <_strtod_l+0x8ae>
 80070ec:	6963      	ldr	r3, [r4, #20]
 80070ee:	b913      	cbnz	r3, 80070f6 <_strtod_l+0x806>
 80070f0:	6923      	ldr	r3, [r4, #16]
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	dd53      	ble.n	800719e <_strtod_l+0x8ae>
 80070f6:	4621      	mov	r1, r4
 80070f8:	2201      	movs	r2, #1
 80070fa:	9805      	ldr	r0, [sp, #20]
 80070fc:	f7ff f984 	bl	8006408 <__lshift>
 8007100:	4641      	mov	r1, r8
 8007102:	4604      	mov	r4, r0
 8007104:	f7ff f9ec 	bl	80064e0 <__mcmp>
 8007108:	2800      	cmp	r0, #0
 800710a:	dd48      	ble.n	800719e <_strtod_l+0x8ae>
 800710c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007110:	9a08      	ldr	r2, [sp, #32]
 8007112:	0d1b      	lsrs	r3, r3, #20
 8007114:	051b      	lsls	r3, r3, #20
 8007116:	2a00      	cmp	r2, #0
 8007118:	d062      	beq.n	80071e0 <_strtod_l+0x8f0>
 800711a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800711e:	d85f      	bhi.n	80071e0 <_strtod_l+0x8f0>
 8007120:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007124:	f67f ae96 	bls.w	8006e54 <_strtod_l+0x564>
 8007128:	4ba3      	ldr	r3, [pc, #652]	@ (80073b8 <_strtod_l+0xac8>)
 800712a:	4650      	mov	r0, sl
 800712c:	4659      	mov	r1, fp
 800712e:	2200      	movs	r2, #0
 8007130:	f7f9 fa82 	bl	8000638 <__aeabi_dmul>
 8007134:	4ba1      	ldr	r3, [pc, #644]	@ (80073bc <_strtod_l+0xacc>)
 8007136:	400b      	ands	r3, r1
 8007138:	4682      	mov	sl, r0
 800713a:	468b      	mov	fp, r1
 800713c:	2b00      	cmp	r3, #0
 800713e:	f47f ae01 	bne.w	8006d44 <_strtod_l+0x454>
 8007142:	9a05      	ldr	r2, [sp, #20]
 8007144:	2322      	movs	r3, #34	@ 0x22
 8007146:	6013      	str	r3, [r2, #0]
 8007148:	e5fc      	b.n	8006d44 <_strtod_l+0x454>
 800714a:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800714e:	d165      	bne.n	800721c <_strtod_l+0x92c>
 8007150:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007152:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007156:	b35a      	cbz	r2, 80071b0 <_strtod_l+0x8c0>
 8007158:	4a99      	ldr	r2, [pc, #612]	@ (80073c0 <_strtod_l+0xad0>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d12b      	bne.n	80071b6 <_strtod_l+0x8c6>
 800715e:	9b08      	ldr	r3, [sp, #32]
 8007160:	4651      	mov	r1, sl
 8007162:	b303      	cbz	r3, 80071a6 <_strtod_l+0x8b6>
 8007164:	4b95      	ldr	r3, [pc, #596]	@ (80073bc <_strtod_l+0xacc>)
 8007166:	465a      	mov	r2, fp
 8007168:	4013      	ands	r3, r2
 800716a:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800716e:	f04f 32ff 	mov.w	r2, #4294967295
 8007172:	d81b      	bhi.n	80071ac <_strtod_l+0x8bc>
 8007174:	0d1b      	lsrs	r3, r3, #20
 8007176:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800717a:	fa02 f303 	lsl.w	r3, r2, r3
 800717e:	4299      	cmp	r1, r3
 8007180:	d119      	bne.n	80071b6 <_strtod_l+0x8c6>
 8007182:	4b90      	ldr	r3, [pc, #576]	@ (80073c4 <_strtod_l+0xad4>)
 8007184:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007186:	429a      	cmp	r2, r3
 8007188:	d102      	bne.n	8007190 <_strtod_l+0x8a0>
 800718a:	3101      	adds	r1, #1
 800718c:	f43f adcf 	beq.w	8006d2e <_strtod_l+0x43e>
 8007190:	4b8a      	ldr	r3, [pc, #552]	@ (80073bc <_strtod_l+0xacc>)
 8007192:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007194:	401a      	ands	r2, r3
 8007196:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800719a:	f04f 0a00 	mov.w	sl, #0
 800719e:	9b08      	ldr	r3, [sp, #32]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d1c1      	bne.n	8007128 <_strtod_l+0x838>
 80071a4:	e5ce      	b.n	8006d44 <_strtod_l+0x454>
 80071a6:	f04f 33ff 	mov.w	r3, #4294967295
 80071aa:	e7e8      	b.n	800717e <_strtod_l+0x88e>
 80071ac:	4613      	mov	r3, r2
 80071ae:	e7e6      	b.n	800717e <_strtod_l+0x88e>
 80071b0:	ea53 030a 	orrs.w	r3, r3, sl
 80071b4:	d0aa      	beq.n	800710c <_strtod_l+0x81c>
 80071b6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80071b8:	b1db      	cbz	r3, 80071f2 <_strtod_l+0x902>
 80071ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80071bc:	4213      	tst	r3, r2
 80071be:	d0ee      	beq.n	800719e <_strtod_l+0x8ae>
 80071c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071c2:	9a08      	ldr	r2, [sp, #32]
 80071c4:	4650      	mov	r0, sl
 80071c6:	4659      	mov	r1, fp
 80071c8:	b1bb      	cbz	r3, 80071fa <_strtod_l+0x90a>
 80071ca:	f7ff fb6d 	bl	80068a8 <sulp>
 80071ce:	4602      	mov	r2, r0
 80071d0:	460b      	mov	r3, r1
 80071d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80071d6:	f7f9 f879 	bl	80002cc <__adddf3>
 80071da:	4682      	mov	sl, r0
 80071dc:	468b      	mov	fp, r1
 80071de:	e7de      	b.n	800719e <_strtod_l+0x8ae>
 80071e0:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80071e4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80071e8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80071ec:	f04f 3aff 	mov.w	sl, #4294967295
 80071f0:	e7d5      	b.n	800719e <_strtod_l+0x8ae>
 80071f2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80071f4:	ea13 0f0a 	tst.w	r3, sl
 80071f8:	e7e1      	b.n	80071be <_strtod_l+0x8ce>
 80071fa:	f7ff fb55 	bl	80068a8 <sulp>
 80071fe:	4602      	mov	r2, r0
 8007200:	460b      	mov	r3, r1
 8007202:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007206:	f7f9 f85f 	bl	80002c8 <__aeabi_dsub>
 800720a:	2200      	movs	r2, #0
 800720c:	2300      	movs	r3, #0
 800720e:	4682      	mov	sl, r0
 8007210:	468b      	mov	fp, r1
 8007212:	f7f9 fc79 	bl	8000b08 <__aeabi_dcmpeq>
 8007216:	2800      	cmp	r0, #0
 8007218:	d0c1      	beq.n	800719e <_strtod_l+0x8ae>
 800721a:	e61b      	b.n	8006e54 <_strtod_l+0x564>
 800721c:	4641      	mov	r1, r8
 800721e:	4620      	mov	r0, r4
 8007220:	f7ff face 	bl	80067c0 <__ratio>
 8007224:	2200      	movs	r2, #0
 8007226:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800722a:	4606      	mov	r6, r0
 800722c:	460f      	mov	r7, r1
 800722e:	f7f9 fc7f 	bl	8000b30 <__aeabi_dcmple>
 8007232:	2800      	cmp	r0, #0
 8007234:	d06d      	beq.n	8007312 <_strtod_l+0xa22>
 8007236:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007238:	2b00      	cmp	r3, #0
 800723a:	d178      	bne.n	800732e <_strtod_l+0xa3e>
 800723c:	f1ba 0f00 	cmp.w	sl, #0
 8007240:	d156      	bne.n	80072f0 <_strtod_l+0xa00>
 8007242:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007244:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007248:	2b00      	cmp	r3, #0
 800724a:	d158      	bne.n	80072fe <_strtod_l+0xa0e>
 800724c:	4b5e      	ldr	r3, [pc, #376]	@ (80073c8 <_strtod_l+0xad8>)
 800724e:	2200      	movs	r2, #0
 8007250:	4630      	mov	r0, r6
 8007252:	4639      	mov	r1, r7
 8007254:	f7f9 fc62 	bl	8000b1c <__aeabi_dcmplt>
 8007258:	2800      	cmp	r0, #0
 800725a:	d157      	bne.n	800730c <_strtod_l+0xa1c>
 800725c:	4630      	mov	r0, r6
 800725e:	4639      	mov	r1, r7
 8007260:	4b5a      	ldr	r3, [pc, #360]	@ (80073cc <_strtod_l+0xadc>)
 8007262:	2200      	movs	r2, #0
 8007264:	f7f9 f9e8 	bl	8000638 <__aeabi_dmul>
 8007268:	4606      	mov	r6, r0
 800726a:	460f      	mov	r7, r1
 800726c:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007270:	9606      	str	r6, [sp, #24]
 8007272:	9307      	str	r3, [sp, #28]
 8007274:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007278:	4d50      	ldr	r5, [pc, #320]	@ (80073bc <_strtod_l+0xacc>)
 800727a:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800727e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007280:	401d      	ands	r5, r3
 8007282:	4b53      	ldr	r3, [pc, #332]	@ (80073d0 <_strtod_l+0xae0>)
 8007284:	429d      	cmp	r5, r3
 8007286:	f040 80a9 	bne.w	80073dc <_strtod_l+0xaec>
 800728a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800728c:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007290:	4650      	mov	r0, sl
 8007292:	4659      	mov	r1, fp
 8007294:	f7ff f9d2 	bl	800663c <__ulp>
 8007298:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800729c:	f7f9 f9cc 	bl	8000638 <__aeabi_dmul>
 80072a0:	4652      	mov	r2, sl
 80072a2:	465b      	mov	r3, fp
 80072a4:	f7f9 f812 	bl	80002cc <__adddf3>
 80072a8:	460b      	mov	r3, r1
 80072aa:	4944      	ldr	r1, [pc, #272]	@ (80073bc <_strtod_l+0xacc>)
 80072ac:	4a49      	ldr	r2, [pc, #292]	@ (80073d4 <_strtod_l+0xae4>)
 80072ae:	4019      	ands	r1, r3
 80072b0:	4291      	cmp	r1, r2
 80072b2:	4682      	mov	sl, r0
 80072b4:	d942      	bls.n	800733c <_strtod_l+0xa4c>
 80072b6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80072b8:	4b42      	ldr	r3, [pc, #264]	@ (80073c4 <_strtod_l+0xad4>)
 80072ba:	429a      	cmp	r2, r3
 80072bc:	d103      	bne.n	80072c6 <_strtod_l+0x9d6>
 80072be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80072c0:	3301      	adds	r3, #1
 80072c2:	f43f ad34 	beq.w	8006d2e <_strtod_l+0x43e>
 80072c6:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 80073c4 <_strtod_l+0xad4>
 80072ca:	f04f 3aff 	mov.w	sl, #4294967295
 80072ce:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80072d0:	9805      	ldr	r0, [sp, #20]
 80072d2:	f7fe fe89 	bl	8005fe8 <_Bfree>
 80072d6:	9805      	ldr	r0, [sp, #20]
 80072d8:	4649      	mov	r1, r9
 80072da:	f7fe fe85 	bl	8005fe8 <_Bfree>
 80072de:	9805      	ldr	r0, [sp, #20]
 80072e0:	4641      	mov	r1, r8
 80072e2:	f7fe fe81 	bl	8005fe8 <_Bfree>
 80072e6:	9805      	ldr	r0, [sp, #20]
 80072e8:	4621      	mov	r1, r4
 80072ea:	f7fe fe7d 	bl	8005fe8 <_Bfree>
 80072ee:	e61e      	b.n	8006f2e <_strtod_l+0x63e>
 80072f0:	f1ba 0f01 	cmp.w	sl, #1
 80072f4:	d103      	bne.n	80072fe <_strtod_l+0xa0e>
 80072f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	f43f adab 	beq.w	8006e54 <_strtod_l+0x564>
 80072fe:	4b36      	ldr	r3, [pc, #216]	@ (80073d8 <_strtod_l+0xae8>)
 8007300:	4f31      	ldr	r7, [pc, #196]	@ (80073c8 <_strtod_l+0xad8>)
 8007302:	2200      	movs	r2, #0
 8007304:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007308:	2600      	movs	r6, #0
 800730a:	e7b3      	b.n	8007274 <_strtod_l+0x984>
 800730c:	4f2f      	ldr	r7, [pc, #188]	@ (80073cc <_strtod_l+0xadc>)
 800730e:	2600      	movs	r6, #0
 8007310:	e7ac      	b.n	800726c <_strtod_l+0x97c>
 8007312:	4b2e      	ldr	r3, [pc, #184]	@ (80073cc <_strtod_l+0xadc>)
 8007314:	4630      	mov	r0, r6
 8007316:	4639      	mov	r1, r7
 8007318:	2200      	movs	r2, #0
 800731a:	f7f9 f98d 	bl	8000638 <__aeabi_dmul>
 800731e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007320:	4606      	mov	r6, r0
 8007322:	460f      	mov	r7, r1
 8007324:	2b00      	cmp	r3, #0
 8007326:	d0a1      	beq.n	800726c <_strtod_l+0x97c>
 8007328:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800732c:	e7a2      	b.n	8007274 <_strtod_l+0x984>
 800732e:	4b26      	ldr	r3, [pc, #152]	@ (80073c8 <_strtod_l+0xad8>)
 8007330:	2200      	movs	r2, #0
 8007332:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007336:	4616      	mov	r6, r2
 8007338:	461f      	mov	r7, r3
 800733a:	e79b      	b.n	8007274 <_strtod_l+0x984>
 800733c:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007340:	9b08      	ldr	r3, [sp, #32]
 8007342:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1c1      	bne.n	80072ce <_strtod_l+0x9de>
 800734a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800734e:	0d1b      	lsrs	r3, r3, #20
 8007350:	051b      	lsls	r3, r3, #20
 8007352:	429d      	cmp	r5, r3
 8007354:	d1bb      	bne.n	80072ce <_strtod_l+0x9de>
 8007356:	4630      	mov	r0, r6
 8007358:	4639      	mov	r1, r7
 800735a:	f7f9 fccd 	bl	8000cf8 <__aeabi_d2lz>
 800735e:	f7f9 f93d 	bl	80005dc <__aeabi_l2d>
 8007362:	4602      	mov	r2, r0
 8007364:	460b      	mov	r3, r1
 8007366:	4630      	mov	r0, r6
 8007368:	4639      	mov	r1, r7
 800736a:	f7f8 ffad 	bl	80002c8 <__aeabi_dsub>
 800736e:	460b      	mov	r3, r1
 8007370:	4602      	mov	r2, r0
 8007372:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007376:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800737a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800737c:	ea46 060a 	orr.w	r6, r6, sl
 8007380:	431e      	orrs	r6, r3
 8007382:	d068      	beq.n	8007456 <_strtod_l+0xb66>
 8007384:	a308      	add	r3, pc, #32	@ (adr r3, 80073a8 <_strtod_l+0xab8>)
 8007386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800738a:	f7f9 fbc7 	bl	8000b1c <__aeabi_dcmplt>
 800738e:	2800      	cmp	r0, #0
 8007390:	f47f acd8 	bne.w	8006d44 <_strtod_l+0x454>
 8007394:	a306      	add	r3, pc, #24	@ (adr r3, 80073b0 <_strtod_l+0xac0>)
 8007396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800739a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800739e:	f7f9 fbdb 	bl	8000b58 <__aeabi_dcmpgt>
 80073a2:	2800      	cmp	r0, #0
 80073a4:	d093      	beq.n	80072ce <_strtod_l+0x9de>
 80073a6:	e4cd      	b.n	8006d44 <_strtod_l+0x454>
 80073a8:	94a03595 	.word	0x94a03595
 80073ac:	3fdfffff 	.word	0x3fdfffff
 80073b0:	35afe535 	.word	0x35afe535
 80073b4:	3fe00000 	.word	0x3fe00000
 80073b8:	39500000 	.word	0x39500000
 80073bc:	7ff00000 	.word	0x7ff00000
 80073c0:	000fffff 	.word	0x000fffff
 80073c4:	7fefffff 	.word	0x7fefffff
 80073c8:	3ff00000 	.word	0x3ff00000
 80073cc:	3fe00000 	.word	0x3fe00000
 80073d0:	7fe00000 	.word	0x7fe00000
 80073d4:	7c9fffff 	.word	0x7c9fffff
 80073d8:	bff00000 	.word	0xbff00000
 80073dc:	9b08      	ldr	r3, [sp, #32]
 80073de:	b323      	cbz	r3, 800742a <_strtod_l+0xb3a>
 80073e0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80073e4:	d821      	bhi.n	800742a <_strtod_l+0xb3a>
 80073e6:	a328      	add	r3, pc, #160	@ (adr r3, 8007488 <_strtod_l+0xb98>)
 80073e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ec:	4630      	mov	r0, r6
 80073ee:	4639      	mov	r1, r7
 80073f0:	f7f9 fb9e 	bl	8000b30 <__aeabi_dcmple>
 80073f4:	b1a0      	cbz	r0, 8007420 <_strtod_l+0xb30>
 80073f6:	4639      	mov	r1, r7
 80073f8:	4630      	mov	r0, r6
 80073fa:	f7f9 fbf5 	bl	8000be8 <__aeabi_d2uiz>
 80073fe:	2801      	cmp	r0, #1
 8007400:	bf38      	it	cc
 8007402:	2001      	movcc	r0, #1
 8007404:	f7f9 f89e 	bl	8000544 <__aeabi_ui2d>
 8007408:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800740a:	4606      	mov	r6, r0
 800740c:	460f      	mov	r7, r1
 800740e:	b9fb      	cbnz	r3, 8007450 <_strtod_l+0xb60>
 8007410:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007414:	9014      	str	r0, [sp, #80]	@ 0x50
 8007416:	9315      	str	r3, [sp, #84]	@ 0x54
 8007418:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800741c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007420:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007422:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007426:	1b5b      	subs	r3, r3, r5
 8007428:	9311      	str	r3, [sp, #68]	@ 0x44
 800742a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800742e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007432:	f7ff f903 	bl	800663c <__ulp>
 8007436:	4602      	mov	r2, r0
 8007438:	460b      	mov	r3, r1
 800743a:	4650      	mov	r0, sl
 800743c:	4659      	mov	r1, fp
 800743e:	f7f9 f8fb 	bl	8000638 <__aeabi_dmul>
 8007442:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007446:	f7f8 ff41 	bl	80002cc <__adddf3>
 800744a:	4682      	mov	sl, r0
 800744c:	468b      	mov	fp, r1
 800744e:	e777      	b.n	8007340 <_strtod_l+0xa50>
 8007450:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007454:	e7e0      	b.n	8007418 <_strtod_l+0xb28>
 8007456:	a30e      	add	r3, pc, #56	@ (adr r3, 8007490 <_strtod_l+0xba0>)
 8007458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800745c:	f7f9 fb5e 	bl	8000b1c <__aeabi_dcmplt>
 8007460:	e79f      	b.n	80073a2 <_strtod_l+0xab2>
 8007462:	2300      	movs	r3, #0
 8007464:	930e      	str	r3, [sp, #56]	@ 0x38
 8007466:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007468:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800746a:	6013      	str	r3, [r2, #0]
 800746c:	f7ff ba7d 	b.w	800696a <_strtod_l+0x7a>
 8007470:	2a65      	cmp	r2, #101	@ 0x65
 8007472:	f43f ab76 	beq.w	8006b62 <_strtod_l+0x272>
 8007476:	2a45      	cmp	r2, #69	@ 0x45
 8007478:	f43f ab73 	beq.w	8006b62 <_strtod_l+0x272>
 800747c:	2301      	movs	r3, #1
 800747e:	f7ff bbae 	b.w	8006bde <_strtod_l+0x2ee>
 8007482:	bf00      	nop
 8007484:	f3af 8000 	nop.w
 8007488:	ffc00000 	.word	0xffc00000
 800748c:	41dfffff 	.word	0x41dfffff
 8007490:	94a03595 	.word	0x94a03595
 8007494:	3fcfffff 	.word	0x3fcfffff

08007498 <_strtod_r>:
 8007498:	4b01      	ldr	r3, [pc, #4]	@ (80074a0 <_strtod_r+0x8>)
 800749a:	f7ff ba29 	b.w	80068f0 <_strtod_l>
 800749e:	bf00      	nop
 80074a0:	20000070 	.word	0x20000070

080074a4 <_strtol_l.isra.0>:
 80074a4:	2b24      	cmp	r3, #36	@ 0x24
 80074a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074aa:	4686      	mov	lr, r0
 80074ac:	4690      	mov	r8, r2
 80074ae:	d801      	bhi.n	80074b4 <_strtol_l.isra.0+0x10>
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d106      	bne.n	80074c2 <_strtol_l.isra.0+0x1e>
 80074b4:	f7fd fdce 	bl	8005054 <__errno>
 80074b8:	2316      	movs	r3, #22
 80074ba:	6003      	str	r3, [r0, #0]
 80074bc:	2000      	movs	r0, #0
 80074be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074c2:	4834      	ldr	r0, [pc, #208]	@ (8007594 <_strtol_l.isra.0+0xf0>)
 80074c4:	460d      	mov	r5, r1
 80074c6:	462a      	mov	r2, r5
 80074c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80074cc:	5d06      	ldrb	r6, [r0, r4]
 80074ce:	f016 0608 	ands.w	r6, r6, #8
 80074d2:	d1f8      	bne.n	80074c6 <_strtol_l.isra.0+0x22>
 80074d4:	2c2d      	cmp	r4, #45	@ 0x2d
 80074d6:	d110      	bne.n	80074fa <_strtol_l.isra.0+0x56>
 80074d8:	782c      	ldrb	r4, [r5, #0]
 80074da:	2601      	movs	r6, #1
 80074dc:	1c95      	adds	r5, r2, #2
 80074de:	f033 0210 	bics.w	r2, r3, #16
 80074e2:	d115      	bne.n	8007510 <_strtol_l.isra.0+0x6c>
 80074e4:	2c30      	cmp	r4, #48	@ 0x30
 80074e6:	d10d      	bne.n	8007504 <_strtol_l.isra.0+0x60>
 80074e8:	782a      	ldrb	r2, [r5, #0]
 80074ea:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80074ee:	2a58      	cmp	r2, #88	@ 0x58
 80074f0:	d108      	bne.n	8007504 <_strtol_l.isra.0+0x60>
 80074f2:	786c      	ldrb	r4, [r5, #1]
 80074f4:	3502      	adds	r5, #2
 80074f6:	2310      	movs	r3, #16
 80074f8:	e00a      	b.n	8007510 <_strtol_l.isra.0+0x6c>
 80074fa:	2c2b      	cmp	r4, #43	@ 0x2b
 80074fc:	bf04      	itt	eq
 80074fe:	782c      	ldrbeq	r4, [r5, #0]
 8007500:	1c95      	addeq	r5, r2, #2
 8007502:	e7ec      	b.n	80074de <_strtol_l.isra.0+0x3a>
 8007504:	2b00      	cmp	r3, #0
 8007506:	d1f6      	bne.n	80074f6 <_strtol_l.isra.0+0x52>
 8007508:	2c30      	cmp	r4, #48	@ 0x30
 800750a:	bf14      	ite	ne
 800750c:	230a      	movne	r3, #10
 800750e:	2308      	moveq	r3, #8
 8007510:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007514:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007518:	2200      	movs	r2, #0
 800751a:	fbbc f9f3 	udiv	r9, ip, r3
 800751e:	4610      	mov	r0, r2
 8007520:	fb03 ca19 	mls	sl, r3, r9, ip
 8007524:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007528:	2f09      	cmp	r7, #9
 800752a:	d80f      	bhi.n	800754c <_strtol_l.isra.0+0xa8>
 800752c:	463c      	mov	r4, r7
 800752e:	42a3      	cmp	r3, r4
 8007530:	dd1b      	ble.n	800756a <_strtol_l.isra.0+0xc6>
 8007532:	1c57      	adds	r7, r2, #1
 8007534:	d007      	beq.n	8007546 <_strtol_l.isra.0+0xa2>
 8007536:	4581      	cmp	r9, r0
 8007538:	d314      	bcc.n	8007564 <_strtol_l.isra.0+0xc0>
 800753a:	d101      	bne.n	8007540 <_strtol_l.isra.0+0x9c>
 800753c:	45a2      	cmp	sl, r4
 800753e:	db11      	blt.n	8007564 <_strtol_l.isra.0+0xc0>
 8007540:	fb00 4003 	mla	r0, r0, r3, r4
 8007544:	2201      	movs	r2, #1
 8007546:	f815 4b01 	ldrb.w	r4, [r5], #1
 800754a:	e7eb      	b.n	8007524 <_strtol_l.isra.0+0x80>
 800754c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007550:	2f19      	cmp	r7, #25
 8007552:	d801      	bhi.n	8007558 <_strtol_l.isra.0+0xb4>
 8007554:	3c37      	subs	r4, #55	@ 0x37
 8007556:	e7ea      	b.n	800752e <_strtol_l.isra.0+0x8a>
 8007558:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800755c:	2f19      	cmp	r7, #25
 800755e:	d804      	bhi.n	800756a <_strtol_l.isra.0+0xc6>
 8007560:	3c57      	subs	r4, #87	@ 0x57
 8007562:	e7e4      	b.n	800752e <_strtol_l.isra.0+0x8a>
 8007564:	f04f 32ff 	mov.w	r2, #4294967295
 8007568:	e7ed      	b.n	8007546 <_strtol_l.isra.0+0xa2>
 800756a:	1c53      	adds	r3, r2, #1
 800756c:	d108      	bne.n	8007580 <_strtol_l.isra.0+0xdc>
 800756e:	2322      	movs	r3, #34	@ 0x22
 8007570:	f8ce 3000 	str.w	r3, [lr]
 8007574:	4660      	mov	r0, ip
 8007576:	f1b8 0f00 	cmp.w	r8, #0
 800757a:	d0a0      	beq.n	80074be <_strtol_l.isra.0+0x1a>
 800757c:	1e69      	subs	r1, r5, #1
 800757e:	e006      	b.n	800758e <_strtol_l.isra.0+0xea>
 8007580:	b106      	cbz	r6, 8007584 <_strtol_l.isra.0+0xe0>
 8007582:	4240      	negs	r0, r0
 8007584:	f1b8 0f00 	cmp.w	r8, #0
 8007588:	d099      	beq.n	80074be <_strtol_l.isra.0+0x1a>
 800758a:	2a00      	cmp	r2, #0
 800758c:	d1f6      	bne.n	800757c <_strtol_l.isra.0+0xd8>
 800758e:	f8c8 1000 	str.w	r1, [r8]
 8007592:	e794      	b.n	80074be <_strtol_l.isra.0+0x1a>
 8007594:	080097f9 	.word	0x080097f9

08007598 <_strtol_r>:
 8007598:	f7ff bf84 	b.w	80074a4 <_strtol_l.isra.0>

0800759c <__ssputs_r>:
 800759c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075a0:	688e      	ldr	r6, [r1, #8]
 80075a2:	461f      	mov	r7, r3
 80075a4:	42be      	cmp	r6, r7
 80075a6:	680b      	ldr	r3, [r1, #0]
 80075a8:	4682      	mov	sl, r0
 80075aa:	460c      	mov	r4, r1
 80075ac:	4690      	mov	r8, r2
 80075ae:	d82d      	bhi.n	800760c <__ssputs_r+0x70>
 80075b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80075b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80075b8:	d026      	beq.n	8007608 <__ssputs_r+0x6c>
 80075ba:	6965      	ldr	r5, [r4, #20]
 80075bc:	6909      	ldr	r1, [r1, #16]
 80075be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80075c2:	eba3 0901 	sub.w	r9, r3, r1
 80075c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80075ca:	1c7b      	adds	r3, r7, #1
 80075cc:	444b      	add	r3, r9
 80075ce:	106d      	asrs	r5, r5, #1
 80075d0:	429d      	cmp	r5, r3
 80075d2:	bf38      	it	cc
 80075d4:	461d      	movcc	r5, r3
 80075d6:	0553      	lsls	r3, r2, #21
 80075d8:	d527      	bpl.n	800762a <__ssputs_r+0x8e>
 80075da:	4629      	mov	r1, r5
 80075dc:	f7fe fc38 	bl	8005e50 <_malloc_r>
 80075e0:	4606      	mov	r6, r0
 80075e2:	b360      	cbz	r0, 800763e <__ssputs_r+0xa2>
 80075e4:	6921      	ldr	r1, [r4, #16]
 80075e6:	464a      	mov	r2, r9
 80075e8:	f000 fa14 	bl	8007a14 <memcpy>
 80075ec:	89a3      	ldrh	r3, [r4, #12]
 80075ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80075f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075f6:	81a3      	strh	r3, [r4, #12]
 80075f8:	6126      	str	r6, [r4, #16]
 80075fa:	6165      	str	r5, [r4, #20]
 80075fc:	444e      	add	r6, r9
 80075fe:	eba5 0509 	sub.w	r5, r5, r9
 8007602:	6026      	str	r6, [r4, #0]
 8007604:	60a5      	str	r5, [r4, #8]
 8007606:	463e      	mov	r6, r7
 8007608:	42be      	cmp	r6, r7
 800760a:	d900      	bls.n	800760e <__ssputs_r+0x72>
 800760c:	463e      	mov	r6, r7
 800760e:	6820      	ldr	r0, [r4, #0]
 8007610:	4632      	mov	r2, r6
 8007612:	4641      	mov	r1, r8
 8007614:	f000 f9c2 	bl	800799c <memmove>
 8007618:	68a3      	ldr	r3, [r4, #8]
 800761a:	1b9b      	subs	r3, r3, r6
 800761c:	60a3      	str	r3, [r4, #8]
 800761e:	6823      	ldr	r3, [r4, #0]
 8007620:	4433      	add	r3, r6
 8007622:	6023      	str	r3, [r4, #0]
 8007624:	2000      	movs	r0, #0
 8007626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800762a:	462a      	mov	r2, r5
 800762c:	f000 fd83 	bl	8008136 <_realloc_r>
 8007630:	4606      	mov	r6, r0
 8007632:	2800      	cmp	r0, #0
 8007634:	d1e0      	bne.n	80075f8 <__ssputs_r+0x5c>
 8007636:	6921      	ldr	r1, [r4, #16]
 8007638:	4650      	mov	r0, sl
 800763a:	f7fe fb95 	bl	8005d68 <_free_r>
 800763e:	230c      	movs	r3, #12
 8007640:	f8ca 3000 	str.w	r3, [sl]
 8007644:	89a3      	ldrh	r3, [r4, #12]
 8007646:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800764a:	81a3      	strh	r3, [r4, #12]
 800764c:	f04f 30ff 	mov.w	r0, #4294967295
 8007650:	e7e9      	b.n	8007626 <__ssputs_r+0x8a>
	...

08007654 <_svfiprintf_r>:
 8007654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007658:	4698      	mov	r8, r3
 800765a:	898b      	ldrh	r3, [r1, #12]
 800765c:	061b      	lsls	r3, r3, #24
 800765e:	b09d      	sub	sp, #116	@ 0x74
 8007660:	4607      	mov	r7, r0
 8007662:	460d      	mov	r5, r1
 8007664:	4614      	mov	r4, r2
 8007666:	d510      	bpl.n	800768a <_svfiprintf_r+0x36>
 8007668:	690b      	ldr	r3, [r1, #16]
 800766a:	b973      	cbnz	r3, 800768a <_svfiprintf_r+0x36>
 800766c:	2140      	movs	r1, #64	@ 0x40
 800766e:	f7fe fbef 	bl	8005e50 <_malloc_r>
 8007672:	6028      	str	r0, [r5, #0]
 8007674:	6128      	str	r0, [r5, #16]
 8007676:	b930      	cbnz	r0, 8007686 <_svfiprintf_r+0x32>
 8007678:	230c      	movs	r3, #12
 800767a:	603b      	str	r3, [r7, #0]
 800767c:	f04f 30ff 	mov.w	r0, #4294967295
 8007680:	b01d      	add	sp, #116	@ 0x74
 8007682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007686:	2340      	movs	r3, #64	@ 0x40
 8007688:	616b      	str	r3, [r5, #20]
 800768a:	2300      	movs	r3, #0
 800768c:	9309      	str	r3, [sp, #36]	@ 0x24
 800768e:	2320      	movs	r3, #32
 8007690:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007694:	f8cd 800c 	str.w	r8, [sp, #12]
 8007698:	2330      	movs	r3, #48	@ 0x30
 800769a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007838 <_svfiprintf_r+0x1e4>
 800769e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80076a2:	f04f 0901 	mov.w	r9, #1
 80076a6:	4623      	mov	r3, r4
 80076a8:	469a      	mov	sl, r3
 80076aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076ae:	b10a      	cbz	r2, 80076b4 <_svfiprintf_r+0x60>
 80076b0:	2a25      	cmp	r2, #37	@ 0x25
 80076b2:	d1f9      	bne.n	80076a8 <_svfiprintf_r+0x54>
 80076b4:	ebba 0b04 	subs.w	fp, sl, r4
 80076b8:	d00b      	beq.n	80076d2 <_svfiprintf_r+0x7e>
 80076ba:	465b      	mov	r3, fp
 80076bc:	4622      	mov	r2, r4
 80076be:	4629      	mov	r1, r5
 80076c0:	4638      	mov	r0, r7
 80076c2:	f7ff ff6b 	bl	800759c <__ssputs_r>
 80076c6:	3001      	adds	r0, #1
 80076c8:	f000 80a7 	beq.w	800781a <_svfiprintf_r+0x1c6>
 80076cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076ce:	445a      	add	r2, fp
 80076d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80076d2:	f89a 3000 	ldrb.w	r3, [sl]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	f000 809f 	beq.w	800781a <_svfiprintf_r+0x1c6>
 80076dc:	2300      	movs	r3, #0
 80076de:	f04f 32ff 	mov.w	r2, #4294967295
 80076e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076e6:	f10a 0a01 	add.w	sl, sl, #1
 80076ea:	9304      	str	r3, [sp, #16]
 80076ec:	9307      	str	r3, [sp, #28]
 80076ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80076f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80076f4:	4654      	mov	r4, sl
 80076f6:	2205      	movs	r2, #5
 80076f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076fc:	484e      	ldr	r0, [pc, #312]	@ (8007838 <_svfiprintf_r+0x1e4>)
 80076fe:	f7f8 fd87 	bl	8000210 <memchr>
 8007702:	9a04      	ldr	r2, [sp, #16]
 8007704:	b9d8      	cbnz	r0, 800773e <_svfiprintf_r+0xea>
 8007706:	06d0      	lsls	r0, r2, #27
 8007708:	bf44      	itt	mi
 800770a:	2320      	movmi	r3, #32
 800770c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007710:	0711      	lsls	r1, r2, #28
 8007712:	bf44      	itt	mi
 8007714:	232b      	movmi	r3, #43	@ 0x2b
 8007716:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800771a:	f89a 3000 	ldrb.w	r3, [sl]
 800771e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007720:	d015      	beq.n	800774e <_svfiprintf_r+0xfa>
 8007722:	9a07      	ldr	r2, [sp, #28]
 8007724:	4654      	mov	r4, sl
 8007726:	2000      	movs	r0, #0
 8007728:	f04f 0c0a 	mov.w	ip, #10
 800772c:	4621      	mov	r1, r4
 800772e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007732:	3b30      	subs	r3, #48	@ 0x30
 8007734:	2b09      	cmp	r3, #9
 8007736:	d94b      	bls.n	80077d0 <_svfiprintf_r+0x17c>
 8007738:	b1b0      	cbz	r0, 8007768 <_svfiprintf_r+0x114>
 800773a:	9207      	str	r2, [sp, #28]
 800773c:	e014      	b.n	8007768 <_svfiprintf_r+0x114>
 800773e:	eba0 0308 	sub.w	r3, r0, r8
 8007742:	fa09 f303 	lsl.w	r3, r9, r3
 8007746:	4313      	orrs	r3, r2
 8007748:	9304      	str	r3, [sp, #16]
 800774a:	46a2      	mov	sl, r4
 800774c:	e7d2      	b.n	80076f4 <_svfiprintf_r+0xa0>
 800774e:	9b03      	ldr	r3, [sp, #12]
 8007750:	1d19      	adds	r1, r3, #4
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	9103      	str	r1, [sp, #12]
 8007756:	2b00      	cmp	r3, #0
 8007758:	bfbb      	ittet	lt
 800775a:	425b      	neglt	r3, r3
 800775c:	f042 0202 	orrlt.w	r2, r2, #2
 8007760:	9307      	strge	r3, [sp, #28]
 8007762:	9307      	strlt	r3, [sp, #28]
 8007764:	bfb8      	it	lt
 8007766:	9204      	strlt	r2, [sp, #16]
 8007768:	7823      	ldrb	r3, [r4, #0]
 800776a:	2b2e      	cmp	r3, #46	@ 0x2e
 800776c:	d10a      	bne.n	8007784 <_svfiprintf_r+0x130>
 800776e:	7863      	ldrb	r3, [r4, #1]
 8007770:	2b2a      	cmp	r3, #42	@ 0x2a
 8007772:	d132      	bne.n	80077da <_svfiprintf_r+0x186>
 8007774:	9b03      	ldr	r3, [sp, #12]
 8007776:	1d1a      	adds	r2, r3, #4
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	9203      	str	r2, [sp, #12]
 800777c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007780:	3402      	adds	r4, #2
 8007782:	9305      	str	r3, [sp, #20]
 8007784:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800783c <_svfiprintf_r+0x1e8>
 8007788:	7821      	ldrb	r1, [r4, #0]
 800778a:	2203      	movs	r2, #3
 800778c:	4650      	mov	r0, sl
 800778e:	f7f8 fd3f 	bl	8000210 <memchr>
 8007792:	b138      	cbz	r0, 80077a4 <_svfiprintf_r+0x150>
 8007794:	9b04      	ldr	r3, [sp, #16]
 8007796:	eba0 000a 	sub.w	r0, r0, sl
 800779a:	2240      	movs	r2, #64	@ 0x40
 800779c:	4082      	lsls	r2, r0
 800779e:	4313      	orrs	r3, r2
 80077a0:	3401      	adds	r4, #1
 80077a2:	9304      	str	r3, [sp, #16]
 80077a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077a8:	4825      	ldr	r0, [pc, #148]	@ (8007840 <_svfiprintf_r+0x1ec>)
 80077aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80077ae:	2206      	movs	r2, #6
 80077b0:	f7f8 fd2e 	bl	8000210 <memchr>
 80077b4:	2800      	cmp	r0, #0
 80077b6:	d036      	beq.n	8007826 <_svfiprintf_r+0x1d2>
 80077b8:	4b22      	ldr	r3, [pc, #136]	@ (8007844 <_svfiprintf_r+0x1f0>)
 80077ba:	bb1b      	cbnz	r3, 8007804 <_svfiprintf_r+0x1b0>
 80077bc:	9b03      	ldr	r3, [sp, #12]
 80077be:	3307      	adds	r3, #7
 80077c0:	f023 0307 	bic.w	r3, r3, #7
 80077c4:	3308      	adds	r3, #8
 80077c6:	9303      	str	r3, [sp, #12]
 80077c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077ca:	4433      	add	r3, r6
 80077cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80077ce:	e76a      	b.n	80076a6 <_svfiprintf_r+0x52>
 80077d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80077d4:	460c      	mov	r4, r1
 80077d6:	2001      	movs	r0, #1
 80077d8:	e7a8      	b.n	800772c <_svfiprintf_r+0xd8>
 80077da:	2300      	movs	r3, #0
 80077dc:	3401      	adds	r4, #1
 80077de:	9305      	str	r3, [sp, #20]
 80077e0:	4619      	mov	r1, r3
 80077e2:	f04f 0c0a 	mov.w	ip, #10
 80077e6:	4620      	mov	r0, r4
 80077e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077ec:	3a30      	subs	r2, #48	@ 0x30
 80077ee:	2a09      	cmp	r2, #9
 80077f0:	d903      	bls.n	80077fa <_svfiprintf_r+0x1a6>
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d0c6      	beq.n	8007784 <_svfiprintf_r+0x130>
 80077f6:	9105      	str	r1, [sp, #20]
 80077f8:	e7c4      	b.n	8007784 <_svfiprintf_r+0x130>
 80077fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80077fe:	4604      	mov	r4, r0
 8007800:	2301      	movs	r3, #1
 8007802:	e7f0      	b.n	80077e6 <_svfiprintf_r+0x192>
 8007804:	ab03      	add	r3, sp, #12
 8007806:	9300      	str	r3, [sp, #0]
 8007808:	462a      	mov	r2, r5
 800780a:	4b0f      	ldr	r3, [pc, #60]	@ (8007848 <_svfiprintf_r+0x1f4>)
 800780c:	a904      	add	r1, sp, #16
 800780e:	4638      	mov	r0, r7
 8007810:	f7fc fce6 	bl	80041e0 <_printf_float>
 8007814:	1c42      	adds	r2, r0, #1
 8007816:	4606      	mov	r6, r0
 8007818:	d1d6      	bne.n	80077c8 <_svfiprintf_r+0x174>
 800781a:	89ab      	ldrh	r3, [r5, #12]
 800781c:	065b      	lsls	r3, r3, #25
 800781e:	f53f af2d 	bmi.w	800767c <_svfiprintf_r+0x28>
 8007822:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007824:	e72c      	b.n	8007680 <_svfiprintf_r+0x2c>
 8007826:	ab03      	add	r3, sp, #12
 8007828:	9300      	str	r3, [sp, #0]
 800782a:	462a      	mov	r2, r5
 800782c:	4b06      	ldr	r3, [pc, #24]	@ (8007848 <_svfiprintf_r+0x1f4>)
 800782e:	a904      	add	r1, sp, #16
 8007830:	4638      	mov	r0, r7
 8007832:	f7fc ff6f 	bl	8004714 <_printf_i>
 8007836:	e7ed      	b.n	8007814 <_svfiprintf_r+0x1c0>
 8007838:	080095f1 	.word	0x080095f1
 800783c:	080095f7 	.word	0x080095f7
 8007840:	080095fb 	.word	0x080095fb
 8007844:	080041e1 	.word	0x080041e1
 8007848:	0800759d 	.word	0x0800759d

0800784c <__sflush_r>:
 800784c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007852:	0716      	lsls	r6, r2, #28
 8007854:	4605      	mov	r5, r0
 8007856:	460c      	mov	r4, r1
 8007858:	d454      	bmi.n	8007904 <__sflush_r+0xb8>
 800785a:	684b      	ldr	r3, [r1, #4]
 800785c:	2b00      	cmp	r3, #0
 800785e:	dc02      	bgt.n	8007866 <__sflush_r+0x1a>
 8007860:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007862:	2b00      	cmp	r3, #0
 8007864:	dd48      	ble.n	80078f8 <__sflush_r+0xac>
 8007866:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007868:	2e00      	cmp	r6, #0
 800786a:	d045      	beq.n	80078f8 <__sflush_r+0xac>
 800786c:	2300      	movs	r3, #0
 800786e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007872:	682f      	ldr	r7, [r5, #0]
 8007874:	6a21      	ldr	r1, [r4, #32]
 8007876:	602b      	str	r3, [r5, #0]
 8007878:	d030      	beq.n	80078dc <__sflush_r+0x90>
 800787a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800787c:	89a3      	ldrh	r3, [r4, #12]
 800787e:	0759      	lsls	r1, r3, #29
 8007880:	d505      	bpl.n	800788e <__sflush_r+0x42>
 8007882:	6863      	ldr	r3, [r4, #4]
 8007884:	1ad2      	subs	r2, r2, r3
 8007886:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007888:	b10b      	cbz	r3, 800788e <__sflush_r+0x42>
 800788a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800788c:	1ad2      	subs	r2, r2, r3
 800788e:	2300      	movs	r3, #0
 8007890:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007892:	6a21      	ldr	r1, [r4, #32]
 8007894:	4628      	mov	r0, r5
 8007896:	47b0      	blx	r6
 8007898:	1c43      	adds	r3, r0, #1
 800789a:	89a3      	ldrh	r3, [r4, #12]
 800789c:	d106      	bne.n	80078ac <__sflush_r+0x60>
 800789e:	6829      	ldr	r1, [r5, #0]
 80078a0:	291d      	cmp	r1, #29
 80078a2:	d82b      	bhi.n	80078fc <__sflush_r+0xb0>
 80078a4:	4a28      	ldr	r2, [pc, #160]	@ (8007948 <__sflush_r+0xfc>)
 80078a6:	40ca      	lsrs	r2, r1
 80078a8:	07d6      	lsls	r6, r2, #31
 80078aa:	d527      	bpl.n	80078fc <__sflush_r+0xb0>
 80078ac:	2200      	movs	r2, #0
 80078ae:	6062      	str	r2, [r4, #4]
 80078b0:	04d9      	lsls	r1, r3, #19
 80078b2:	6922      	ldr	r2, [r4, #16]
 80078b4:	6022      	str	r2, [r4, #0]
 80078b6:	d504      	bpl.n	80078c2 <__sflush_r+0x76>
 80078b8:	1c42      	adds	r2, r0, #1
 80078ba:	d101      	bne.n	80078c0 <__sflush_r+0x74>
 80078bc:	682b      	ldr	r3, [r5, #0]
 80078be:	b903      	cbnz	r3, 80078c2 <__sflush_r+0x76>
 80078c0:	6560      	str	r0, [r4, #84]	@ 0x54
 80078c2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80078c4:	602f      	str	r7, [r5, #0]
 80078c6:	b1b9      	cbz	r1, 80078f8 <__sflush_r+0xac>
 80078c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80078cc:	4299      	cmp	r1, r3
 80078ce:	d002      	beq.n	80078d6 <__sflush_r+0x8a>
 80078d0:	4628      	mov	r0, r5
 80078d2:	f7fe fa49 	bl	8005d68 <_free_r>
 80078d6:	2300      	movs	r3, #0
 80078d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80078da:	e00d      	b.n	80078f8 <__sflush_r+0xac>
 80078dc:	2301      	movs	r3, #1
 80078de:	4628      	mov	r0, r5
 80078e0:	47b0      	blx	r6
 80078e2:	4602      	mov	r2, r0
 80078e4:	1c50      	adds	r0, r2, #1
 80078e6:	d1c9      	bne.n	800787c <__sflush_r+0x30>
 80078e8:	682b      	ldr	r3, [r5, #0]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d0c6      	beq.n	800787c <__sflush_r+0x30>
 80078ee:	2b1d      	cmp	r3, #29
 80078f0:	d001      	beq.n	80078f6 <__sflush_r+0xaa>
 80078f2:	2b16      	cmp	r3, #22
 80078f4:	d11d      	bne.n	8007932 <__sflush_r+0xe6>
 80078f6:	602f      	str	r7, [r5, #0]
 80078f8:	2000      	movs	r0, #0
 80078fa:	e021      	b.n	8007940 <__sflush_r+0xf4>
 80078fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007900:	b21b      	sxth	r3, r3
 8007902:	e01a      	b.n	800793a <__sflush_r+0xee>
 8007904:	690f      	ldr	r7, [r1, #16]
 8007906:	2f00      	cmp	r7, #0
 8007908:	d0f6      	beq.n	80078f8 <__sflush_r+0xac>
 800790a:	0793      	lsls	r3, r2, #30
 800790c:	680e      	ldr	r6, [r1, #0]
 800790e:	bf08      	it	eq
 8007910:	694b      	ldreq	r3, [r1, #20]
 8007912:	600f      	str	r7, [r1, #0]
 8007914:	bf18      	it	ne
 8007916:	2300      	movne	r3, #0
 8007918:	1bf6      	subs	r6, r6, r7
 800791a:	608b      	str	r3, [r1, #8]
 800791c:	2e00      	cmp	r6, #0
 800791e:	ddeb      	ble.n	80078f8 <__sflush_r+0xac>
 8007920:	6a21      	ldr	r1, [r4, #32]
 8007922:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007926:	4633      	mov	r3, r6
 8007928:	463a      	mov	r2, r7
 800792a:	4628      	mov	r0, r5
 800792c:	47e0      	blx	ip
 800792e:	2800      	cmp	r0, #0
 8007930:	dc07      	bgt.n	8007942 <__sflush_r+0xf6>
 8007932:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007936:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800793a:	81a3      	strh	r3, [r4, #12]
 800793c:	f04f 30ff 	mov.w	r0, #4294967295
 8007940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007942:	4407      	add	r7, r0
 8007944:	1a36      	subs	r6, r6, r0
 8007946:	e7e9      	b.n	800791c <__sflush_r+0xd0>
 8007948:	20400001 	.word	0x20400001

0800794c <_fflush_r>:
 800794c:	b538      	push	{r3, r4, r5, lr}
 800794e:	690b      	ldr	r3, [r1, #16]
 8007950:	4605      	mov	r5, r0
 8007952:	460c      	mov	r4, r1
 8007954:	b913      	cbnz	r3, 800795c <_fflush_r+0x10>
 8007956:	2500      	movs	r5, #0
 8007958:	4628      	mov	r0, r5
 800795a:	bd38      	pop	{r3, r4, r5, pc}
 800795c:	b118      	cbz	r0, 8007966 <_fflush_r+0x1a>
 800795e:	6a03      	ldr	r3, [r0, #32]
 8007960:	b90b      	cbnz	r3, 8007966 <_fflush_r+0x1a>
 8007962:	f7fd fa89 	bl	8004e78 <__sinit>
 8007966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d0f3      	beq.n	8007956 <_fflush_r+0xa>
 800796e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007970:	07d0      	lsls	r0, r2, #31
 8007972:	d404      	bmi.n	800797e <_fflush_r+0x32>
 8007974:	0599      	lsls	r1, r3, #22
 8007976:	d402      	bmi.n	800797e <_fflush_r+0x32>
 8007978:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800797a:	f7fd fb96 	bl	80050aa <__retarget_lock_acquire_recursive>
 800797e:	4628      	mov	r0, r5
 8007980:	4621      	mov	r1, r4
 8007982:	f7ff ff63 	bl	800784c <__sflush_r>
 8007986:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007988:	07da      	lsls	r2, r3, #31
 800798a:	4605      	mov	r5, r0
 800798c:	d4e4      	bmi.n	8007958 <_fflush_r+0xc>
 800798e:	89a3      	ldrh	r3, [r4, #12]
 8007990:	059b      	lsls	r3, r3, #22
 8007992:	d4e1      	bmi.n	8007958 <_fflush_r+0xc>
 8007994:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007996:	f7fd fb89 	bl	80050ac <__retarget_lock_release_recursive>
 800799a:	e7dd      	b.n	8007958 <_fflush_r+0xc>

0800799c <memmove>:
 800799c:	4288      	cmp	r0, r1
 800799e:	b510      	push	{r4, lr}
 80079a0:	eb01 0402 	add.w	r4, r1, r2
 80079a4:	d902      	bls.n	80079ac <memmove+0x10>
 80079a6:	4284      	cmp	r4, r0
 80079a8:	4623      	mov	r3, r4
 80079aa:	d807      	bhi.n	80079bc <memmove+0x20>
 80079ac:	1e43      	subs	r3, r0, #1
 80079ae:	42a1      	cmp	r1, r4
 80079b0:	d008      	beq.n	80079c4 <memmove+0x28>
 80079b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80079b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80079ba:	e7f8      	b.n	80079ae <memmove+0x12>
 80079bc:	4402      	add	r2, r0
 80079be:	4601      	mov	r1, r0
 80079c0:	428a      	cmp	r2, r1
 80079c2:	d100      	bne.n	80079c6 <memmove+0x2a>
 80079c4:	bd10      	pop	{r4, pc}
 80079c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80079ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80079ce:	e7f7      	b.n	80079c0 <memmove+0x24>

080079d0 <strncmp>:
 80079d0:	b510      	push	{r4, lr}
 80079d2:	b16a      	cbz	r2, 80079f0 <strncmp+0x20>
 80079d4:	3901      	subs	r1, #1
 80079d6:	1884      	adds	r4, r0, r2
 80079d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079dc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d103      	bne.n	80079ec <strncmp+0x1c>
 80079e4:	42a0      	cmp	r0, r4
 80079e6:	d001      	beq.n	80079ec <strncmp+0x1c>
 80079e8:	2a00      	cmp	r2, #0
 80079ea:	d1f5      	bne.n	80079d8 <strncmp+0x8>
 80079ec:	1ad0      	subs	r0, r2, r3
 80079ee:	bd10      	pop	{r4, pc}
 80079f0:	4610      	mov	r0, r2
 80079f2:	e7fc      	b.n	80079ee <strncmp+0x1e>

080079f4 <_sbrk_r>:
 80079f4:	b538      	push	{r3, r4, r5, lr}
 80079f6:	4d06      	ldr	r5, [pc, #24]	@ (8007a10 <_sbrk_r+0x1c>)
 80079f8:	2300      	movs	r3, #0
 80079fa:	4604      	mov	r4, r0
 80079fc:	4608      	mov	r0, r1
 80079fe:	602b      	str	r3, [r5, #0]
 8007a00:	f7fa f944 	bl	8001c8c <_sbrk>
 8007a04:	1c43      	adds	r3, r0, #1
 8007a06:	d102      	bne.n	8007a0e <_sbrk_r+0x1a>
 8007a08:	682b      	ldr	r3, [r5, #0]
 8007a0a:	b103      	cbz	r3, 8007a0e <_sbrk_r+0x1a>
 8007a0c:	6023      	str	r3, [r4, #0]
 8007a0e:	bd38      	pop	{r3, r4, r5, pc}
 8007a10:	200007e0 	.word	0x200007e0

08007a14 <memcpy>:
 8007a14:	440a      	add	r2, r1
 8007a16:	4291      	cmp	r1, r2
 8007a18:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a1c:	d100      	bne.n	8007a20 <memcpy+0xc>
 8007a1e:	4770      	bx	lr
 8007a20:	b510      	push	{r4, lr}
 8007a22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a2a:	4291      	cmp	r1, r2
 8007a2c:	d1f9      	bne.n	8007a22 <memcpy+0xe>
 8007a2e:	bd10      	pop	{r4, pc}

08007a30 <nan>:
 8007a30:	4901      	ldr	r1, [pc, #4]	@ (8007a38 <nan+0x8>)
 8007a32:	2000      	movs	r0, #0
 8007a34:	4770      	bx	lr
 8007a36:	bf00      	nop
 8007a38:	7ff80000 	.word	0x7ff80000

08007a3c <__assert_func>:
 8007a3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a3e:	4614      	mov	r4, r2
 8007a40:	461a      	mov	r2, r3
 8007a42:	4b09      	ldr	r3, [pc, #36]	@ (8007a68 <__assert_func+0x2c>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4605      	mov	r5, r0
 8007a48:	68d8      	ldr	r0, [r3, #12]
 8007a4a:	b14c      	cbz	r4, 8007a60 <__assert_func+0x24>
 8007a4c:	4b07      	ldr	r3, [pc, #28]	@ (8007a6c <__assert_func+0x30>)
 8007a4e:	9100      	str	r1, [sp, #0]
 8007a50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007a54:	4906      	ldr	r1, [pc, #24]	@ (8007a70 <__assert_func+0x34>)
 8007a56:	462b      	mov	r3, r5
 8007a58:	f000 fba8 	bl	80081ac <fiprintf>
 8007a5c:	f000 fbb8 	bl	80081d0 <abort>
 8007a60:	4b04      	ldr	r3, [pc, #16]	@ (8007a74 <__assert_func+0x38>)
 8007a62:	461c      	mov	r4, r3
 8007a64:	e7f3      	b.n	8007a4e <__assert_func+0x12>
 8007a66:	bf00      	nop
 8007a68:	20000020 	.word	0x20000020
 8007a6c:	0800960a 	.word	0x0800960a
 8007a70:	08009617 	.word	0x08009617
 8007a74:	08009645 	.word	0x08009645

08007a78 <_calloc_r>:
 8007a78:	b570      	push	{r4, r5, r6, lr}
 8007a7a:	fba1 5402 	umull	r5, r4, r1, r2
 8007a7e:	b934      	cbnz	r4, 8007a8e <_calloc_r+0x16>
 8007a80:	4629      	mov	r1, r5
 8007a82:	f7fe f9e5 	bl	8005e50 <_malloc_r>
 8007a86:	4606      	mov	r6, r0
 8007a88:	b928      	cbnz	r0, 8007a96 <_calloc_r+0x1e>
 8007a8a:	4630      	mov	r0, r6
 8007a8c:	bd70      	pop	{r4, r5, r6, pc}
 8007a8e:	220c      	movs	r2, #12
 8007a90:	6002      	str	r2, [r0, #0]
 8007a92:	2600      	movs	r6, #0
 8007a94:	e7f9      	b.n	8007a8a <_calloc_r+0x12>
 8007a96:	462a      	mov	r2, r5
 8007a98:	4621      	mov	r1, r4
 8007a9a:	f7fd fa88 	bl	8004fae <memset>
 8007a9e:	e7f4      	b.n	8007a8a <_calloc_r+0x12>

08007aa0 <rshift>:
 8007aa0:	6903      	ldr	r3, [r0, #16]
 8007aa2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007aa6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007aaa:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007aae:	f100 0414 	add.w	r4, r0, #20
 8007ab2:	dd45      	ble.n	8007b40 <rshift+0xa0>
 8007ab4:	f011 011f 	ands.w	r1, r1, #31
 8007ab8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007abc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007ac0:	d10c      	bne.n	8007adc <rshift+0x3c>
 8007ac2:	f100 0710 	add.w	r7, r0, #16
 8007ac6:	4629      	mov	r1, r5
 8007ac8:	42b1      	cmp	r1, r6
 8007aca:	d334      	bcc.n	8007b36 <rshift+0x96>
 8007acc:	1a9b      	subs	r3, r3, r2
 8007ace:	009b      	lsls	r3, r3, #2
 8007ad0:	1eea      	subs	r2, r5, #3
 8007ad2:	4296      	cmp	r6, r2
 8007ad4:	bf38      	it	cc
 8007ad6:	2300      	movcc	r3, #0
 8007ad8:	4423      	add	r3, r4
 8007ada:	e015      	b.n	8007b08 <rshift+0x68>
 8007adc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007ae0:	f1c1 0820 	rsb	r8, r1, #32
 8007ae4:	40cf      	lsrs	r7, r1
 8007ae6:	f105 0e04 	add.w	lr, r5, #4
 8007aea:	46a1      	mov	r9, r4
 8007aec:	4576      	cmp	r6, lr
 8007aee:	46f4      	mov	ip, lr
 8007af0:	d815      	bhi.n	8007b1e <rshift+0x7e>
 8007af2:	1a9a      	subs	r2, r3, r2
 8007af4:	0092      	lsls	r2, r2, #2
 8007af6:	3a04      	subs	r2, #4
 8007af8:	3501      	adds	r5, #1
 8007afa:	42ae      	cmp	r6, r5
 8007afc:	bf38      	it	cc
 8007afe:	2200      	movcc	r2, #0
 8007b00:	18a3      	adds	r3, r4, r2
 8007b02:	50a7      	str	r7, [r4, r2]
 8007b04:	b107      	cbz	r7, 8007b08 <rshift+0x68>
 8007b06:	3304      	adds	r3, #4
 8007b08:	1b1a      	subs	r2, r3, r4
 8007b0a:	42a3      	cmp	r3, r4
 8007b0c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007b10:	bf08      	it	eq
 8007b12:	2300      	moveq	r3, #0
 8007b14:	6102      	str	r2, [r0, #16]
 8007b16:	bf08      	it	eq
 8007b18:	6143      	streq	r3, [r0, #20]
 8007b1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007b1e:	f8dc c000 	ldr.w	ip, [ip]
 8007b22:	fa0c fc08 	lsl.w	ip, ip, r8
 8007b26:	ea4c 0707 	orr.w	r7, ip, r7
 8007b2a:	f849 7b04 	str.w	r7, [r9], #4
 8007b2e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007b32:	40cf      	lsrs	r7, r1
 8007b34:	e7da      	b.n	8007aec <rshift+0x4c>
 8007b36:	f851 cb04 	ldr.w	ip, [r1], #4
 8007b3a:	f847 cf04 	str.w	ip, [r7, #4]!
 8007b3e:	e7c3      	b.n	8007ac8 <rshift+0x28>
 8007b40:	4623      	mov	r3, r4
 8007b42:	e7e1      	b.n	8007b08 <rshift+0x68>

08007b44 <__hexdig_fun>:
 8007b44:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007b48:	2b09      	cmp	r3, #9
 8007b4a:	d802      	bhi.n	8007b52 <__hexdig_fun+0xe>
 8007b4c:	3820      	subs	r0, #32
 8007b4e:	b2c0      	uxtb	r0, r0
 8007b50:	4770      	bx	lr
 8007b52:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007b56:	2b05      	cmp	r3, #5
 8007b58:	d801      	bhi.n	8007b5e <__hexdig_fun+0x1a>
 8007b5a:	3847      	subs	r0, #71	@ 0x47
 8007b5c:	e7f7      	b.n	8007b4e <__hexdig_fun+0xa>
 8007b5e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007b62:	2b05      	cmp	r3, #5
 8007b64:	d801      	bhi.n	8007b6a <__hexdig_fun+0x26>
 8007b66:	3827      	subs	r0, #39	@ 0x27
 8007b68:	e7f1      	b.n	8007b4e <__hexdig_fun+0xa>
 8007b6a:	2000      	movs	r0, #0
 8007b6c:	4770      	bx	lr
	...

08007b70 <__gethex>:
 8007b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b74:	b085      	sub	sp, #20
 8007b76:	468a      	mov	sl, r1
 8007b78:	9302      	str	r3, [sp, #8]
 8007b7a:	680b      	ldr	r3, [r1, #0]
 8007b7c:	9001      	str	r0, [sp, #4]
 8007b7e:	4690      	mov	r8, r2
 8007b80:	1c9c      	adds	r4, r3, #2
 8007b82:	46a1      	mov	r9, r4
 8007b84:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007b88:	2830      	cmp	r0, #48	@ 0x30
 8007b8a:	d0fa      	beq.n	8007b82 <__gethex+0x12>
 8007b8c:	eba9 0303 	sub.w	r3, r9, r3
 8007b90:	f1a3 0b02 	sub.w	fp, r3, #2
 8007b94:	f7ff ffd6 	bl	8007b44 <__hexdig_fun>
 8007b98:	4605      	mov	r5, r0
 8007b9a:	2800      	cmp	r0, #0
 8007b9c:	d168      	bne.n	8007c70 <__gethex+0x100>
 8007b9e:	49a0      	ldr	r1, [pc, #640]	@ (8007e20 <__gethex+0x2b0>)
 8007ba0:	2201      	movs	r2, #1
 8007ba2:	4648      	mov	r0, r9
 8007ba4:	f7ff ff14 	bl	80079d0 <strncmp>
 8007ba8:	4607      	mov	r7, r0
 8007baa:	2800      	cmp	r0, #0
 8007bac:	d167      	bne.n	8007c7e <__gethex+0x10e>
 8007bae:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007bb2:	4626      	mov	r6, r4
 8007bb4:	f7ff ffc6 	bl	8007b44 <__hexdig_fun>
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	d062      	beq.n	8007c82 <__gethex+0x112>
 8007bbc:	4623      	mov	r3, r4
 8007bbe:	7818      	ldrb	r0, [r3, #0]
 8007bc0:	2830      	cmp	r0, #48	@ 0x30
 8007bc2:	4699      	mov	r9, r3
 8007bc4:	f103 0301 	add.w	r3, r3, #1
 8007bc8:	d0f9      	beq.n	8007bbe <__gethex+0x4e>
 8007bca:	f7ff ffbb 	bl	8007b44 <__hexdig_fun>
 8007bce:	fab0 f580 	clz	r5, r0
 8007bd2:	096d      	lsrs	r5, r5, #5
 8007bd4:	f04f 0b01 	mov.w	fp, #1
 8007bd8:	464a      	mov	r2, r9
 8007bda:	4616      	mov	r6, r2
 8007bdc:	3201      	adds	r2, #1
 8007bde:	7830      	ldrb	r0, [r6, #0]
 8007be0:	f7ff ffb0 	bl	8007b44 <__hexdig_fun>
 8007be4:	2800      	cmp	r0, #0
 8007be6:	d1f8      	bne.n	8007bda <__gethex+0x6a>
 8007be8:	498d      	ldr	r1, [pc, #564]	@ (8007e20 <__gethex+0x2b0>)
 8007bea:	2201      	movs	r2, #1
 8007bec:	4630      	mov	r0, r6
 8007bee:	f7ff feef 	bl	80079d0 <strncmp>
 8007bf2:	2800      	cmp	r0, #0
 8007bf4:	d13f      	bne.n	8007c76 <__gethex+0x106>
 8007bf6:	b944      	cbnz	r4, 8007c0a <__gethex+0x9a>
 8007bf8:	1c74      	adds	r4, r6, #1
 8007bfa:	4622      	mov	r2, r4
 8007bfc:	4616      	mov	r6, r2
 8007bfe:	3201      	adds	r2, #1
 8007c00:	7830      	ldrb	r0, [r6, #0]
 8007c02:	f7ff ff9f 	bl	8007b44 <__hexdig_fun>
 8007c06:	2800      	cmp	r0, #0
 8007c08:	d1f8      	bne.n	8007bfc <__gethex+0x8c>
 8007c0a:	1ba4      	subs	r4, r4, r6
 8007c0c:	00a7      	lsls	r7, r4, #2
 8007c0e:	7833      	ldrb	r3, [r6, #0]
 8007c10:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007c14:	2b50      	cmp	r3, #80	@ 0x50
 8007c16:	d13e      	bne.n	8007c96 <__gethex+0x126>
 8007c18:	7873      	ldrb	r3, [r6, #1]
 8007c1a:	2b2b      	cmp	r3, #43	@ 0x2b
 8007c1c:	d033      	beq.n	8007c86 <__gethex+0x116>
 8007c1e:	2b2d      	cmp	r3, #45	@ 0x2d
 8007c20:	d034      	beq.n	8007c8c <__gethex+0x11c>
 8007c22:	1c71      	adds	r1, r6, #1
 8007c24:	2400      	movs	r4, #0
 8007c26:	7808      	ldrb	r0, [r1, #0]
 8007c28:	f7ff ff8c 	bl	8007b44 <__hexdig_fun>
 8007c2c:	1e43      	subs	r3, r0, #1
 8007c2e:	b2db      	uxtb	r3, r3
 8007c30:	2b18      	cmp	r3, #24
 8007c32:	d830      	bhi.n	8007c96 <__gethex+0x126>
 8007c34:	f1a0 0210 	sub.w	r2, r0, #16
 8007c38:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007c3c:	f7ff ff82 	bl	8007b44 <__hexdig_fun>
 8007c40:	f100 3cff 	add.w	ip, r0, #4294967295
 8007c44:	fa5f fc8c 	uxtb.w	ip, ip
 8007c48:	f1bc 0f18 	cmp.w	ip, #24
 8007c4c:	f04f 030a 	mov.w	r3, #10
 8007c50:	d91e      	bls.n	8007c90 <__gethex+0x120>
 8007c52:	b104      	cbz	r4, 8007c56 <__gethex+0xe6>
 8007c54:	4252      	negs	r2, r2
 8007c56:	4417      	add	r7, r2
 8007c58:	f8ca 1000 	str.w	r1, [sl]
 8007c5c:	b1ed      	cbz	r5, 8007c9a <__gethex+0x12a>
 8007c5e:	f1bb 0f00 	cmp.w	fp, #0
 8007c62:	bf0c      	ite	eq
 8007c64:	2506      	moveq	r5, #6
 8007c66:	2500      	movne	r5, #0
 8007c68:	4628      	mov	r0, r5
 8007c6a:	b005      	add	sp, #20
 8007c6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c70:	2500      	movs	r5, #0
 8007c72:	462c      	mov	r4, r5
 8007c74:	e7b0      	b.n	8007bd8 <__gethex+0x68>
 8007c76:	2c00      	cmp	r4, #0
 8007c78:	d1c7      	bne.n	8007c0a <__gethex+0x9a>
 8007c7a:	4627      	mov	r7, r4
 8007c7c:	e7c7      	b.n	8007c0e <__gethex+0x9e>
 8007c7e:	464e      	mov	r6, r9
 8007c80:	462f      	mov	r7, r5
 8007c82:	2501      	movs	r5, #1
 8007c84:	e7c3      	b.n	8007c0e <__gethex+0x9e>
 8007c86:	2400      	movs	r4, #0
 8007c88:	1cb1      	adds	r1, r6, #2
 8007c8a:	e7cc      	b.n	8007c26 <__gethex+0xb6>
 8007c8c:	2401      	movs	r4, #1
 8007c8e:	e7fb      	b.n	8007c88 <__gethex+0x118>
 8007c90:	fb03 0002 	mla	r0, r3, r2, r0
 8007c94:	e7ce      	b.n	8007c34 <__gethex+0xc4>
 8007c96:	4631      	mov	r1, r6
 8007c98:	e7de      	b.n	8007c58 <__gethex+0xe8>
 8007c9a:	eba6 0309 	sub.w	r3, r6, r9
 8007c9e:	3b01      	subs	r3, #1
 8007ca0:	4629      	mov	r1, r5
 8007ca2:	2b07      	cmp	r3, #7
 8007ca4:	dc0a      	bgt.n	8007cbc <__gethex+0x14c>
 8007ca6:	9801      	ldr	r0, [sp, #4]
 8007ca8:	f7fe f95e 	bl	8005f68 <_Balloc>
 8007cac:	4604      	mov	r4, r0
 8007cae:	b940      	cbnz	r0, 8007cc2 <__gethex+0x152>
 8007cb0:	4b5c      	ldr	r3, [pc, #368]	@ (8007e24 <__gethex+0x2b4>)
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	21e4      	movs	r1, #228	@ 0xe4
 8007cb6:	485c      	ldr	r0, [pc, #368]	@ (8007e28 <__gethex+0x2b8>)
 8007cb8:	f7ff fec0 	bl	8007a3c <__assert_func>
 8007cbc:	3101      	adds	r1, #1
 8007cbe:	105b      	asrs	r3, r3, #1
 8007cc0:	e7ef      	b.n	8007ca2 <__gethex+0x132>
 8007cc2:	f100 0a14 	add.w	sl, r0, #20
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	4655      	mov	r5, sl
 8007cca:	469b      	mov	fp, r3
 8007ccc:	45b1      	cmp	r9, r6
 8007cce:	d337      	bcc.n	8007d40 <__gethex+0x1d0>
 8007cd0:	f845 bb04 	str.w	fp, [r5], #4
 8007cd4:	eba5 050a 	sub.w	r5, r5, sl
 8007cd8:	10ad      	asrs	r5, r5, #2
 8007cda:	6125      	str	r5, [r4, #16]
 8007cdc:	4658      	mov	r0, fp
 8007cde:	f7fe fa35 	bl	800614c <__hi0bits>
 8007ce2:	016d      	lsls	r5, r5, #5
 8007ce4:	f8d8 6000 	ldr.w	r6, [r8]
 8007ce8:	1a2d      	subs	r5, r5, r0
 8007cea:	42b5      	cmp	r5, r6
 8007cec:	dd54      	ble.n	8007d98 <__gethex+0x228>
 8007cee:	1bad      	subs	r5, r5, r6
 8007cf0:	4629      	mov	r1, r5
 8007cf2:	4620      	mov	r0, r4
 8007cf4:	f7fe fdb7 	bl	8006866 <__any_on>
 8007cf8:	4681      	mov	r9, r0
 8007cfa:	b178      	cbz	r0, 8007d1c <__gethex+0x1ac>
 8007cfc:	1e6b      	subs	r3, r5, #1
 8007cfe:	1159      	asrs	r1, r3, #5
 8007d00:	f003 021f 	and.w	r2, r3, #31
 8007d04:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007d08:	f04f 0901 	mov.w	r9, #1
 8007d0c:	fa09 f202 	lsl.w	r2, r9, r2
 8007d10:	420a      	tst	r2, r1
 8007d12:	d003      	beq.n	8007d1c <__gethex+0x1ac>
 8007d14:	454b      	cmp	r3, r9
 8007d16:	dc36      	bgt.n	8007d86 <__gethex+0x216>
 8007d18:	f04f 0902 	mov.w	r9, #2
 8007d1c:	4629      	mov	r1, r5
 8007d1e:	4620      	mov	r0, r4
 8007d20:	f7ff febe 	bl	8007aa0 <rshift>
 8007d24:	442f      	add	r7, r5
 8007d26:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007d2a:	42bb      	cmp	r3, r7
 8007d2c:	da42      	bge.n	8007db4 <__gethex+0x244>
 8007d2e:	9801      	ldr	r0, [sp, #4]
 8007d30:	4621      	mov	r1, r4
 8007d32:	f7fe f959 	bl	8005fe8 <_Bfree>
 8007d36:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d38:	2300      	movs	r3, #0
 8007d3a:	6013      	str	r3, [r2, #0]
 8007d3c:	25a3      	movs	r5, #163	@ 0xa3
 8007d3e:	e793      	b.n	8007c68 <__gethex+0xf8>
 8007d40:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007d44:	2a2e      	cmp	r2, #46	@ 0x2e
 8007d46:	d012      	beq.n	8007d6e <__gethex+0x1fe>
 8007d48:	2b20      	cmp	r3, #32
 8007d4a:	d104      	bne.n	8007d56 <__gethex+0x1e6>
 8007d4c:	f845 bb04 	str.w	fp, [r5], #4
 8007d50:	f04f 0b00 	mov.w	fp, #0
 8007d54:	465b      	mov	r3, fp
 8007d56:	7830      	ldrb	r0, [r6, #0]
 8007d58:	9303      	str	r3, [sp, #12]
 8007d5a:	f7ff fef3 	bl	8007b44 <__hexdig_fun>
 8007d5e:	9b03      	ldr	r3, [sp, #12]
 8007d60:	f000 000f 	and.w	r0, r0, #15
 8007d64:	4098      	lsls	r0, r3
 8007d66:	ea4b 0b00 	orr.w	fp, fp, r0
 8007d6a:	3304      	adds	r3, #4
 8007d6c:	e7ae      	b.n	8007ccc <__gethex+0x15c>
 8007d6e:	45b1      	cmp	r9, r6
 8007d70:	d8ea      	bhi.n	8007d48 <__gethex+0x1d8>
 8007d72:	492b      	ldr	r1, [pc, #172]	@ (8007e20 <__gethex+0x2b0>)
 8007d74:	9303      	str	r3, [sp, #12]
 8007d76:	2201      	movs	r2, #1
 8007d78:	4630      	mov	r0, r6
 8007d7a:	f7ff fe29 	bl	80079d0 <strncmp>
 8007d7e:	9b03      	ldr	r3, [sp, #12]
 8007d80:	2800      	cmp	r0, #0
 8007d82:	d1e1      	bne.n	8007d48 <__gethex+0x1d8>
 8007d84:	e7a2      	b.n	8007ccc <__gethex+0x15c>
 8007d86:	1ea9      	subs	r1, r5, #2
 8007d88:	4620      	mov	r0, r4
 8007d8a:	f7fe fd6c 	bl	8006866 <__any_on>
 8007d8e:	2800      	cmp	r0, #0
 8007d90:	d0c2      	beq.n	8007d18 <__gethex+0x1a8>
 8007d92:	f04f 0903 	mov.w	r9, #3
 8007d96:	e7c1      	b.n	8007d1c <__gethex+0x1ac>
 8007d98:	da09      	bge.n	8007dae <__gethex+0x23e>
 8007d9a:	1b75      	subs	r5, r6, r5
 8007d9c:	4621      	mov	r1, r4
 8007d9e:	9801      	ldr	r0, [sp, #4]
 8007da0:	462a      	mov	r2, r5
 8007da2:	f7fe fb31 	bl	8006408 <__lshift>
 8007da6:	1b7f      	subs	r7, r7, r5
 8007da8:	4604      	mov	r4, r0
 8007daa:	f100 0a14 	add.w	sl, r0, #20
 8007dae:	f04f 0900 	mov.w	r9, #0
 8007db2:	e7b8      	b.n	8007d26 <__gethex+0x1b6>
 8007db4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007db8:	42bd      	cmp	r5, r7
 8007dba:	dd6f      	ble.n	8007e9c <__gethex+0x32c>
 8007dbc:	1bed      	subs	r5, r5, r7
 8007dbe:	42ae      	cmp	r6, r5
 8007dc0:	dc34      	bgt.n	8007e2c <__gethex+0x2bc>
 8007dc2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007dc6:	2b02      	cmp	r3, #2
 8007dc8:	d022      	beq.n	8007e10 <__gethex+0x2a0>
 8007dca:	2b03      	cmp	r3, #3
 8007dcc:	d024      	beq.n	8007e18 <__gethex+0x2a8>
 8007dce:	2b01      	cmp	r3, #1
 8007dd0:	d115      	bne.n	8007dfe <__gethex+0x28e>
 8007dd2:	42ae      	cmp	r6, r5
 8007dd4:	d113      	bne.n	8007dfe <__gethex+0x28e>
 8007dd6:	2e01      	cmp	r6, #1
 8007dd8:	d10b      	bne.n	8007df2 <__gethex+0x282>
 8007dda:	9a02      	ldr	r2, [sp, #8]
 8007ddc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007de0:	6013      	str	r3, [r2, #0]
 8007de2:	2301      	movs	r3, #1
 8007de4:	6123      	str	r3, [r4, #16]
 8007de6:	f8ca 3000 	str.w	r3, [sl]
 8007dea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007dec:	2562      	movs	r5, #98	@ 0x62
 8007dee:	601c      	str	r4, [r3, #0]
 8007df0:	e73a      	b.n	8007c68 <__gethex+0xf8>
 8007df2:	1e71      	subs	r1, r6, #1
 8007df4:	4620      	mov	r0, r4
 8007df6:	f7fe fd36 	bl	8006866 <__any_on>
 8007dfa:	2800      	cmp	r0, #0
 8007dfc:	d1ed      	bne.n	8007dda <__gethex+0x26a>
 8007dfe:	9801      	ldr	r0, [sp, #4]
 8007e00:	4621      	mov	r1, r4
 8007e02:	f7fe f8f1 	bl	8005fe8 <_Bfree>
 8007e06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e08:	2300      	movs	r3, #0
 8007e0a:	6013      	str	r3, [r2, #0]
 8007e0c:	2550      	movs	r5, #80	@ 0x50
 8007e0e:	e72b      	b.n	8007c68 <__gethex+0xf8>
 8007e10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d1f3      	bne.n	8007dfe <__gethex+0x28e>
 8007e16:	e7e0      	b.n	8007dda <__gethex+0x26a>
 8007e18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d1dd      	bne.n	8007dda <__gethex+0x26a>
 8007e1e:	e7ee      	b.n	8007dfe <__gethex+0x28e>
 8007e20:	080095ef 	.word	0x080095ef
 8007e24:	08009585 	.word	0x08009585
 8007e28:	08009646 	.word	0x08009646
 8007e2c:	1e6f      	subs	r7, r5, #1
 8007e2e:	f1b9 0f00 	cmp.w	r9, #0
 8007e32:	d130      	bne.n	8007e96 <__gethex+0x326>
 8007e34:	b127      	cbz	r7, 8007e40 <__gethex+0x2d0>
 8007e36:	4639      	mov	r1, r7
 8007e38:	4620      	mov	r0, r4
 8007e3a:	f7fe fd14 	bl	8006866 <__any_on>
 8007e3e:	4681      	mov	r9, r0
 8007e40:	117a      	asrs	r2, r7, #5
 8007e42:	2301      	movs	r3, #1
 8007e44:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007e48:	f007 071f 	and.w	r7, r7, #31
 8007e4c:	40bb      	lsls	r3, r7
 8007e4e:	4213      	tst	r3, r2
 8007e50:	4629      	mov	r1, r5
 8007e52:	4620      	mov	r0, r4
 8007e54:	bf18      	it	ne
 8007e56:	f049 0902 	orrne.w	r9, r9, #2
 8007e5a:	f7ff fe21 	bl	8007aa0 <rshift>
 8007e5e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007e62:	1b76      	subs	r6, r6, r5
 8007e64:	2502      	movs	r5, #2
 8007e66:	f1b9 0f00 	cmp.w	r9, #0
 8007e6a:	d047      	beq.n	8007efc <__gethex+0x38c>
 8007e6c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007e70:	2b02      	cmp	r3, #2
 8007e72:	d015      	beq.n	8007ea0 <__gethex+0x330>
 8007e74:	2b03      	cmp	r3, #3
 8007e76:	d017      	beq.n	8007ea8 <__gethex+0x338>
 8007e78:	2b01      	cmp	r3, #1
 8007e7a:	d109      	bne.n	8007e90 <__gethex+0x320>
 8007e7c:	f019 0f02 	tst.w	r9, #2
 8007e80:	d006      	beq.n	8007e90 <__gethex+0x320>
 8007e82:	f8da 3000 	ldr.w	r3, [sl]
 8007e86:	ea49 0903 	orr.w	r9, r9, r3
 8007e8a:	f019 0f01 	tst.w	r9, #1
 8007e8e:	d10e      	bne.n	8007eae <__gethex+0x33e>
 8007e90:	f045 0510 	orr.w	r5, r5, #16
 8007e94:	e032      	b.n	8007efc <__gethex+0x38c>
 8007e96:	f04f 0901 	mov.w	r9, #1
 8007e9a:	e7d1      	b.n	8007e40 <__gethex+0x2d0>
 8007e9c:	2501      	movs	r5, #1
 8007e9e:	e7e2      	b.n	8007e66 <__gethex+0x2f6>
 8007ea0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ea2:	f1c3 0301 	rsb	r3, r3, #1
 8007ea6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007ea8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d0f0      	beq.n	8007e90 <__gethex+0x320>
 8007eae:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007eb2:	f104 0314 	add.w	r3, r4, #20
 8007eb6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007eba:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007ebe:	f04f 0c00 	mov.w	ip, #0
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ec8:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007ecc:	d01b      	beq.n	8007f06 <__gethex+0x396>
 8007ece:	3201      	adds	r2, #1
 8007ed0:	6002      	str	r2, [r0, #0]
 8007ed2:	2d02      	cmp	r5, #2
 8007ed4:	f104 0314 	add.w	r3, r4, #20
 8007ed8:	d13c      	bne.n	8007f54 <__gethex+0x3e4>
 8007eda:	f8d8 2000 	ldr.w	r2, [r8]
 8007ede:	3a01      	subs	r2, #1
 8007ee0:	42b2      	cmp	r2, r6
 8007ee2:	d109      	bne.n	8007ef8 <__gethex+0x388>
 8007ee4:	1171      	asrs	r1, r6, #5
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007eec:	f006 061f 	and.w	r6, r6, #31
 8007ef0:	fa02 f606 	lsl.w	r6, r2, r6
 8007ef4:	421e      	tst	r6, r3
 8007ef6:	d13a      	bne.n	8007f6e <__gethex+0x3fe>
 8007ef8:	f045 0520 	orr.w	r5, r5, #32
 8007efc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007efe:	601c      	str	r4, [r3, #0]
 8007f00:	9b02      	ldr	r3, [sp, #8]
 8007f02:	601f      	str	r7, [r3, #0]
 8007f04:	e6b0      	b.n	8007c68 <__gethex+0xf8>
 8007f06:	4299      	cmp	r1, r3
 8007f08:	f843 cc04 	str.w	ip, [r3, #-4]
 8007f0c:	d8d9      	bhi.n	8007ec2 <__gethex+0x352>
 8007f0e:	68a3      	ldr	r3, [r4, #8]
 8007f10:	459b      	cmp	fp, r3
 8007f12:	db17      	blt.n	8007f44 <__gethex+0x3d4>
 8007f14:	6861      	ldr	r1, [r4, #4]
 8007f16:	9801      	ldr	r0, [sp, #4]
 8007f18:	3101      	adds	r1, #1
 8007f1a:	f7fe f825 	bl	8005f68 <_Balloc>
 8007f1e:	4681      	mov	r9, r0
 8007f20:	b918      	cbnz	r0, 8007f2a <__gethex+0x3ba>
 8007f22:	4b1a      	ldr	r3, [pc, #104]	@ (8007f8c <__gethex+0x41c>)
 8007f24:	4602      	mov	r2, r0
 8007f26:	2184      	movs	r1, #132	@ 0x84
 8007f28:	e6c5      	b.n	8007cb6 <__gethex+0x146>
 8007f2a:	6922      	ldr	r2, [r4, #16]
 8007f2c:	3202      	adds	r2, #2
 8007f2e:	f104 010c 	add.w	r1, r4, #12
 8007f32:	0092      	lsls	r2, r2, #2
 8007f34:	300c      	adds	r0, #12
 8007f36:	f7ff fd6d 	bl	8007a14 <memcpy>
 8007f3a:	4621      	mov	r1, r4
 8007f3c:	9801      	ldr	r0, [sp, #4]
 8007f3e:	f7fe f853 	bl	8005fe8 <_Bfree>
 8007f42:	464c      	mov	r4, r9
 8007f44:	6923      	ldr	r3, [r4, #16]
 8007f46:	1c5a      	adds	r2, r3, #1
 8007f48:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007f4c:	6122      	str	r2, [r4, #16]
 8007f4e:	2201      	movs	r2, #1
 8007f50:	615a      	str	r2, [r3, #20]
 8007f52:	e7be      	b.n	8007ed2 <__gethex+0x362>
 8007f54:	6922      	ldr	r2, [r4, #16]
 8007f56:	455a      	cmp	r2, fp
 8007f58:	dd0b      	ble.n	8007f72 <__gethex+0x402>
 8007f5a:	2101      	movs	r1, #1
 8007f5c:	4620      	mov	r0, r4
 8007f5e:	f7ff fd9f 	bl	8007aa0 <rshift>
 8007f62:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007f66:	3701      	adds	r7, #1
 8007f68:	42bb      	cmp	r3, r7
 8007f6a:	f6ff aee0 	blt.w	8007d2e <__gethex+0x1be>
 8007f6e:	2501      	movs	r5, #1
 8007f70:	e7c2      	b.n	8007ef8 <__gethex+0x388>
 8007f72:	f016 061f 	ands.w	r6, r6, #31
 8007f76:	d0fa      	beq.n	8007f6e <__gethex+0x3fe>
 8007f78:	4453      	add	r3, sl
 8007f7a:	f1c6 0620 	rsb	r6, r6, #32
 8007f7e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007f82:	f7fe f8e3 	bl	800614c <__hi0bits>
 8007f86:	42b0      	cmp	r0, r6
 8007f88:	dbe7      	blt.n	8007f5a <__gethex+0x3ea>
 8007f8a:	e7f0      	b.n	8007f6e <__gethex+0x3fe>
 8007f8c:	08009585 	.word	0x08009585

08007f90 <L_shift>:
 8007f90:	f1c2 0208 	rsb	r2, r2, #8
 8007f94:	0092      	lsls	r2, r2, #2
 8007f96:	b570      	push	{r4, r5, r6, lr}
 8007f98:	f1c2 0620 	rsb	r6, r2, #32
 8007f9c:	6843      	ldr	r3, [r0, #4]
 8007f9e:	6804      	ldr	r4, [r0, #0]
 8007fa0:	fa03 f506 	lsl.w	r5, r3, r6
 8007fa4:	432c      	orrs	r4, r5
 8007fa6:	40d3      	lsrs	r3, r2
 8007fa8:	6004      	str	r4, [r0, #0]
 8007faa:	f840 3f04 	str.w	r3, [r0, #4]!
 8007fae:	4288      	cmp	r0, r1
 8007fb0:	d3f4      	bcc.n	8007f9c <L_shift+0xc>
 8007fb2:	bd70      	pop	{r4, r5, r6, pc}

08007fb4 <__match>:
 8007fb4:	b530      	push	{r4, r5, lr}
 8007fb6:	6803      	ldr	r3, [r0, #0]
 8007fb8:	3301      	adds	r3, #1
 8007fba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007fbe:	b914      	cbnz	r4, 8007fc6 <__match+0x12>
 8007fc0:	6003      	str	r3, [r0, #0]
 8007fc2:	2001      	movs	r0, #1
 8007fc4:	bd30      	pop	{r4, r5, pc}
 8007fc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fca:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007fce:	2d19      	cmp	r5, #25
 8007fd0:	bf98      	it	ls
 8007fd2:	3220      	addls	r2, #32
 8007fd4:	42a2      	cmp	r2, r4
 8007fd6:	d0f0      	beq.n	8007fba <__match+0x6>
 8007fd8:	2000      	movs	r0, #0
 8007fda:	e7f3      	b.n	8007fc4 <__match+0x10>

08007fdc <__hexnan>:
 8007fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe0:	680b      	ldr	r3, [r1, #0]
 8007fe2:	6801      	ldr	r1, [r0, #0]
 8007fe4:	115e      	asrs	r6, r3, #5
 8007fe6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007fea:	f013 031f 	ands.w	r3, r3, #31
 8007fee:	b087      	sub	sp, #28
 8007ff0:	bf18      	it	ne
 8007ff2:	3604      	addne	r6, #4
 8007ff4:	2500      	movs	r5, #0
 8007ff6:	1f37      	subs	r7, r6, #4
 8007ff8:	4682      	mov	sl, r0
 8007ffa:	4690      	mov	r8, r2
 8007ffc:	9301      	str	r3, [sp, #4]
 8007ffe:	f846 5c04 	str.w	r5, [r6, #-4]
 8008002:	46b9      	mov	r9, r7
 8008004:	463c      	mov	r4, r7
 8008006:	9502      	str	r5, [sp, #8]
 8008008:	46ab      	mov	fp, r5
 800800a:	784a      	ldrb	r2, [r1, #1]
 800800c:	1c4b      	adds	r3, r1, #1
 800800e:	9303      	str	r3, [sp, #12]
 8008010:	b342      	cbz	r2, 8008064 <__hexnan+0x88>
 8008012:	4610      	mov	r0, r2
 8008014:	9105      	str	r1, [sp, #20]
 8008016:	9204      	str	r2, [sp, #16]
 8008018:	f7ff fd94 	bl	8007b44 <__hexdig_fun>
 800801c:	2800      	cmp	r0, #0
 800801e:	d151      	bne.n	80080c4 <__hexnan+0xe8>
 8008020:	9a04      	ldr	r2, [sp, #16]
 8008022:	9905      	ldr	r1, [sp, #20]
 8008024:	2a20      	cmp	r2, #32
 8008026:	d818      	bhi.n	800805a <__hexnan+0x7e>
 8008028:	9b02      	ldr	r3, [sp, #8]
 800802a:	459b      	cmp	fp, r3
 800802c:	dd13      	ble.n	8008056 <__hexnan+0x7a>
 800802e:	454c      	cmp	r4, r9
 8008030:	d206      	bcs.n	8008040 <__hexnan+0x64>
 8008032:	2d07      	cmp	r5, #7
 8008034:	dc04      	bgt.n	8008040 <__hexnan+0x64>
 8008036:	462a      	mov	r2, r5
 8008038:	4649      	mov	r1, r9
 800803a:	4620      	mov	r0, r4
 800803c:	f7ff ffa8 	bl	8007f90 <L_shift>
 8008040:	4544      	cmp	r4, r8
 8008042:	d952      	bls.n	80080ea <__hexnan+0x10e>
 8008044:	2300      	movs	r3, #0
 8008046:	f1a4 0904 	sub.w	r9, r4, #4
 800804a:	f844 3c04 	str.w	r3, [r4, #-4]
 800804e:	f8cd b008 	str.w	fp, [sp, #8]
 8008052:	464c      	mov	r4, r9
 8008054:	461d      	mov	r5, r3
 8008056:	9903      	ldr	r1, [sp, #12]
 8008058:	e7d7      	b.n	800800a <__hexnan+0x2e>
 800805a:	2a29      	cmp	r2, #41	@ 0x29
 800805c:	d157      	bne.n	800810e <__hexnan+0x132>
 800805e:	3102      	adds	r1, #2
 8008060:	f8ca 1000 	str.w	r1, [sl]
 8008064:	f1bb 0f00 	cmp.w	fp, #0
 8008068:	d051      	beq.n	800810e <__hexnan+0x132>
 800806a:	454c      	cmp	r4, r9
 800806c:	d206      	bcs.n	800807c <__hexnan+0xa0>
 800806e:	2d07      	cmp	r5, #7
 8008070:	dc04      	bgt.n	800807c <__hexnan+0xa0>
 8008072:	462a      	mov	r2, r5
 8008074:	4649      	mov	r1, r9
 8008076:	4620      	mov	r0, r4
 8008078:	f7ff ff8a 	bl	8007f90 <L_shift>
 800807c:	4544      	cmp	r4, r8
 800807e:	d936      	bls.n	80080ee <__hexnan+0x112>
 8008080:	f1a8 0204 	sub.w	r2, r8, #4
 8008084:	4623      	mov	r3, r4
 8008086:	f853 1b04 	ldr.w	r1, [r3], #4
 800808a:	f842 1f04 	str.w	r1, [r2, #4]!
 800808e:	429f      	cmp	r7, r3
 8008090:	d2f9      	bcs.n	8008086 <__hexnan+0xaa>
 8008092:	1b3b      	subs	r3, r7, r4
 8008094:	f023 0303 	bic.w	r3, r3, #3
 8008098:	3304      	adds	r3, #4
 800809a:	3401      	adds	r4, #1
 800809c:	3e03      	subs	r6, #3
 800809e:	42b4      	cmp	r4, r6
 80080a0:	bf88      	it	hi
 80080a2:	2304      	movhi	r3, #4
 80080a4:	4443      	add	r3, r8
 80080a6:	2200      	movs	r2, #0
 80080a8:	f843 2b04 	str.w	r2, [r3], #4
 80080ac:	429f      	cmp	r7, r3
 80080ae:	d2fb      	bcs.n	80080a8 <__hexnan+0xcc>
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	b91b      	cbnz	r3, 80080bc <__hexnan+0xe0>
 80080b4:	4547      	cmp	r7, r8
 80080b6:	d128      	bne.n	800810a <__hexnan+0x12e>
 80080b8:	2301      	movs	r3, #1
 80080ba:	603b      	str	r3, [r7, #0]
 80080bc:	2005      	movs	r0, #5
 80080be:	b007      	add	sp, #28
 80080c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080c4:	3501      	adds	r5, #1
 80080c6:	2d08      	cmp	r5, #8
 80080c8:	f10b 0b01 	add.w	fp, fp, #1
 80080cc:	dd06      	ble.n	80080dc <__hexnan+0x100>
 80080ce:	4544      	cmp	r4, r8
 80080d0:	d9c1      	bls.n	8008056 <__hexnan+0x7a>
 80080d2:	2300      	movs	r3, #0
 80080d4:	f844 3c04 	str.w	r3, [r4, #-4]
 80080d8:	2501      	movs	r5, #1
 80080da:	3c04      	subs	r4, #4
 80080dc:	6822      	ldr	r2, [r4, #0]
 80080de:	f000 000f 	and.w	r0, r0, #15
 80080e2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80080e6:	6020      	str	r0, [r4, #0]
 80080e8:	e7b5      	b.n	8008056 <__hexnan+0x7a>
 80080ea:	2508      	movs	r5, #8
 80080ec:	e7b3      	b.n	8008056 <__hexnan+0x7a>
 80080ee:	9b01      	ldr	r3, [sp, #4]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d0dd      	beq.n	80080b0 <__hexnan+0xd4>
 80080f4:	f1c3 0320 	rsb	r3, r3, #32
 80080f8:	f04f 32ff 	mov.w	r2, #4294967295
 80080fc:	40da      	lsrs	r2, r3
 80080fe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008102:	4013      	ands	r3, r2
 8008104:	f846 3c04 	str.w	r3, [r6, #-4]
 8008108:	e7d2      	b.n	80080b0 <__hexnan+0xd4>
 800810a:	3f04      	subs	r7, #4
 800810c:	e7d0      	b.n	80080b0 <__hexnan+0xd4>
 800810e:	2004      	movs	r0, #4
 8008110:	e7d5      	b.n	80080be <__hexnan+0xe2>

08008112 <__ascii_mbtowc>:
 8008112:	b082      	sub	sp, #8
 8008114:	b901      	cbnz	r1, 8008118 <__ascii_mbtowc+0x6>
 8008116:	a901      	add	r1, sp, #4
 8008118:	b142      	cbz	r2, 800812c <__ascii_mbtowc+0x1a>
 800811a:	b14b      	cbz	r3, 8008130 <__ascii_mbtowc+0x1e>
 800811c:	7813      	ldrb	r3, [r2, #0]
 800811e:	600b      	str	r3, [r1, #0]
 8008120:	7812      	ldrb	r2, [r2, #0]
 8008122:	1e10      	subs	r0, r2, #0
 8008124:	bf18      	it	ne
 8008126:	2001      	movne	r0, #1
 8008128:	b002      	add	sp, #8
 800812a:	4770      	bx	lr
 800812c:	4610      	mov	r0, r2
 800812e:	e7fb      	b.n	8008128 <__ascii_mbtowc+0x16>
 8008130:	f06f 0001 	mvn.w	r0, #1
 8008134:	e7f8      	b.n	8008128 <__ascii_mbtowc+0x16>

08008136 <_realloc_r>:
 8008136:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800813a:	4607      	mov	r7, r0
 800813c:	4614      	mov	r4, r2
 800813e:	460d      	mov	r5, r1
 8008140:	b921      	cbnz	r1, 800814c <_realloc_r+0x16>
 8008142:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008146:	4611      	mov	r1, r2
 8008148:	f7fd be82 	b.w	8005e50 <_malloc_r>
 800814c:	b92a      	cbnz	r2, 800815a <_realloc_r+0x24>
 800814e:	f7fd fe0b 	bl	8005d68 <_free_r>
 8008152:	4625      	mov	r5, r4
 8008154:	4628      	mov	r0, r5
 8008156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800815a:	f000 f840 	bl	80081de <_malloc_usable_size_r>
 800815e:	4284      	cmp	r4, r0
 8008160:	4606      	mov	r6, r0
 8008162:	d802      	bhi.n	800816a <_realloc_r+0x34>
 8008164:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008168:	d8f4      	bhi.n	8008154 <_realloc_r+0x1e>
 800816a:	4621      	mov	r1, r4
 800816c:	4638      	mov	r0, r7
 800816e:	f7fd fe6f 	bl	8005e50 <_malloc_r>
 8008172:	4680      	mov	r8, r0
 8008174:	b908      	cbnz	r0, 800817a <_realloc_r+0x44>
 8008176:	4645      	mov	r5, r8
 8008178:	e7ec      	b.n	8008154 <_realloc_r+0x1e>
 800817a:	42b4      	cmp	r4, r6
 800817c:	4622      	mov	r2, r4
 800817e:	4629      	mov	r1, r5
 8008180:	bf28      	it	cs
 8008182:	4632      	movcs	r2, r6
 8008184:	f7ff fc46 	bl	8007a14 <memcpy>
 8008188:	4629      	mov	r1, r5
 800818a:	4638      	mov	r0, r7
 800818c:	f7fd fdec 	bl	8005d68 <_free_r>
 8008190:	e7f1      	b.n	8008176 <_realloc_r+0x40>

08008192 <__ascii_wctomb>:
 8008192:	4603      	mov	r3, r0
 8008194:	4608      	mov	r0, r1
 8008196:	b141      	cbz	r1, 80081aa <__ascii_wctomb+0x18>
 8008198:	2aff      	cmp	r2, #255	@ 0xff
 800819a:	d904      	bls.n	80081a6 <__ascii_wctomb+0x14>
 800819c:	228a      	movs	r2, #138	@ 0x8a
 800819e:	601a      	str	r2, [r3, #0]
 80081a0:	f04f 30ff 	mov.w	r0, #4294967295
 80081a4:	4770      	bx	lr
 80081a6:	700a      	strb	r2, [r1, #0]
 80081a8:	2001      	movs	r0, #1
 80081aa:	4770      	bx	lr

080081ac <fiprintf>:
 80081ac:	b40e      	push	{r1, r2, r3}
 80081ae:	b503      	push	{r0, r1, lr}
 80081b0:	4601      	mov	r1, r0
 80081b2:	ab03      	add	r3, sp, #12
 80081b4:	4805      	ldr	r0, [pc, #20]	@ (80081cc <fiprintf+0x20>)
 80081b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80081ba:	6800      	ldr	r0, [r0, #0]
 80081bc:	9301      	str	r3, [sp, #4]
 80081be:	f000 f83d 	bl	800823c <_vfiprintf_r>
 80081c2:	b002      	add	sp, #8
 80081c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80081c8:	b003      	add	sp, #12
 80081ca:	4770      	bx	lr
 80081cc:	20000020 	.word	0x20000020

080081d0 <abort>:
 80081d0:	b508      	push	{r3, lr}
 80081d2:	2006      	movs	r0, #6
 80081d4:	f000 fa06 	bl	80085e4 <raise>
 80081d8:	2001      	movs	r0, #1
 80081da:	f7f9 fce2 	bl	8001ba2 <_exit>

080081de <_malloc_usable_size_r>:
 80081de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081e2:	1f18      	subs	r0, r3, #4
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	bfbc      	itt	lt
 80081e8:	580b      	ldrlt	r3, [r1, r0]
 80081ea:	18c0      	addlt	r0, r0, r3
 80081ec:	4770      	bx	lr

080081ee <__sfputc_r>:
 80081ee:	6893      	ldr	r3, [r2, #8]
 80081f0:	3b01      	subs	r3, #1
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	b410      	push	{r4}
 80081f6:	6093      	str	r3, [r2, #8]
 80081f8:	da07      	bge.n	800820a <__sfputc_r+0x1c>
 80081fa:	6994      	ldr	r4, [r2, #24]
 80081fc:	42a3      	cmp	r3, r4
 80081fe:	db01      	blt.n	8008204 <__sfputc_r+0x16>
 8008200:	290a      	cmp	r1, #10
 8008202:	d102      	bne.n	800820a <__sfputc_r+0x1c>
 8008204:	bc10      	pop	{r4}
 8008206:	f000 b931 	b.w	800846c <__swbuf_r>
 800820a:	6813      	ldr	r3, [r2, #0]
 800820c:	1c58      	adds	r0, r3, #1
 800820e:	6010      	str	r0, [r2, #0]
 8008210:	7019      	strb	r1, [r3, #0]
 8008212:	4608      	mov	r0, r1
 8008214:	bc10      	pop	{r4}
 8008216:	4770      	bx	lr

08008218 <__sfputs_r>:
 8008218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800821a:	4606      	mov	r6, r0
 800821c:	460f      	mov	r7, r1
 800821e:	4614      	mov	r4, r2
 8008220:	18d5      	adds	r5, r2, r3
 8008222:	42ac      	cmp	r4, r5
 8008224:	d101      	bne.n	800822a <__sfputs_r+0x12>
 8008226:	2000      	movs	r0, #0
 8008228:	e007      	b.n	800823a <__sfputs_r+0x22>
 800822a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800822e:	463a      	mov	r2, r7
 8008230:	4630      	mov	r0, r6
 8008232:	f7ff ffdc 	bl	80081ee <__sfputc_r>
 8008236:	1c43      	adds	r3, r0, #1
 8008238:	d1f3      	bne.n	8008222 <__sfputs_r+0xa>
 800823a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800823c <_vfiprintf_r>:
 800823c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008240:	460d      	mov	r5, r1
 8008242:	b09d      	sub	sp, #116	@ 0x74
 8008244:	4614      	mov	r4, r2
 8008246:	4698      	mov	r8, r3
 8008248:	4606      	mov	r6, r0
 800824a:	b118      	cbz	r0, 8008254 <_vfiprintf_r+0x18>
 800824c:	6a03      	ldr	r3, [r0, #32]
 800824e:	b90b      	cbnz	r3, 8008254 <_vfiprintf_r+0x18>
 8008250:	f7fc fe12 	bl	8004e78 <__sinit>
 8008254:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008256:	07d9      	lsls	r1, r3, #31
 8008258:	d405      	bmi.n	8008266 <_vfiprintf_r+0x2a>
 800825a:	89ab      	ldrh	r3, [r5, #12]
 800825c:	059a      	lsls	r2, r3, #22
 800825e:	d402      	bmi.n	8008266 <_vfiprintf_r+0x2a>
 8008260:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008262:	f7fc ff22 	bl	80050aa <__retarget_lock_acquire_recursive>
 8008266:	89ab      	ldrh	r3, [r5, #12]
 8008268:	071b      	lsls	r3, r3, #28
 800826a:	d501      	bpl.n	8008270 <_vfiprintf_r+0x34>
 800826c:	692b      	ldr	r3, [r5, #16]
 800826e:	b99b      	cbnz	r3, 8008298 <_vfiprintf_r+0x5c>
 8008270:	4629      	mov	r1, r5
 8008272:	4630      	mov	r0, r6
 8008274:	f000 f938 	bl	80084e8 <__swsetup_r>
 8008278:	b170      	cbz	r0, 8008298 <_vfiprintf_r+0x5c>
 800827a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800827c:	07dc      	lsls	r4, r3, #31
 800827e:	d504      	bpl.n	800828a <_vfiprintf_r+0x4e>
 8008280:	f04f 30ff 	mov.w	r0, #4294967295
 8008284:	b01d      	add	sp, #116	@ 0x74
 8008286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800828a:	89ab      	ldrh	r3, [r5, #12]
 800828c:	0598      	lsls	r0, r3, #22
 800828e:	d4f7      	bmi.n	8008280 <_vfiprintf_r+0x44>
 8008290:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008292:	f7fc ff0b 	bl	80050ac <__retarget_lock_release_recursive>
 8008296:	e7f3      	b.n	8008280 <_vfiprintf_r+0x44>
 8008298:	2300      	movs	r3, #0
 800829a:	9309      	str	r3, [sp, #36]	@ 0x24
 800829c:	2320      	movs	r3, #32
 800829e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80082a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80082a6:	2330      	movs	r3, #48	@ 0x30
 80082a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008458 <_vfiprintf_r+0x21c>
 80082ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80082b0:	f04f 0901 	mov.w	r9, #1
 80082b4:	4623      	mov	r3, r4
 80082b6:	469a      	mov	sl, r3
 80082b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082bc:	b10a      	cbz	r2, 80082c2 <_vfiprintf_r+0x86>
 80082be:	2a25      	cmp	r2, #37	@ 0x25
 80082c0:	d1f9      	bne.n	80082b6 <_vfiprintf_r+0x7a>
 80082c2:	ebba 0b04 	subs.w	fp, sl, r4
 80082c6:	d00b      	beq.n	80082e0 <_vfiprintf_r+0xa4>
 80082c8:	465b      	mov	r3, fp
 80082ca:	4622      	mov	r2, r4
 80082cc:	4629      	mov	r1, r5
 80082ce:	4630      	mov	r0, r6
 80082d0:	f7ff ffa2 	bl	8008218 <__sfputs_r>
 80082d4:	3001      	adds	r0, #1
 80082d6:	f000 80a7 	beq.w	8008428 <_vfiprintf_r+0x1ec>
 80082da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082dc:	445a      	add	r2, fp
 80082de:	9209      	str	r2, [sp, #36]	@ 0x24
 80082e0:	f89a 3000 	ldrb.w	r3, [sl]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	f000 809f 	beq.w	8008428 <_vfiprintf_r+0x1ec>
 80082ea:	2300      	movs	r3, #0
 80082ec:	f04f 32ff 	mov.w	r2, #4294967295
 80082f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082f4:	f10a 0a01 	add.w	sl, sl, #1
 80082f8:	9304      	str	r3, [sp, #16]
 80082fa:	9307      	str	r3, [sp, #28]
 80082fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008300:	931a      	str	r3, [sp, #104]	@ 0x68
 8008302:	4654      	mov	r4, sl
 8008304:	2205      	movs	r2, #5
 8008306:	f814 1b01 	ldrb.w	r1, [r4], #1
 800830a:	4853      	ldr	r0, [pc, #332]	@ (8008458 <_vfiprintf_r+0x21c>)
 800830c:	f7f7 ff80 	bl	8000210 <memchr>
 8008310:	9a04      	ldr	r2, [sp, #16]
 8008312:	b9d8      	cbnz	r0, 800834c <_vfiprintf_r+0x110>
 8008314:	06d1      	lsls	r1, r2, #27
 8008316:	bf44      	itt	mi
 8008318:	2320      	movmi	r3, #32
 800831a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800831e:	0713      	lsls	r3, r2, #28
 8008320:	bf44      	itt	mi
 8008322:	232b      	movmi	r3, #43	@ 0x2b
 8008324:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008328:	f89a 3000 	ldrb.w	r3, [sl]
 800832c:	2b2a      	cmp	r3, #42	@ 0x2a
 800832e:	d015      	beq.n	800835c <_vfiprintf_r+0x120>
 8008330:	9a07      	ldr	r2, [sp, #28]
 8008332:	4654      	mov	r4, sl
 8008334:	2000      	movs	r0, #0
 8008336:	f04f 0c0a 	mov.w	ip, #10
 800833a:	4621      	mov	r1, r4
 800833c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008340:	3b30      	subs	r3, #48	@ 0x30
 8008342:	2b09      	cmp	r3, #9
 8008344:	d94b      	bls.n	80083de <_vfiprintf_r+0x1a2>
 8008346:	b1b0      	cbz	r0, 8008376 <_vfiprintf_r+0x13a>
 8008348:	9207      	str	r2, [sp, #28]
 800834a:	e014      	b.n	8008376 <_vfiprintf_r+0x13a>
 800834c:	eba0 0308 	sub.w	r3, r0, r8
 8008350:	fa09 f303 	lsl.w	r3, r9, r3
 8008354:	4313      	orrs	r3, r2
 8008356:	9304      	str	r3, [sp, #16]
 8008358:	46a2      	mov	sl, r4
 800835a:	e7d2      	b.n	8008302 <_vfiprintf_r+0xc6>
 800835c:	9b03      	ldr	r3, [sp, #12]
 800835e:	1d19      	adds	r1, r3, #4
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	9103      	str	r1, [sp, #12]
 8008364:	2b00      	cmp	r3, #0
 8008366:	bfbb      	ittet	lt
 8008368:	425b      	neglt	r3, r3
 800836a:	f042 0202 	orrlt.w	r2, r2, #2
 800836e:	9307      	strge	r3, [sp, #28]
 8008370:	9307      	strlt	r3, [sp, #28]
 8008372:	bfb8      	it	lt
 8008374:	9204      	strlt	r2, [sp, #16]
 8008376:	7823      	ldrb	r3, [r4, #0]
 8008378:	2b2e      	cmp	r3, #46	@ 0x2e
 800837a:	d10a      	bne.n	8008392 <_vfiprintf_r+0x156>
 800837c:	7863      	ldrb	r3, [r4, #1]
 800837e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008380:	d132      	bne.n	80083e8 <_vfiprintf_r+0x1ac>
 8008382:	9b03      	ldr	r3, [sp, #12]
 8008384:	1d1a      	adds	r2, r3, #4
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	9203      	str	r2, [sp, #12]
 800838a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800838e:	3402      	adds	r4, #2
 8008390:	9305      	str	r3, [sp, #20]
 8008392:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800845c <_vfiprintf_r+0x220>
 8008396:	7821      	ldrb	r1, [r4, #0]
 8008398:	2203      	movs	r2, #3
 800839a:	4650      	mov	r0, sl
 800839c:	f7f7 ff38 	bl	8000210 <memchr>
 80083a0:	b138      	cbz	r0, 80083b2 <_vfiprintf_r+0x176>
 80083a2:	9b04      	ldr	r3, [sp, #16]
 80083a4:	eba0 000a 	sub.w	r0, r0, sl
 80083a8:	2240      	movs	r2, #64	@ 0x40
 80083aa:	4082      	lsls	r2, r0
 80083ac:	4313      	orrs	r3, r2
 80083ae:	3401      	adds	r4, #1
 80083b0:	9304      	str	r3, [sp, #16]
 80083b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083b6:	482a      	ldr	r0, [pc, #168]	@ (8008460 <_vfiprintf_r+0x224>)
 80083b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80083bc:	2206      	movs	r2, #6
 80083be:	f7f7 ff27 	bl	8000210 <memchr>
 80083c2:	2800      	cmp	r0, #0
 80083c4:	d03f      	beq.n	8008446 <_vfiprintf_r+0x20a>
 80083c6:	4b27      	ldr	r3, [pc, #156]	@ (8008464 <_vfiprintf_r+0x228>)
 80083c8:	bb1b      	cbnz	r3, 8008412 <_vfiprintf_r+0x1d6>
 80083ca:	9b03      	ldr	r3, [sp, #12]
 80083cc:	3307      	adds	r3, #7
 80083ce:	f023 0307 	bic.w	r3, r3, #7
 80083d2:	3308      	adds	r3, #8
 80083d4:	9303      	str	r3, [sp, #12]
 80083d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083d8:	443b      	add	r3, r7
 80083da:	9309      	str	r3, [sp, #36]	@ 0x24
 80083dc:	e76a      	b.n	80082b4 <_vfiprintf_r+0x78>
 80083de:	fb0c 3202 	mla	r2, ip, r2, r3
 80083e2:	460c      	mov	r4, r1
 80083e4:	2001      	movs	r0, #1
 80083e6:	e7a8      	b.n	800833a <_vfiprintf_r+0xfe>
 80083e8:	2300      	movs	r3, #0
 80083ea:	3401      	adds	r4, #1
 80083ec:	9305      	str	r3, [sp, #20]
 80083ee:	4619      	mov	r1, r3
 80083f0:	f04f 0c0a 	mov.w	ip, #10
 80083f4:	4620      	mov	r0, r4
 80083f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083fa:	3a30      	subs	r2, #48	@ 0x30
 80083fc:	2a09      	cmp	r2, #9
 80083fe:	d903      	bls.n	8008408 <_vfiprintf_r+0x1cc>
 8008400:	2b00      	cmp	r3, #0
 8008402:	d0c6      	beq.n	8008392 <_vfiprintf_r+0x156>
 8008404:	9105      	str	r1, [sp, #20]
 8008406:	e7c4      	b.n	8008392 <_vfiprintf_r+0x156>
 8008408:	fb0c 2101 	mla	r1, ip, r1, r2
 800840c:	4604      	mov	r4, r0
 800840e:	2301      	movs	r3, #1
 8008410:	e7f0      	b.n	80083f4 <_vfiprintf_r+0x1b8>
 8008412:	ab03      	add	r3, sp, #12
 8008414:	9300      	str	r3, [sp, #0]
 8008416:	462a      	mov	r2, r5
 8008418:	4b13      	ldr	r3, [pc, #76]	@ (8008468 <_vfiprintf_r+0x22c>)
 800841a:	a904      	add	r1, sp, #16
 800841c:	4630      	mov	r0, r6
 800841e:	f7fb fedf 	bl	80041e0 <_printf_float>
 8008422:	4607      	mov	r7, r0
 8008424:	1c78      	adds	r0, r7, #1
 8008426:	d1d6      	bne.n	80083d6 <_vfiprintf_r+0x19a>
 8008428:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800842a:	07d9      	lsls	r1, r3, #31
 800842c:	d405      	bmi.n	800843a <_vfiprintf_r+0x1fe>
 800842e:	89ab      	ldrh	r3, [r5, #12]
 8008430:	059a      	lsls	r2, r3, #22
 8008432:	d402      	bmi.n	800843a <_vfiprintf_r+0x1fe>
 8008434:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008436:	f7fc fe39 	bl	80050ac <__retarget_lock_release_recursive>
 800843a:	89ab      	ldrh	r3, [r5, #12]
 800843c:	065b      	lsls	r3, r3, #25
 800843e:	f53f af1f 	bmi.w	8008280 <_vfiprintf_r+0x44>
 8008442:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008444:	e71e      	b.n	8008284 <_vfiprintf_r+0x48>
 8008446:	ab03      	add	r3, sp, #12
 8008448:	9300      	str	r3, [sp, #0]
 800844a:	462a      	mov	r2, r5
 800844c:	4b06      	ldr	r3, [pc, #24]	@ (8008468 <_vfiprintf_r+0x22c>)
 800844e:	a904      	add	r1, sp, #16
 8008450:	4630      	mov	r0, r6
 8008452:	f7fc f95f 	bl	8004714 <_printf_i>
 8008456:	e7e4      	b.n	8008422 <_vfiprintf_r+0x1e6>
 8008458:	080095f1 	.word	0x080095f1
 800845c:	080095f7 	.word	0x080095f7
 8008460:	080095fb 	.word	0x080095fb
 8008464:	080041e1 	.word	0x080041e1
 8008468:	08008219 	.word	0x08008219

0800846c <__swbuf_r>:
 800846c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800846e:	460e      	mov	r6, r1
 8008470:	4614      	mov	r4, r2
 8008472:	4605      	mov	r5, r0
 8008474:	b118      	cbz	r0, 800847e <__swbuf_r+0x12>
 8008476:	6a03      	ldr	r3, [r0, #32]
 8008478:	b90b      	cbnz	r3, 800847e <__swbuf_r+0x12>
 800847a:	f7fc fcfd 	bl	8004e78 <__sinit>
 800847e:	69a3      	ldr	r3, [r4, #24]
 8008480:	60a3      	str	r3, [r4, #8]
 8008482:	89a3      	ldrh	r3, [r4, #12]
 8008484:	071a      	lsls	r2, r3, #28
 8008486:	d501      	bpl.n	800848c <__swbuf_r+0x20>
 8008488:	6923      	ldr	r3, [r4, #16]
 800848a:	b943      	cbnz	r3, 800849e <__swbuf_r+0x32>
 800848c:	4621      	mov	r1, r4
 800848e:	4628      	mov	r0, r5
 8008490:	f000 f82a 	bl	80084e8 <__swsetup_r>
 8008494:	b118      	cbz	r0, 800849e <__swbuf_r+0x32>
 8008496:	f04f 37ff 	mov.w	r7, #4294967295
 800849a:	4638      	mov	r0, r7
 800849c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800849e:	6823      	ldr	r3, [r4, #0]
 80084a0:	6922      	ldr	r2, [r4, #16]
 80084a2:	1a98      	subs	r0, r3, r2
 80084a4:	6963      	ldr	r3, [r4, #20]
 80084a6:	b2f6      	uxtb	r6, r6
 80084a8:	4283      	cmp	r3, r0
 80084aa:	4637      	mov	r7, r6
 80084ac:	dc05      	bgt.n	80084ba <__swbuf_r+0x4e>
 80084ae:	4621      	mov	r1, r4
 80084b0:	4628      	mov	r0, r5
 80084b2:	f7ff fa4b 	bl	800794c <_fflush_r>
 80084b6:	2800      	cmp	r0, #0
 80084b8:	d1ed      	bne.n	8008496 <__swbuf_r+0x2a>
 80084ba:	68a3      	ldr	r3, [r4, #8]
 80084bc:	3b01      	subs	r3, #1
 80084be:	60a3      	str	r3, [r4, #8]
 80084c0:	6823      	ldr	r3, [r4, #0]
 80084c2:	1c5a      	adds	r2, r3, #1
 80084c4:	6022      	str	r2, [r4, #0]
 80084c6:	701e      	strb	r6, [r3, #0]
 80084c8:	6962      	ldr	r2, [r4, #20]
 80084ca:	1c43      	adds	r3, r0, #1
 80084cc:	429a      	cmp	r2, r3
 80084ce:	d004      	beq.n	80084da <__swbuf_r+0x6e>
 80084d0:	89a3      	ldrh	r3, [r4, #12]
 80084d2:	07db      	lsls	r3, r3, #31
 80084d4:	d5e1      	bpl.n	800849a <__swbuf_r+0x2e>
 80084d6:	2e0a      	cmp	r6, #10
 80084d8:	d1df      	bne.n	800849a <__swbuf_r+0x2e>
 80084da:	4621      	mov	r1, r4
 80084dc:	4628      	mov	r0, r5
 80084de:	f7ff fa35 	bl	800794c <_fflush_r>
 80084e2:	2800      	cmp	r0, #0
 80084e4:	d0d9      	beq.n	800849a <__swbuf_r+0x2e>
 80084e6:	e7d6      	b.n	8008496 <__swbuf_r+0x2a>

080084e8 <__swsetup_r>:
 80084e8:	b538      	push	{r3, r4, r5, lr}
 80084ea:	4b29      	ldr	r3, [pc, #164]	@ (8008590 <__swsetup_r+0xa8>)
 80084ec:	4605      	mov	r5, r0
 80084ee:	6818      	ldr	r0, [r3, #0]
 80084f0:	460c      	mov	r4, r1
 80084f2:	b118      	cbz	r0, 80084fc <__swsetup_r+0x14>
 80084f4:	6a03      	ldr	r3, [r0, #32]
 80084f6:	b90b      	cbnz	r3, 80084fc <__swsetup_r+0x14>
 80084f8:	f7fc fcbe 	bl	8004e78 <__sinit>
 80084fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008500:	0719      	lsls	r1, r3, #28
 8008502:	d422      	bmi.n	800854a <__swsetup_r+0x62>
 8008504:	06da      	lsls	r2, r3, #27
 8008506:	d407      	bmi.n	8008518 <__swsetup_r+0x30>
 8008508:	2209      	movs	r2, #9
 800850a:	602a      	str	r2, [r5, #0]
 800850c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008510:	81a3      	strh	r3, [r4, #12]
 8008512:	f04f 30ff 	mov.w	r0, #4294967295
 8008516:	e033      	b.n	8008580 <__swsetup_r+0x98>
 8008518:	0758      	lsls	r0, r3, #29
 800851a:	d512      	bpl.n	8008542 <__swsetup_r+0x5a>
 800851c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800851e:	b141      	cbz	r1, 8008532 <__swsetup_r+0x4a>
 8008520:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008524:	4299      	cmp	r1, r3
 8008526:	d002      	beq.n	800852e <__swsetup_r+0x46>
 8008528:	4628      	mov	r0, r5
 800852a:	f7fd fc1d 	bl	8005d68 <_free_r>
 800852e:	2300      	movs	r3, #0
 8008530:	6363      	str	r3, [r4, #52]	@ 0x34
 8008532:	89a3      	ldrh	r3, [r4, #12]
 8008534:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008538:	81a3      	strh	r3, [r4, #12]
 800853a:	2300      	movs	r3, #0
 800853c:	6063      	str	r3, [r4, #4]
 800853e:	6923      	ldr	r3, [r4, #16]
 8008540:	6023      	str	r3, [r4, #0]
 8008542:	89a3      	ldrh	r3, [r4, #12]
 8008544:	f043 0308 	orr.w	r3, r3, #8
 8008548:	81a3      	strh	r3, [r4, #12]
 800854a:	6923      	ldr	r3, [r4, #16]
 800854c:	b94b      	cbnz	r3, 8008562 <__swsetup_r+0x7a>
 800854e:	89a3      	ldrh	r3, [r4, #12]
 8008550:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008554:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008558:	d003      	beq.n	8008562 <__swsetup_r+0x7a>
 800855a:	4621      	mov	r1, r4
 800855c:	4628      	mov	r0, r5
 800855e:	f000 f883 	bl	8008668 <__smakebuf_r>
 8008562:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008566:	f013 0201 	ands.w	r2, r3, #1
 800856a:	d00a      	beq.n	8008582 <__swsetup_r+0x9a>
 800856c:	2200      	movs	r2, #0
 800856e:	60a2      	str	r2, [r4, #8]
 8008570:	6962      	ldr	r2, [r4, #20]
 8008572:	4252      	negs	r2, r2
 8008574:	61a2      	str	r2, [r4, #24]
 8008576:	6922      	ldr	r2, [r4, #16]
 8008578:	b942      	cbnz	r2, 800858c <__swsetup_r+0xa4>
 800857a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800857e:	d1c5      	bne.n	800850c <__swsetup_r+0x24>
 8008580:	bd38      	pop	{r3, r4, r5, pc}
 8008582:	0799      	lsls	r1, r3, #30
 8008584:	bf58      	it	pl
 8008586:	6962      	ldrpl	r2, [r4, #20]
 8008588:	60a2      	str	r2, [r4, #8]
 800858a:	e7f4      	b.n	8008576 <__swsetup_r+0x8e>
 800858c:	2000      	movs	r0, #0
 800858e:	e7f7      	b.n	8008580 <__swsetup_r+0x98>
 8008590:	20000020 	.word	0x20000020

08008594 <_raise_r>:
 8008594:	291f      	cmp	r1, #31
 8008596:	b538      	push	{r3, r4, r5, lr}
 8008598:	4605      	mov	r5, r0
 800859a:	460c      	mov	r4, r1
 800859c:	d904      	bls.n	80085a8 <_raise_r+0x14>
 800859e:	2316      	movs	r3, #22
 80085a0:	6003      	str	r3, [r0, #0]
 80085a2:	f04f 30ff 	mov.w	r0, #4294967295
 80085a6:	bd38      	pop	{r3, r4, r5, pc}
 80085a8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80085aa:	b112      	cbz	r2, 80085b2 <_raise_r+0x1e>
 80085ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80085b0:	b94b      	cbnz	r3, 80085c6 <_raise_r+0x32>
 80085b2:	4628      	mov	r0, r5
 80085b4:	f000 f830 	bl	8008618 <_getpid_r>
 80085b8:	4622      	mov	r2, r4
 80085ba:	4601      	mov	r1, r0
 80085bc:	4628      	mov	r0, r5
 80085be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085c2:	f000 b817 	b.w	80085f4 <_kill_r>
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	d00a      	beq.n	80085e0 <_raise_r+0x4c>
 80085ca:	1c59      	adds	r1, r3, #1
 80085cc:	d103      	bne.n	80085d6 <_raise_r+0x42>
 80085ce:	2316      	movs	r3, #22
 80085d0:	6003      	str	r3, [r0, #0]
 80085d2:	2001      	movs	r0, #1
 80085d4:	e7e7      	b.n	80085a6 <_raise_r+0x12>
 80085d6:	2100      	movs	r1, #0
 80085d8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80085dc:	4620      	mov	r0, r4
 80085de:	4798      	blx	r3
 80085e0:	2000      	movs	r0, #0
 80085e2:	e7e0      	b.n	80085a6 <_raise_r+0x12>

080085e4 <raise>:
 80085e4:	4b02      	ldr	r3, [pc, #8]	@ (80085f0 <raise+0xc>)
 80085e6:	4601      	mov	r1, r0
 80085e8:	6818      	ldr	r0, [r3, #0]
 80085ea:	f7ff bfd3 	b.w	8008594 <_raise_r>
 80085ee:	bf00      	nop
 80085f0:	20000020 	.word	0x20000020

080085f4 <_kill_r>:
 80085f4:	b538      	push	{r3, r4, r5, lr}
 80085f6:	4d07      	ldr	r5, [pc, #28]	@ (8008614 <_kill_r+0x20>)
 80085f8:	2300      	movs	r3, #0
 80085fa:	4604      	mov	r4, r0
 80085fc:	4608      	mov	r0, r1
 80085fe:	4611      	mov	r1, r2
 8008600:	602b      	str	r3, [r5, #0]
 8008602:	f7f9 fabe 	bl	8001b82 <_kill>
 8008606:	1c43      	adds	r3, r0, #1
 8008608:	d102      	bne.n	8008610 <_kill_r+0x1c>
 800860a:	682b      	ldr	r3, [r5, #0]
 800860c:	b103      	cbz	r3, 8008610 <_kill_r+0x1c>
 800860e:	6023      	str	r3, [r4, #0]
 8008610:	bd38      	pop	{r3, r4, r5, pc}
 8008612:	bf00      	nop
 8008614:	200007e0 	.word	0x200007e0

08008618 <_getpid_r>:
 8008618:	f7f9 baac 	b.w	8001b74 <_getpid>

0800861c <__swhatbuf_r>:
 800861c:	b570      	push	{r4, r5, r6, lr}
 800861e:	460c      	mov	r4, r1
 8008620:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008624:	2900      	cmp	r1, #0
 8008626:	b096      	sub	sp, #88	@ 0x58
 8008628:	4615      	mov	r5, r2
 800862a:	461e      	mov	r6, r3
 800862c:	da0d      	bge.n	800864a <__swhatbuf_r+0x2e>
 800862e:	89a3      	ldrh	r3, [r4, #12]
 8008630:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008634:	f04f 0100 	mov.w	r1, #0
 8008638:	bf14      	ite	ne
 800863a:	2340      	movne	r3, #64	@ 0x40
 800863c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008640:	2000      	movs	r0, #0
 8008642:	6031      	str	r1, [r6, #0]
 8008644:	602b      	str	r3, [r5, #0]
 8008646:	b016      	add	sp, #88	@ 0x58
 8008648:	bd70      	pop	{r4, r5, r6, pc}
 800864a:	466a      	mov	r2, sp
 800864c:	f000 f848 	bl	80086e0 <_fstat_r>
 8008650:	2800      	cmp	r0, #0
 8008652:	dbec      	blt.n	800862e <__swhatbuf_r+0x12>
 8008654:	9901      	ldr	r1, [sp, #4]
 8008656:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800865a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800865e:	4259      	negs	r1, r3
 8008660:	4159      	adcs	r1, r3
 8008662:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008666:	e7eb      	b.n	8008640 <__swhatbuf_r+0x24>

08008668 <__smakebuf_r>:
 8008668:	898b      	ldrh	r3, [r1, #12]
 800866a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800866c:	079d      	lsls	r5, r3, #30
 800866e:	4606      	mov	r6, r0
 8008670:	460c      	mov	r4, r1
 8008672:	d507      	bpl.n	8008684 <__smakebuf_r+0x1c>
 8008674:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008678:	6023      	str	r3, [r4, #0]
 800867a:	6123      	str	r3, [r4, #16]
 800867c:	2301      	movs	r3, #1
 800867e:	6163      	str	r3, [r4, #20]
 8008680:	b003      	add	sp, #12
 8008682:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008684:	ab01      	add	r3, sp, #4
 8008686:	466a      	mov	r2, sp
 8008688:	f7ff ffc8 	bl	800861c <__swhatbuf_r>
 800868c:	9f00      	ldr	r7, [sp, #0]
 800868e:	4605      	mov	r5, r0
 8008690:	4639      	mov	r1, r7
 8008692:	4630      	mov	r0, r6
 8008694:	f7fd fbdc 	bl	8005e50 <_malloc_r>
 8008698:	b948      	cbnz	r0, 80086ae <__smakebuf_r+0x46>
 800869a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800869e:	059a      	lsls	r2, r3, #22
 80086a0:	d4ee      	bmi.n	8008680 <__smakebuf_r+0x18>
 80086a2:	f023 0303 	bic.w	r3, r3, #3
 80086a6:	f043 0302 	orr.w	r3, r3, #2
 80086aa:	81a3      	strh	r3, [r4, #12]
 80086ac:	e7e2      	b.n	8008674 <__smakebuf_r+0xc>
 80086ae:	89a3      	ldrh	r3, [r4, #12]
 80086b0:	6020      	str	r0, [r4, #0]
 80086b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086b6:	81a3      	strh	r3, [r4, #12]
 80086b8:	9b01      	ldr	r3, [sp, #4]
 80086ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80086be:	b15b      	cbz	r3, 80086d8 <__smakebuf_r+0x70>
 80086c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086c4:	4630      	mov	r0, r6
 80086c6:	f000 f81d 	bl	8008704 <_isatty_r>
 80086ca:	b128      	cbz	r0, 80086d8 <__smakebuf_r+0x70>
 80086cc:	89a3      	ldrh	r3, [r4, #12]
 80086ce:	f023 0303 	bic.w	r3, r3, #3
 80086d2:	f043 0301 	orr.w	r3, r3, #1
 80086d6:	81a3      	strh	r3, [r4, #12]
 80086d8:	89a3      	ldrh	r3, [r4, #12]
 80086da:	431d      	orrs	r5, r3
 80086dc:	81a5      	strh	r5, [r4, #12]
 80086de:	e7cf      	b.n	8008680 <__smakebuf_r+0x18>

080086e0 <_fstat_r>:
 80086e0:	b538      	push	{r3, r4, r5, lr}
 80086e2:	4d07      	ldr	r5, [pc, #28]	@ (8008700 <_fstat_r+0x20>)
 80086e4:	2300      	movs	r3, #0
 80086e6:	4604      	mov	r4, r0
 80086e8:	4608      	mov	r0, r1
 80086ea:	4611      	mov	r1, r2
 80086ec:	602b      	str	r3, [r5, #0]
 80086ee:	f7f9 faa7 	bl	8001c40 <_fstat>
 80086f2:	1c43      	adds	r3, r0, #1
 80086f4:	d102      	bne.n	80086fc <_fstat_r+0x1c>
 80086f6:	682b      	ldr	r3, [r5, #0]
 80086f8:	b103      	cbz	r3, 80086fc <_fstat_r+0x1c>
 80086fa:	6023      	str	r3, [r4, #0]
 80086fc:	bd38      	pop	{r3, r4, r5, pc}
 80086fe:	bf00      	nop
 8008700:	200007e0 	.word	0x200007e0

08008704 <_isatty_r>:
 8008704:	b538      	push	{r3, r4, r5, lr}
 8008706:	4d06      	ldr	r5, [pc, #24]	@ (8008720 <_isatty_r+0x1c>)
 8008708:	2300      	movs	r3, #0
 800870a:	4604      	mov	r4, r0
 800870c:	4608      	mov	r0, r1
 800870e:	602b      	str	r3, [r5, #0]
 8008710:	f7f9 faa5 	bl	8001c5e <_isatty>
 8008714:	1c43      	adds	r3, r0, #1
 8008716:	d102      	bne.n	800871e <_isatty_r+0x1a>
 8008718:	682b      	ldr	r3, [r5, #0]
 800871a:	b103      	cbz	r3, 800871e <_isatty_r+0x1a>
 800871c:	6023      	str	r3, [r4, #0]
 800871e:	bd38      	pop	{r3, r4, r5, pc}
 8008720:	200007e0 	.word	0x200007e0

08008724 <_init>:
 8008724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008726:	bf00      	nop
 8008728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800872a:	bc08      	pop	{r3}
 800872c:	469e      	mov	lr, r3
 800872e:	4770      	bx	lr

08008730 <_fini>:
 8008730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008732:	bf00      	nop
 8008734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008736:	bc08      	pop	{r3}
 8008738:	469e      	mov	lr, r3
 800873a:	4770      	bx	lr
