$date
	Sun Nov 17 17:09:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 32 ! out_s [31:0] $end
$var reg 1 " clk $end
$var reg 32 # in_a [31:0] $end
$var reg 32 $ in_b [31:0] $end
$var reg 4 % op [3:0] $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 ' in_a [31:0] $end
$var wire 32 ( in_b [31:0] $end
$var wire 4 ) op [3:0] $end
$var wire 1 & rst $end
$var reg 32 * out_s [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
b0 )
b101 (
b101 '
0&
b0 %
b101 $
b101 #
0"
bx !
$end
#5000
b1010 !
b1010 *
1"
#10000
0"
b100000 $
b100000 (
b10000 #
b10000 '
#15000
b110000 !
b110000 *
1"
#20000
0"
b10000 $
b10000 (
b110000 #
b110000 '
b1000 %
b1000 )
#25000
b100000 !
b100000 *
1"
#30000
0"
